#! /nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x152e13a30 .scope module, "adder_subtractor_16bit_overflow_test" "adder_subtractor_16bit_overflow_test" 2 13;
 .timescale 0 0;
v0x142fa2990_0 .var "a", 15 0;
v0x142fa2a40_0 .var "b", 15 0;
v0x142fa2ae0_0 .net "carry_out", 0 0, L_0x142f6fc50;  1 drivers
v0x142fa2bb0_0 .net "negative_flag", 0 0, L_0x132e0aa00;  1 drivers
v0x142fa2c60_0 .var/i "pass_count", 31 0;
v0x142fa2d30_0 .net "result", 15 0, L_0x142f5e660;  1 drivers
v0x142fa2dc0_0 .net "signed_overflow", 0 0, L_0x132e0afa0;  1 drivers
v0x142fa2e70_0 .var "sub", 0 0;
v0x142fa2f00_0 .var/i "test_count", 31 0;
v0x142fa3010_0 .net "unsigned_overflow", 0 0, L_0x132e0aaa0;  1 drivers
v0x142fa30c0_0 .net "zero_flag", 0 0, L_0x132e0a960;  1 drivers
S_0x152e13ba0 .scope module, "alu" "AdderSubtractor16BitOverflow" 2 26, 3 20 0, S_0x152e13a30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "carry_out";
    .port_info 5 /OUTPUT 1 "signed_overflow";
    .port_info 6 /OUTPUT 1 "unsigned_overflow";
    .port_info 7 /OUTPUT 1 "zero_flag";
    .port_info 8 /OUTPUT 1 "negative_flag";
L_0x142fa3150 .functor NOT 16, v0x142fa2a40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x142f5e660 .functor BUFZ 16, L_0x142ffefd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
RS_0x15802ff50 .resolv tri, L_0x132e090c0, L_0x132e09170, L_0x132e09240;
L_0x142f6fc50 .functor BUFZ 1, RS_0x15802ff50, C4<0>, C4<0>, C4<0>;
L_0x142f2a450 .functor NOT 1, L_0x142f6fc50, C4<0>, C4<0>, C4<0>;
L_0x142f81280 .functor NOT 1, L_0x132e0abe0, C4<0>, C4<0>, C4<0>;
L_0x132e0adc0 .functor XNOR 1, L_0x132e0ab40, L_0x132e0ac80, C4<0>, C4<0>;
L_0x132e0aeb0 .functor XOR 1, L_0x132e0ab40, L_0x132e0ad20, C4<0>, C4<0>;
L_0x132e0afa0 .functor AND 1, L_0x132e0adc0, L_0x132e0aeb0, C4<1>, C4<1>;
v0x142fa0fb0_0 .net *"_ivl_0", 15 0, L_0x142fa3150;  1 drivers
v0x142fa1070_0 .net *"_ivl_14", 0 0, L_0x142f2a450;  1 drivers
v0x142fa1110_0 .net *"_ivl_22", 0 0, L_0x142f81280;  1 drivers
v0x142fa11c0_0 .net *"_ivl_28", 0 0, L_0x132e0adc0;  1 drivers
v0x142fa1260_0 .net *"_ivl_30", 0 0, L_0x132e0aeb0;  1 drivers
L_0x138055190 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142fa1340_0 .net/2u *"_ivl_8", 15 0, L_0x138055190;  1 drivers
v0x142fa13f0_0 .net "a", 15 0, v0x142fa2990_0;  1 drivers
v0x142fa1490_0 .net "a_sign", 0 0, L_0x132e0ab40;  1 drivers
v0x142fa1520_0 .net "b", 15 0, v0x142fa2a40_0;  1 drivers
v0x142fa1650_0 .net "b_complement", 15 0, L_0x142fa3200;  1 drivers
v0x142fa1710_0 .net "b_effective_sign", 0 0, L_0x132e0ac80;  1 drivers
v0x142fa17a0_0 .net "b_sign", 0 0, L_0x132e0abe0;  1 drivers
v0x142fa1830_0 .net "carry_out", 0 0, L_0x142f6fc50;  alias, 1 drivers
v0x142fa18c0_0 .net8 "cout", 0 0, RS_0x15802ff50;  3 drivers, strength-aware
v0x142fa19d0_0 .net "negative_flag", 0 0, L_0x132e0aa00;  alias, 1 drivers
v0x142fa1a60_0 .net "result", 15 0, L_0x142f5e660;  alias, 1 drivers
v0x142fa1b00_0 .net "result_sign", 0 0, L_0x132e0ad20;  1 drivers
v0x142fa1c90_0 .net "signed_overflow", 0 0, L_0x132e0afa0;  alias, 1 drivers
v0x142fa1d20_0 .net "sub", 0 0, v0x142fa2e70_0;  1 drivers
v0x142fa1db0_0 .net "sum", 15 0, L_0x142ffefd0;  1 drivers
v0x142fa1e60_0 .net "unsigned_overflow", 0 0, L_0x132e0aaa0;  alias, 1 drivers
v0x142fa1ef0_0 .net "zero_flag", 0 0, L_0x132e0a960;  alias, 1 drivers
L_0x142fa3200 .functor MUXZ 16, v0x142fa2a40_0, L_0x142fa3150, v0x142fa2e70_0, C4<>;
L_0x132e0a960 .cmp/eq 16, L_0x142f5e660, L_0x138055190;
L_0x132e0aa00 .part L_0x142f5e660, 15, 1;
L_0x132e0aaa0 .functor MUXZ 1, L_0x142f6fc50, L_0x142f2a450, v0x142fa2e70_0, C4<>;
L_0x132e0ab40 .part v0x142fa2990_0, 15, 1;
L_0x132e0abe0 .part v0x142fa2a40_0, 15, 1;
L_0x132e0ac80 .functor MUXZ 1, L_0x132e0abe0, L_0x142f81280, v0x142fa2e70_0, C4<>;
L_0x132e0ad20 .part L_0x142f5e660, 15, 1;
S_0x152e13e90 .scope module, "adder" "RippleCarryAdder16Bit" 3 43, 4 3 0, S_0x152e13ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x142fa0b40_0 .net "a", 15 0, v0x142fa2990_0;  alias, 1 drivers
v0x142fa0bf0_0 .net "b", 15 0, L_0x142fa3200;  alias, 1 drivers
v0x142fa0c90_0 .net "carry", 14 0, L_0x142ff89a0;  1 drivers
v0x142fa0d20_0 .net "cin", 0 0, v0x142fa2e70_0;  alias, 1 drivers
v0x142fa0db0_0 .net8 "cout", 0 0, RS_0x15802ff50;  alias, 3 drivers, strength-aware
v0x142fa0e80_0 .net "sum", 15 0, L_0x142ffefd0;  alias, 1 drivers
L_0x142faa310 .part v0x142fa2990_0, 0, 1;
L_0x142faa3b0 .part L_0x142fa3200, 0, 1;
L_0x142fb1430 .part v0x142fa2990_0, 1, 1;
L_0x142fb1550 .part L_0x142fa3200, 1, 1;
L_0x142fb1670 .part L_0x142ff89a0, 0, 1;
L_0x142fb7a70 .part v0x142fa2990_0, 2, 1;
L_0x142fb7b10 .part L_0x142fa3200, 2, 1;
L_0x142fb7bb0 .part L_0x142ff89a0, 1, 1;
L_0x142fbebd0 .part v0x142fa2990_0, 3, 1;
L_0x142fbecc0 .part L_0x142fa3200, 3, 1;
L_0x142fbed60 .part L_0x142ff89a0, 2, 1;
L_0x142fc5dc0 .part v0x142fa2990_0, 4, 1;
L_0x142fc5e60 .part L_0x142fa3200, 4, 1;
L_0x142fc5f70 .part L_0x142ff89a0, 3, 1;
L_0x153932c90 .part v0x142fa2990_0, 5, 1;
L_0x153932eb0 .part L_0x142fa3200, 5, 1;
L_0x153933050 .part L_0x142ff89a0, 4, 1;
L_0x142fca1b0 .part v0x142fa2990_0, 6, 1;
L_0x142fca250 .part L_0x142fa3200, 6, 1;
L_0x142fca390 .part L_0x142ff89a0, 5, 1;
L_0x142fd1410 .part v0x142fa2990_0, 7, 1;
L_0x142fca2f0 .part L_0x142fa3200, 7, 1;
L_0x142fd1560 .part L_0x142ff89a0, 6, 1;
L_0x142fd85f0 .part v0x142fa2990_0, 8, 1;
L_0x142fd8690 .part L_0x142fa3200, 8, 1;
L_0x142fd8800 .part L_0x142ff89a0, 7, 1;
L_0x142fded00 .part v0x142fa2990_0, 9, 1;
L_0x142fdee80 .part L_0x142fa3200, 9, 1;
L_0x142fdef20 .part L_0x142ff89a0, 8, 1;
L_0x142fe5230 .part v0x142fa2990_0, 10, 1;
L_0x142fe52d0 .part L_0x142fa3200, 10, 1;
L_0x142fe5470 .part L_0x142ff89a0, 9, 1;
L_0x142feb780 .part v0x142fa2990_0, 11, 1;
L_0x142fe5370 .part L_0x142fa3200, 11, 1;
L_0x142feb930 .part L_0x142ff89a0, 10, 1;
L_0x142ff1d00 .part v0x142fa2990_0, 12, 1;
L_0x142ff1da0 .part L_0x142fa3200, 12, 1;
L_0x142feb9d0 .part L_0x142ff89a0, 11, 1;
L_0x142ff8280 .part v0x142fa2990_0, 13, 1;
L_0x142ff1e40 .part L_0x142fa3200, 13, 1;
L_0x142ff8860 .part L_0x142ff89a0, 12, 1;
L_0x142ffec10 .part v0x142fa2990_0, 14, 1;
L_0x142ffecb0 .part L_0x142fa3200, 14, 1;
L_0x142ff8900 .part L_0x142ff89a0, 13, 1;
RS_0x15801ae00 .resolv tri, L_0x142faa020, L_0x142faa0d0, L_0x142faa240;
RS_0x15801de30 .resolv tri, L_0x142fb1140, L_0x142fb11f0, L_0x142fb1360;
RS_0x158032f80 .resolv tri, L_0x142fb77e0, L_0x142fb7890, L_0x142fb79c0;
RS_0x158035fb0 .resolv tri, L_0x142fbe8e0, L_0x142fbe990, L_0x142fbeb00;
LS_0x142ff89a0_0_0 .concat8 [ 1 1 1 1], RS_0x15801ae00, RS_0x15801de30, RS_0x158032f80, RS_0x158035fb0;
RS_0x158038fe0 .resolv tri, L_0x142fc5ad0, L_0x142fc5b80, L_0x142fc5cf0;
RS_0x15803c010 .resolv tri, L_0x1539329a0, L_0x153932a50, L_0x153932bc0;
RS_0x15803f040 .resolv tri, L_0x142fc9ec0, L_0x142fc9f70, L_0x142fca0e0;
RS_0x158042070 .resolv tri, L_0x142fd1120, L_0x142fd11d0, L_0x142fd1340;
LS_0x142ff89a0_0_4 .concat8 [ 1 1 1 1], RS_0x158038fe0, RS_0x15803c010, RS_0x15803f040, RS_0x158042070;
RS_0x1580450a0 .resolv tri, L_0x142fd8300, L_0x142fd83b0, L_0x142fd8520;
RS_0x1380080d0 .resolv tri, L_0x142fdea70, L_0x142fdeb20, L_0x142fdec50;
RS_0x158020e60 .resolv tri, L_0x142fe4f80, L_0x142fe5030, L_0x142fe5180;
RS_0x158023e90 .resolv tri, L_0x142feb4f0, L_0x142feb5a0, L_0x142feb6d0;
LS_0x142ff89a0_0_8 .concat8 [ 1 1 1 1], RS_0x1580450a0, RS_0x1380080d0, RS_0x158020e60, RS_0x158023e90;
RS_0x158026ec0 .resolv tri, L_0x142ff1a70, L_0x142ff1b20, L_0x142ff1c50;
RS_0x158029ef0 .resolv tri, L_0x142ff7ff0, L_0x142ff80a0, L_0x142ff81d0;
RS_0x15802cf20 .resolv tri, L_0x142ffe980, L_0x142ffea30, L_0x142ffeb60;
LS_0x142ff89a0_0_12 .concat8 [ 1 1 1 0], RS_0x158026ec0, RS_0x158029ef0, RS_0x15802cf20;
L_0x142ff89a0 .concat8 [ 4 4 4 3], LS_0x142ff89a0_0_0, LS_0x142ff89a0_0_4, LS_0x142ff89a0_0_8, LS_0x142ff89a0_0_12;
L_0x132e09310 .part v0x142fa2990_0, 15, 1;
L_0x132e093b0 .part L_0x142fa3200, 15, 1;
L_0x142ffef30 .part L_0x142ff89a0, 14, 1;
RS_0x15801a7a0 .resolv tri, L_0x142fa8e30, L_0x142fa8ee0, L_0x142fa8fd0;
RS_0x15801d7d0 .resolv tri, L_0x142fafb60, L_0x142fafc10, L_0x142fafd00;
RS_0x158032920 .resolv tri, L_0x142fb6440, L_0x142fb64f0, L_0x142fb65c0;
RS_0x158035950 .resolv tri, L_0x142fbd300, L_0x142fbd3b0, L_0x142fbd4a0;
LS_0x142ffefd0_0_0 .concat8 [ 1 1 1 1], RS_0x15801a7a0, RS_0x15801d7d0, RS_0x158032920, RS_0x158035950;
RS_0x158038980 .resolv tri, L_0x142fc44f0, L_0x142fc45a0, L_0x142fc4690;
RS_0x15803b9b0 .resolv tri, L_0x15390d930, L_0x153931470, L_0x153931560;
RS_0x15803e9e0 .resolv tri, L_0x153938820, L_0x1539388d0, L_0x1539389c0;
RS_0x158041a10 .resolv tri, L_0x142fcfb40, L_0x142fcfbf0, L_0x142fcfce0;
LS_0x142ffefd0_0_4 .concat8 [ 1 1 1 1], RS_0x158038980, RS_0x15803b9b0, RS_0x15803e9e0, RS_0x158041a10;
RS_0x158044a40 .resolv tri, L_0x142fd6d20, L_0x142fd6dd0, L_0x142fd6ec0;
RS_0x158047a70 .resolv tri, L_0x142fdd6d0, L_0x142fdd780, L_0x142fdd850;
RS_0x158020800 .resolv tri, L_0x142fe3c00, L_0x142fe3cb0, L_0x142fe3d80;
RS_0x158023830 .resolv tri, L_0x142fea150, L_0x142fea200, L_0x142fea2d0;
LS_0x142ffefd0_0_8 .concat8 [ 1 1 1 1], RS_0x158044a40, RS_0x158047a70, RS_0x158020800, RS_0x158023830;
RS_0x158026860 .resolv tri, L_0x142ff06d0, L_0x142ff0780, L_0x142ff0850;
RS_0x158029890 .resolv tri, L_0x142ff6c50, L_0x142ff6d00, L_0x142ff6dd0;
RS_0x15802c8c0 .resolv tri, L_0x142ffd5e0, L_0x142ffd690, L_0x142ffd760;
RS_0x15802f8f0 .resolv tri, L_0x132e07d20, L_0x132e07dd0, L_0x132e07ea0;
LS_0x142ffefd0_0_12 .concat8 [ 1 1 1 1], RS_0x158026860, RS_0x158029890, RS_0x15802c8c0, RS_0x15802f8f0;
L_0x142ffefd0 .concat8 [ 4 4 4 4], LS_0x142ffefd0_0_0, LS_0x142ffefd0_0_4, LS_0x142ffefd0_0_8, LS_0x142ffefd0_0_12;
S_0x152e140d0 .scope module, "fa0" "FullAdder" 4 12, 5 3 0, S_0x152e13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x153912800_0 .net "a", 0 0, L_0x142faa310;  1 drivers
v0x153912890_0 .net "b", 0 0, L_0x142faa3b0;  1 drivers
RS_0x1580182b0 .resolv tri, L_0x142fa6440, L_0x142fa65f0, L_0x142fa67a0;
v0x153912920_0 .net8 "carry1", 0 0, RS_0x1580182b0;  3 drivers, strength-aware
RS_0x1580197b0 .resolv tri, L_0x142fa9570, L_0x142fa9720, L_0x142fa6850;
v0x1539129b0_0 .net8 "carry2", 0 0, RS_0x1580197b0;  3 drivers, strength-aware
v0x153912a40_0 .net "cin", 0 0, v0x142fa2e70_0;  alias, 1 drivers
v0x153912b10_0 .net8 "cout", 0 0, RS_0x15801ae00;  3 drivers, strength-aware
v0x153912be0_0 .net8 "sum", 0 0, RS_0x15801a7a0;  3 drivers, strength-aware
RS_0x1580192a0 .resolv tri, L_0x142fa5700, L_0x142fa57b0, L_0x142fa58a0;
v0x153912cf0_0 .net8 "sum1", 0 0, RS_0x1580192a0;  3 drivers, strength-aware
S_0x152e14340 .scope module, "ha1" "HalfAdder" 5 5, 6 3 0, S_0x152e140d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x153908f70_0 .net "a", 0 0, L_0x142faa310;  alias, 1 drivers
v0x153909100_0 .net "b", 0 0, L_0x142faa3b0;  alias, 1 drivers
v0x153909290_0 .net8 "carry", 0 0, RS_0x1580182b0;  alias, 3 drivers, strength-aware
v0x153909320_0 .net8 "sum", 0 0, RS_0x1580192a0;  alias, 3 drivers, strength-aware
S_0x152e14670 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x152e14340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x152e25630_0 .net "a", 0 0, L_0x142faa310;  alias, 1 drivers
v0x152e256d0_0 .net "b", 0 0, L_0x142faa3b0;  alias, 1 drivers
RS_0x158018130 .resolv tri, L_0x142fa5e60, L_0x142fa6190, L_0x142fa6280;
v0x152e25780_0 .net8 "nand_out", 0 0, RS_0x158018130;  3 drivers, strength-aware
v0x152e25830_0 .net8 "out", 0 0, RS_0x1580182b0;  alias, 3 drivers, strength-aware
S_0x152e147e0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x152e14670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380407a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa5b70 .functor NMOS 1, L_0x1380407a8, L_0x142faa3b0, C4<0>, C4<0>;
L_0x142fa5e60 .functor NMOS 1, L_0x142fa5b70, L_0x142faa310, C4<0>, C4<0>;
L_0x1380407f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa6190 .functor PMOS 1, L_0x1380407f0, L_0x142faa310, C4<0>, C4<0>;
L_0x138040838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa6280 .functor PMOS 1, L_0x138040838, L_0x142faa3b0, C4<0>, C4<0>;
v0x152e149d0_0 .net/2s *"_ivl_0", 0 0, L_0x1380407a8;  1 drivers
v0x152e24a90_0 .net/2s *"_ivl_2", 0 0, L_0x1380407f0;  1 drivers
v0x152e24b40_0 .net/2s *"_ivl_4", 0 0, L_0x138040838;  1 drivers
v0x152e24c00_0 .net "a", 0 0, L_0x142faa310;  alias, 1 drivers
v0x152e24ca0_0 .net "b", 0 0, L_0x142faa3b0;  alias, 1 drivers
v0x152e24d80_0 .net8 "o1", 0 0, L_0x142fa5b70;  1 drivers, strength-aware
v0x152e24e20_0 .net8 "out", 0 0, RS_0x158018130;  alias, 3 drivers, strength-aware
S_0x152e24ef0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x152e14670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa6350 .functor NMOS 1, L_0x138040880, RS_0x158018130, C4<0>, C4<0>;
L_0x142fa6440 .functor NMOS 1, L_0x142fa6350, RS_0x158018130, C4<0>, C4<0>;
L_0x1380408c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa65f0 .functor PMOS 1, L_0x1380408c8, RS_0x158018130, C4<0>, C4<0>;
L_0x138040910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa67a0 .functor PMOS 1, L_0x138040910, RS_0x158018130, C4<0>, C4<0>;
v0x152e25110_0 .net/2s *"_ivl_0", 0 0, L_0x138040880;  1 drivers
v0x152e251c0_0 .net/2s *"_ivl_2", 0 0, L_0x1380408c8;  1 drivers
v0x152e25270_0 .net/2s *"_ivl_4", 0 0, L_0x138040910;  1 drivers
v0x152e25330_0 .net8 "a", 0 0, RS_0x158018130;  alias, 3 drivers, strength-aware
v0x152e253e0_0 .net8 "b", 0 0, RS_0x158018130;  alias, 3 drivers, strength-aware
v0x152e254f0_0 .net8 "o1", 0 0, L_0x142fa6350;  1 drivers, strength-aware
v0x152e25580_0 .net8 "out", 0 0, RS_0x1580182b0;  alias, 3 drivers, strength-aware
S_0x152e25900 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x152e14340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153908a40_0 .net "a", 0 0, L_0x142faa310;  alias, 1 drivers
RS_0x158018670 .resolv tri, L_0x142fa4010, L_0x142fa41c0, L_0x142fa4270;
v0x153908ad0_0 .net8 "and1_out", 0 0, RS_0x158018670;  3 drivers, strength-aware
RS_0x158018a30 .resolv tri, L_0x142fa49d0, L_0x142fa4b80, L_0x142fa4d30;
v0x153908b60_0 .net8 "and2_out", 0 0, RS_0x158018a30;  3 drivers, strength-aware
v0x153908bf0_0 .net "b", 0 0, L_0x142faa3b0;  alias, 1 drivers
RS_0x158018850 .resolv tri, L_0x142fa33f0, L_0x142fa34a0, L_0x142fa3590;
v0x153908c80_0 .net8 "not_a", 0 0, RS_0x158018850;  3 drivers, strength-aware
RS_0x158018490 .resolv tri, L_0x142fa3770, L_0x142fa3820, L_0x142fa3950;
v0x153908dd0_0 .net8 "not_b", 0 0, RS_0x158018490;  3 drivers, strength-aware
v0x153908ee0_0 .net8 "out", 0 0, RS_0x1580192a0;  alias, 3 drivers, strength-aware
S_0x152e25b10 .scope module, "and1" "And" 7 30, 7 3 0, S_0x152e25900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153904170_0 .net "a", 0 0, L_0x142faa310;  alias, 1 drivers
v0x153904200_0 .net8 "b", 0 0, RS_0x158018490;  alias, 3 drivers, strength-aware
RS_0x1580184f0 .resolv tri, L_0x142fa3bf0, L_0x142fa3d20, L_0x142fa3e10;
v0x1539042c0_0 .net8 "nand_out", 0 0, RS_0x1580184f0;  3 drivers, strength-aware
v0x153904370_0 .net8 "out", 0 0, RS_0x158018670;  alias, 3 drivers, strength-aware
S_0x152e25d40 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x152e25b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa3a00 .functor NMOS 1, L_0x1380401c0, RS_0x158018490, C4<0>, C4<0>;
L_0x142fa3bf0 .functor NMOS 1, L_0x142fa3a00, L_0x142faa310, C4<0>, C4<0>;
L_0x138040208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa3d20 .functor PMOS 1, L_0x138040208, L_0x142faa310, C4<0>, C4<0>;
L_0x138040250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa3e10 .functor PMOS 1, L_0x138040250, RS_0x158018490, C4<0>, C4<0>;
v0x152e25f80_0 .net/2s *"_ivl_0", 0 0, L_0x1380401c0;  1 drivers
v0x152e26040_0 .net/2s *"_ivl_2", 0 0, L_0x138040208;  1 drivers
v0x152e260f0_0 .net/2s *"_ivl_4", 0 0, L_0x138040250;  1 drivers
v0x152e261b0_0 .net "a", 0 0, L_0x142faa310;  alias, 1 drivers
v0x152e26280_0 .net8 "b", 0 0, RS_0x158018490;  alias, 3 drivers, strength-aware
v0x152e26350_0 .net8 "o1", 0 0, L_0x142fa3a00;  1 drivers, strength-aware
v0x152e263e0_0 .net8 "out", 0 0, RS_0x1580184f0;  alias, 3 drivers, strength-aware
S_0x152e264b0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x152e25b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa3f60 .functor NMOS 1, L_0x138040298, RS_0x1580184f0, C4<0>, C4<0>;
L_0x142fa4010 .functor NMOS 1, L_0x142fa3f60, RS_0x1580184f0, C4<0>, C4<0>;
L_0x1380402e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa41c0 .functor PMOS 1, L_0x1380402e0, RS_0x1580184f0, C4<0>, C4<0>;
L_0x138040328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa4270 .functor PMOS 1, L_0x138040328, RS_0x1580184f0, C4<0>, C4<0>;
v0x152e266d0_0 .net/2s *"_ivl_0", 0 0, L_0x138040298;  1 drivers
v0x152e26780_0 .net/2s *"_ivl_2", 0 0, L_0x1380402e0;  1 drivers
v0x152e26830_0 .net/2s *"_ivl_4", 0 0, L_0x138040328;  1 drivers
v0x152e268f0_0 .net8 "a", 0 0, RS_0x1580184f0;  alias, 3 drivers, strength-aware
v0x152e269a0_0 .net8 "b", 0 0, RS_0x1580184f0;  alias, 3 drivers, strength-aware
v0x152e26ab0_0 .net8 "o1", 0 0, L_0x142fa3f60;  1 drivers, strength-aware
v0x152e26b40_0 .net8 "out", 0 0, RS_0x158018670;  alias, 3 drivers, strength-aware
S_0x153904450 .scope module, "and2" "And" 7 31, 7 3 0, S_0x152e25900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153905560_0 .net8 "a", 0 0, RS_0x158018850;  alias, 3 drivers, strength-aware
v0x153905600_0 .net "b", 0 0, L_0x142faa3b0;  alias, 1 drivers
RS_0x1580188b0 .resolv tri, L_0x142fa44f0, L_0x142fa4720, L_0x142fa4810;
v0x153905690_0 .net8 "nand_out", 0 0, RS_0x1580188b0;  3 drivers, strength-aware
v0x153905740_0 .net8 "out", 0 0, RS_0x158018a30;  alias, 3 drivers, strength-aware
S_0x153904690 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153904450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa4420 .functor NMOS 1, L_0x138040370, L_0x142faa3b0, C4<0>, C4<0>;
L_0x142fa44f0 .functor NMOS 1, L_0x142fa4420, RS_0x158018850, C4<0>, C4<0>;
L_0x1380403b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa4720 .functor PMOS 1, L_0x1380403b8, RS_0x158018850, C4<0>, C4<0>;
L_0x138040400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa4810 .functor PMOS 1, L_0x138040400, L_0x142faa3b0, C4<0>, C4<0>;
v0x1539048d0_0 .net/2s *"_ivl_0", 0 0, L_0x138040370;  1 drivers
v0x153904990_0 .net/2s *"_ivl_2", 0 0, L_0x1380403b8;  1 drivers
v0x153904a40_0 .net/2s *"_ivl_4", 0 0, L_0x138040400;  1 drivers
v0x153904b00_0 .net8 "a", 0 0, RS_0x158018850;  alias, 3 drivers, strength-aware
v0x153904ba0_0 .net "b", 0 0, L_0x142faa3b0;  alias, 1 drivers
v0x153904cb0_0 .net8 "o1", 0 0, L_0x142fa4420;  1 drivers, strength-aware
v0x153904d50_0 .net8 "out", 0 0, RS_0x1580188b0;  alias, 3 drivers, strength-aware
S_0x153904e20 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153904450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa48e0 .functor NMOS 1, L_0x138040448, RS_0x1580188b0, C4<0>, C4<0>;
L_0x142fa49d0 .functor NMOS 1, L_0x142fa48e0, RS_0x1580188b0, C4<0>, C4<0>;
L_0x138040490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa4b80 .functor PMOS 1, L_0x138040490, RS_0x1580188b0, C4<0>, C4<0>;
L_0x1380404d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa4d30 .functor PMOS 1, L_0x1380404d8, RS_0x1580188b0, C4<0>, C4<0>;
v0x153905040_0 .net/2s *"_ivl_0", 0 0, L_0x138040448;  1 drivers
v0x1539050f0_0 .net/2s *"_ivl_2", 0 0, L_0x138040490;  1 drivers
v0x1539051a0_0 .net/2s *"_ivl_4", 0 0, L_0x1380404d8;  1 drivers
v0x153905260_0 .net8 "a", 0 0, RS_0x1580188b0;  alias, 3 drivers, strength-aware
v0x153905310_0 .net8 "b", 0 0, RS_0x1580188b0;  alias, 3 drivers, strength-aware
v0x153905420_0 .net8 "o1", 0 0, L_0x142fa48e0;  1 drivers, strength-aware
v0x1539054b0_0 .net8 "out", 0 0, RS_0x158018a30;  alias, 3 drivers, strength-aware
S_0x153905810 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x152e25900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1539061d0_0 .net "a", 0 0, L_0x142faa310;  alias, 1 drivers
v0x153906270_0 .net8 "out", 0 0, RS_0x158018850;  alias, 3 drivers, strength-aware
S_0x153905a00 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153905810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa3320 .functor NMOS 1, L_0x138040010, L_0x142faa310, C4<0>, C4<0>;
L_0x142fa33f0 .functor NMOS 1, L_0x142fa3320, L_0x142faa310, C4<0>, C4<0>;
L_0x138040058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa34a0 .functor PMOS 1, L_0x138040058, L_0x142faa310, C4<0>, C4<0>;
L_0x1380400a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa3590 .functor PMOS 1, L_0x1380400a0, L_0x142faa310, C4<0>, C4<0>;
v0x153905c40_0 .net/2s *"_ivl_0", 0 0, L_0x138040010;  1 drivers
v0x153905d00_0 .net/2s *"_ivl_2", 0 0, L_0x138040058;  1 drivers
v0x153905db0_0 .net/2s *"_ivl_4", 0 0, L_0x1380400a0;  1 drivers
v0x153905e70_0 .net "a", 0 0, L_0x142faa310;  alias, 1 drivers
v0x153905f80_0 .net "b", 0 0, L_0x142faa310;  alias, 1 drivers
v0x153906050_0 .net8 "o1", 0 0, L_0x142fa3320;  1 drivers, strength-aware
v0x1539060f0_0 .net8 "out", 0 0, RS_0x158018850;  alias, 3 drivers, strength-aware
S_0x153906310 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x152e25900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153906c90_0 .net "a", 0 0, L_0x142faa3b0;  alias, 1 drivers
v0x153906d30_0 .net8 "out", 0 0, RS_0x158018490;  alias, 3 drivers, strength-aware
S_0x153906500 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153906310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa3660 .functor NMOS 1, L_0x1380400e8, L_0x142faa3b0, C4<0>, C4<0>;
L_0x142fa3770 .functor NMOS 1, L_0x142fa3660, L_0x142faa3b0, C4<0>, C4<0>;
L_0x138040130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa3820 .functor PMOS 1, L_0x138040130, L_0x142faa3b0, C4<0>, C4<0>;
L_0x138040178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa3950 .functor PMOS 1, L_0x138040178, L_0x142faa3b0, C4<0>, C4<0>;
v0x153906740_0 .net/2s *"_ivl_0", 0 0, L_0x1380400e8;  1 drivers
v0x153906800_0 .net/2s *"_ivl_2", 0 0, L_0x138040130;  1 drivers
v0x1539068b0_0 .net/2s *"_ivl_4", 0 0, L_0x138040178;  1 drivers
v0x153906970_0 .net "a", 0 0, L_0x142faa3b0;  alias, 1 drivers
v0x153906a80_0 .net "b", 0 0, L_0x142faa3b0;  alias, 1 drivers
v0x153906b10_0 .net8 "o1", 0 0, L_0x142fa3660;  1 drivers, strength-aware
v0x153906bb0_0 .net8 "out", 0 0, RS_0x158018490;  alias, 3 drivers, strength-aware
S_0x153906dd0 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x152e25900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1539085e0_0 .net8 "a", 0 0, RS_0x158018670;  alias, 3 drivers, strength-aware
v0x153908700_0 .net8 "b", 0 0, RS_0x158018a30;  alias, 3 drivers, strength-aware
RS_0x158018fa0 .resolv tri, L_0x142fa4f40, L_0x142fa4ff0, L_0x142fa5160;
v0x153908810_0 .net8 "nand_out1", 0 0, RS_0x158018fa0;  3 drivers, strength-aware
RS_0x158019120 .resolv tri, L_0x142fa5320, L_0x142fa53d0, L_0x142fa5540;
v0x1539088a0_0 .net8 "nand_out2", 0 0, RS_0x158019120;  3 drivers, strength-aware
v0x153908970_0 .net8 "out", 0 0, RS_0x1580192a0;  alias, 3 drivers, strength-aware
S_0x153907020 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153906dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa3ee0 .functor NMOS 1, L_0x138040520, RS_0x158018670, C4<0>, C4<0>;
L_0x142fa4f40 .functor NMOS 1, L_0x142fa3ee0, RS_0x158018670, C4<0>, C4<0>;
L_0x138040568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa4ff0 .functor PMOS 1, L_0x138040568, RS_0x158018670, C4<0>, C4<0>;
L_0x1380405b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa5160 .functor PMOS 1, L_0x1380405b0, RS_0x158018670, C4<0>, C4<0>;
v0x153907250_0 .net/2s *"_ivl_0", 0 0, L_0x138040520;  1 drivers
v0x153907310_0 .net/2s *"_ivl_2", 0 0, L_0x138040568;  1 drivers
v0x1539073c0_0 .net/2s *"_ivl_4", 0 0, L_0x1380405b0;  1 drivers
v0x153907480_0 .net8 "a", 0 0, RS_0x158018670;  alias, 3 drivers, strength-aware
v0x153907550_0 .net8 "b", 0 0, RS_0x158018670;  alias, 3 drivers, strength-aware
v0x153907620_0 .net8 "o1", 0 0, L_0x142fa3ee0;  1 drivers, strength-aware
v0x1539076b0_0 .net8 "out", 0 0, RS_0x158018fa0;  alias, 3 drivers, strength-aware
S_0x153907770 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153906dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380405f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa5230 .functor NMOS 1, L_0x1380405f8, RS_0x158018a30, C4<0>, C4<0>;
L_0x142fa5320 .functor NMOS 1, L_0x142fa5230, RS_0x158018a30, C4<0>, C4<0>;
L_0x138040640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa53d0 .functor PMOS 1, L_0x138040640, RS_0x158018a30, C4<0>, C4<0>;
L_0x138040688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa5540 .functor PMOS 1, L_0x138040688, RS_0x158018a30, C4<0>, C4<0>;
v0x153907990_0 .net/2s *"_ivl_0", 0 0, L_0x1380405f8;  1 drivers
v0x153907a40_0 .net/2s *"_ivl_2", 0 0, L_0x138040640;  1 drivers
v0x153907af0_0 .net/2s *"_ivl_4", 0 0, L_0x138040688;  1 drivers
v0x153907bb0_0 .net8 "a", 0 0, RS_0x158018a30;  alias, 3 drivers, strength-aware
v0x153907c80_0 .net8 "b", 0 0, RS_0x158018a30;  alias, 3 drivers, strength-aware
v0x153907d50_0 .net8 "o1", 0 0, L_0x142fa5230;  1 drivers, strength-aware
v0x153907de0_0 .net8 "out", 0 0, RS_0x158019120;  alias, 3 drivers, strength-aware
S_0x153907ea0 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153906dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380406d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa5610 .functor NMOS 1, L_0x1380406d0, RS_0x158019120, C4<0>, C4<0>;
L_0x142fa5700 .functor NMOS 1, L_0x142fa5610, RS_0x158018fa0, C4<0>, C4<0>;
L_0x138040718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa57b0 .functor PMOS 1, L_0x138040718, RS_0x158018fa0, C4<0>, C4<0>;
L_0x138040760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa58a0 .functor PMOS 1, L_0x138040760, RS_0x158019120, C4<0>, C4<0>;
v0x1539080d0_0 .net/2s *"_ivl_0", 0 0, L_0x1380406d0;  1 drivers
v0x153908180_0 .net/2s *"_ivl_2", 0 0, L_0x138040718;  1 drivers
v0x153908230_0 .net/2s *"_ivl_4", 0 0, L_0x138040760;  1 drivers
v0x1539082f0_0 .net8 "a", 0 0, RS_0x158018fa0;  alias, 3 drivers, strength-aware
v0x1539083a0_0 .net8 "b", 0 0, RS_0x158019120;  alias, 3 drivers, strength-aware
v0x153908470_0 .net8 "o1", 0 0, L_0x142fa5610;  1 drivers, strength-aware
v0x153908500_0 .net8 "out", 0 0, RS_0x1580192a0;  alias, 3 drivers, strength-aware
S_0x1539093b0 .scope module, "ha2" "HalfAdder" 5 6, 6 3 0, S_0x152e140d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x153910960_0 .net8 "a", 0 0, RS_0x1580192a0;  alias, 3 drivers, strength-aware
v0x1539109f0_0 .net "b", 0 0, v0x142fa2e70_0;  alias, 1 drivers
v0x153910b80_0 .net8 "carry", 0 0, RS_0x1580197b0;  alias, 3 drivers, strength-aware
v0x153910c10_0 .net8 "sum", 0 0, RS_0x15801a7a0;  alias, 3 drivers, strength-aware
S_0x153909580 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x1539093b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x15390a650_0 .net8 "a", 0 0, RS_0x1580192a0;  alias, 3 drivers, strength-aware
v0x15390a6f0_0 .net "b", 0 0, v0x142fa2e70_0;  alias, 1 drivers
RS_0x158019630 .resolv tri, L_0x142fa9190, L_0x142fa92c0, L_0x142fa93b0;
v0x15390a790_0 .net8 "nand_out", 0 0, RS_0x158019630;  3 drivers, strength-aware
v0x15390a840_0 .net8 "out", 0 0, RS_0x1580197b0;  alias, 3 drivers, strength-aware
S_0x153909790 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153909580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380410f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa90a0 .functor NMOS 1, L_0x1380410f0, v0x142fa2e70_0, C4<0>, C4<0>;
L_0x142fa9190 .functor NMOS 1, L_0x142fa90a0, RS_0x1580192a0, C4<0>, C4<0>;
L_0x138041138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa92c0 .functor PMOS 1, L_0x138041138, RS_0x1580192a0, C4<0>, C4<0>;
L_0x138041180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa93b0 .functor PMOS 1, L_0x138041180, v0x142fa2e70_0, C4<0>, C4<0>;
v0x1539099c0_0 .net/2s *"_ivl_0", 0 0, L_0x1380410f0;  1 drivers
v0x153909a80_0 .net/2s *"_ivl_2", 0 0, L_0x138041138;  1 drivers
v0x153909b30_0 .net/2s *"_ivl_4", 0 0, L_0x138041180;  1 drivers
v0x153909bf0_0 .net8 "a", 0 0, RS_0x1580192a0;  alias, 3 drivers, strength-aware
v0x153909d00_0 .net "b", 0 0, v0x142fa2e70_0;  alias, 1 drivers
v0x153909da0_0 .net8 "o1", 0 0, L_0x142fa90a0;  1 drivers, strength-aware
v0x153909e40_0 .net8 "out", 0 0, RS_0x158019630;  alias, 3 drivers, strength-aware
S_0x153909f10 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153909580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380411c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa9480 .functor NMOS 1, L_0x1380411c8, RS_0x158019630, C4<0>, C4<0>;
L_0x142fa9570 .functor NMOS 1, L_0x142fa9480, RS_0x158019630, C4<0>, C4<0>;
L_0x138041210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa9720 .functor PMOS 1, L_0x138041210, RS_0x158019630, C4<0>, C4<0>;
L_0x138041258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa6850 .functor PMOS 1, L_0x138041258, RS_0x158019630, C4<0>, C4<0>;
v0x15390a130_0 .net/2s *"_ivl_0", 0 0, L_0x1380411c8;  1 drivers
v0x15390a1e0_0 .net/2s *"_ivl_2", 0 0, L_0x138041210;  1 drivers
v0x15390a290_0 .net/2s *"_ivl_4", 0 0, L_0x138041258;  1 drivers
v0x15390a350_0 .net8 "a", 0 0, RS_0x158019630;  alias, 3 drivers, strength-aware
v0x15390a400_0 .net8 "b", 0 0, RS_0x158019630;  alias, 3 drivers, strength-aware
v0x15390a510_0 .net8 "o1", 0 0, L_0x142fa9480;  1 drivers, strength-aware
v0x15390a5a0_0 .net8 "out", 0 0, RS_0x1580197b0;  alias, 3 drivers, strength-aware
S_0x15390a910 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x1539093b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153910430_0 .net8 "a", 0 0, RS_0x1580192a0;  alias, 3 drivers, strength-aware
RS_0x158019b70 .resolv tri, L_0x142fa77d0, L_0x142fa7980, L_0x142fa7a30;
v0x1539104c0_0 .net8 "and1_out", 0 0, RS_0x158019b70;  3 drivers, strength-aware
RS_0x158019f30 .resolv tri, L_0x142fa8190, L_0x142fa8340, L_0x142fa83f0;
v0x153910550_0 .net8 "and2_out", 0 0, RS_0x158019f30;  3 drivers, strength-aware
v0x1539105e0_0 .net "b", 0 0, v0x142fa2e70_0;  alias, 1 drivers
RS_0x158019d50 .resolv tri, L_0x142fa6a50, L_0x142fa6b00, L_0x142fa6bd0;
v0x153910670_0 .net8 "not_a", 0 0, RS_0x158019d50;  3 drivers, strength-aware
RS_0x158019990 .resolv tri, L_0x142fa6d90, L_0x142fa6e40, L_0x142fa7130;
v0x1539107c0_0 .net8 "not_b", 0 0, RS_0x158019990;  3 drivers, strength-aware
v0x1539108d0_0 .net8 "out", 0 0, RS_0x15801a7a0;  alias, 3 drivers, strength-aware
S_0x15390ab20 .scope module, "and1" "And" 7 30, 7 3 0, S_0x15390a910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x15390bbe0_0 .net8 "a", 0 0, RS_0x1580192a0;  alias, 3 drivers, strength-aware
v0x15390bc80_0 .net8 "b", 0 0, RS_0x158019990;  alias, 3 drivers, strength-aware
RS_0x1580199f0 .resolv tri, L_0x142fa73f0, L_0x142fa7520, L_0x142fa7610;
v0x15390bd20_0 .net8 "nand_out", 0 0, RS_0x1580199f0;  3 drivers, strength-aware
v0x15390bdd0_0 .net8 "out", 0 0, RS_0x158019b70;  alias, 3 drivers, strength-aware
S_0x15390ad50 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x15390ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa7200 .functor NMOS 1, L_0x138040b08, RS_0x158019990, C4<0>, C4<0>;
L_0x142fa73f0 .functor NMOS 1, L_0x142fa7200, RS_0x1580192a0, C4<0>, C4<0>;
L_0x138040b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa7520 .functor PMOS 1, L_0x138040b50, RS_0x1580192a0, C4<0>, C4<0>;
L_0x138040b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa7610 .functor PMOS 1, L_0x138040b98, RS_0x158019990, C4<0>, C4<0>;
v0x15390af90_0 .net/2s *"_ivl_0", 0 0, L_0x138040b08;  1 drivers
v0x15390b050_0 .net/2s *"_ivl_2", 0 0, L_0x138040b50;  1 drivers
v0x15390b100_0 .net/2s *"_ivl_4", 0 0, L_0x138040b98;  1 drivers
v0x15390b1c0_0 .net8 "a", 0 0, RS_0x1580192a0;  alias, 3 drivers, strength-aware
v0x15390b250_0 .net8 "b", 0 0, RS_0x158019990;  alias, 3 drivers, strength-aware
v0x15390b330_0 .net8 "o1", 0 0, L_0x142fa7200;  1 drivers, strength-aware
v0x15390b3d0_0 .net8 "out", 0 0, RS_0x1580199f0;  alias, 3 drivers, strength-aware
S_0x15390b4a0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x15390ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa76e0 .functor NMOS 1, L_0x138040be0, RS_0x1580199f0, C4<0>, C4<0>;
L_0x142fa77d0 .functor NMOS 1, L_0x142fa76e0, RS_0x1580199f0, C4<0>, C4<0>;
L_0x138040c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa7980 .functor PMOS 1, L_0x138040c28, RS_0x1580199f0, C4<0>, C4<0>;
L_0x138040c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa7a30 .functor PMOS 1, L_0x138040c70, RS_0x1580199f0, C4<0>, C4<0>;
v0x15390b6c0_0 .net/2s *"_ivl_0", 0 0, L_0x138040be0;  1 drivers
v0x15390b770_0 .net/2s *"_ivl_2", 0 0, L_0x138040c28;  1 drivers
v0x15390b820_0 .net/2s *"_ivl_4", 0 0, L_0x138040c70;  1 drivers
v0x15390b8e0_0 .net8 "a", 0 0, RS_0x1580199f0;  alias, 3 drivers, strength-aware
v0x15390b990_0 .net8 "b", 0 0, RS_0x1580199f0;  alias, 3 drivers, strength-aware
v0x15390baa0_0 .net8 "o1", 0 0, L_0x142fa76e0;  1 drivers, strength-aware
v0x15390bb30_0 .net8 "out", 0 0, RS_0x158019b70;  alias, 3 drivers, strength-aware
S_0x15390bea0 .scope module, "and2" "And" 7 31, 7 3 0, S_0x15390a910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x15390cf50_0 .net8 "a", 0 0, RS_0x158019d50;  alias, 3 drivers, strength-aware
v0x15390cff0_0 .net "b", 0 0, v0x142fa2e70_0;  alias, 1 drivers
RS_0x158019db0 .resolv tri, L_0x142fa7cb0, L_0x142fa7ee0, L_0x142fa7fd0;
v0x15390d080_0 .net8 "nand_out", 0 0, RS_0x158019db0;  3 drivers, strength-aware
v0x15390d130_0 .net8 "out", 0 0, RS_0x158019f30;  alias, 3 drivers, strength-aware
S_0x15390c0b0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x15390bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa7be0 .functor NMOS 1, L_0x138040cb8, v0x142fa2e70_0, C4<0>, C4<0>;
L_0x142fa7cb0 .functor NMOS 1, L_0x142fa7be0, RS_0x158019d50, C4<0>, C4<0>;
L_0x138040d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa7ee0 .functor PMOS 1, L_0x138040d00, RS_0x158019d50, C4<0>, C4<0>;
L_0x138040d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa7fd0 .functor PMOS 1, L_0x138040d48, v0x142fa2e70_0, C4<0>, C4<0>;
v0x15390c2e0_0 .net/2s *"_ivl_0", 0 0, L_0x138040cb8;  1 drivers
v0x15390c3a0_0 .net/2s *"_ivl_2", 0 0, L_0x138040d00;  1 drivers
v0x15390c450_0 .net/2s *"_ivl_4", 0 0, L_0x138040d48;  1 drivers
v0x15390c510_0 .net8 "a", 0 0, RS_0x158019d50;  alias, 3 drivers, strength-aware
v0x15390c5b0_0 .net "b", 0 0, v0x142fa2e70_0;  alias, 1 drivers
v0x15390c6c0_0 .net8 "o1", 0 0, L_0x142fa7be0;  1 drivers, strength-aware
v0x15390c750_0 .net8 "out", 0 0, RS_0x158019db0;  alias, 3 drivers, strength-aware
S_0x15390c810 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x15390bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040d90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa80a0 .functor NMOS 1, L_0x138040d90, RS_0x158019db0, C4<0>, C4<0>;
L_0x142fa8190 .functor NMOS 1, L_0x142fa80a0, RS_0x158019db0, C4<0>, C4<0>;
L_0x138040dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa8340 .functor PMOS 1, L_0x138040dd8, RS_0x158019db0, C4<0>, C4<0>;
L_0x138040e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa83f0 .functor PMOS 1, L_0x138040e20, RS_0x158019db0, C4<0>, C4<0>;
v0x15390ca30_0 .net/2s *"_ivl_0", 0 0, L_0x138040d90;  1 drivers
v0x15390cae0_0 .net/2s *"_ivl_2", 0 0, L_0x138040dd8;  1 drivers
v0x15390cb90_0 .net/2s *"_ivl_4", 0 0, L_0x138040e20;  1 drivers
v0x15390cc50_0 .net8 "a", 0 0, RS_0x158019db0;  alias, 3 drivers, strength-aware
v0x15390cd00_0 .net8 "b", 0 0, RS_0x158019db0;  alias, 3 drivers, strength-aware
v0x15390ce10_0 .net8 "o1", 0 0, L_0x142fa80a0;  1 drivers, strength-aware
v0x15390cea0_0 .net8 "out", 0 0, RS_0x158019f30;  alias, 3 drivers, strength-aware
S_0x15390d200 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x15390a910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x15390dbe0_0 .net8 "a", 0 0, RS_0x1580192a0;  alias, 3 drivers, strength-aware
v0x15390dc70_0 .net8 "out", 0 0, RS_0x158019d50;  alias, 3 drivers, strength-aware
S_0x15390d3f0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x15390d200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa4c30 .functor NMOS 1, L_0x138040958, RS_0x1580192a0, C4<0>, C4<0>;
L_0x142fa6a50 .functor NMOS 1, L_0x142fa4c30, RS_0x1580192a0, C4<0>, C4<0>;
L_0x1380409a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa6b00 .functor PMOS 1, L_0x1380409a0, RS_0x1580192a0, C4<0>, C4<0>;
L_0x1380409e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa6bd0 .functor PMOS 1, L_0x1380409e8, RS_0x1580192a0, C4<0>, C4<0>;
v0x15390d630_0 .net/2s *"_ivl_0", 0 0, L_0x138040958;  1 drivers
v0x15390d6f0_0 .net/2s *"_ivl_2", 0 0, L_0x1380409a0;  1 drivers
v0x15390d7a0_0 .net/2s *"_ivl_4", 0 0, L_0x1380409e8;  1 drivers
v0x15390d860_0 .net8 "a", 0 0, RS_0x1580192a0;  alias, 3 drivers, strength-aware
v0x15390d9f0_0 .net8 "b", 0 0, RS_0x1580192a0;  alias, 3 drivers, strength-aware
v0x15390dac0_0 .net8 "o1", 0 0, L_0x142fa4c30;  1 drivers, strength-aware
v0x15390db50_0 .net8 "out", 0 0, RS_0x158019d50;  alias, 3 drivers, strength-aware
S_0x15390dd00 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x15390a910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x15390e680_0 .net "a", 0 0, v0x142fa2e70_0;  alias, 1 drivers
v0x15390e720_0 .net8 "out", 0 0, RS_0x158019990;  alias, 3 drivers, strength-aware
S_0x15390def0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x15390dd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa6ca0 .functor NMOS 1, L_0x138040a30, v0x142fa2e70_0, C4<0>, C4<0>;
L_0x142fa6d90 .functor NMOS 1, L_0x142fa6ca0, v0x142fa2e70_0, C4<0>, C4<0>;
L_0x138040a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa6e40 .functor PMOS 1, L_0x138040a78, v0x142fa2e70_0, C4<0>, C4<0>;
L_0x138040ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa7130 .functor PMOS 1, L_0x138040ac0, v0x142fa2e70_0, C4<0>, C4<0>;
v0x15390e130_0 .net/2s *"_ivl_0", 0 0, L_0x138040a30;  1 drivers
v0x15390e1f0_0 .net/2s *"_ivl_2", 0 0, L_0x138040a78;  1 drivers
v0x15390e2a0_0 .net/2s *"_ivl_4", 0 0, L_0x138040ac0;  1 drivers
v0x15390e360_0 .net "a", 0 0, v0x142fa2e70_0;  alias, 1 drivers
v0x15390e470_0 .net "b", 0 0, v0x142fa2e70_0;  alias, 1 drivers
v0x15390e500_0 .net8 "o1", 0 0, L_0x142fa6ca0;  1 drivers, strength-aware
v0x15390e5a0_0 .net8 "out", 0 0, RS_0x158019990;  alias, 3 drivers, strength-aware
S_0x15390e7c0 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x15390a910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x15390ffd0_0 .net8 "a", 0 0, RS_0x158019b70;  alias, 3 drivers, strength-aware
v0x1539100f0_0 .net8 "b", 0 0, RS_0x158019f30;  alias, 3 drivers, strength-aware
RS_0x15801a4a0 .resolv tri, L_0x142fa8670, L_0x142fa8720, L_0x142fa8890;
v0x153910200_0 .net8 "nand_out1", 0 0, RS_0x15801a4a0;  3 drivers, strength-aware
RS_0x15801a620 .resolv tri, L_0x142fa8a50, L_0x142fa8b00, L_0x142fa8c70;
v0x153910290_0 .net8 "nand_out2", 0 0, RS_0x15801a620;  3 drivers, strength-aware
v0x153910360_0 .net8 "out", 0 0, RS_0x15801a7a0;  alias, 3 drivers, strength-aware
S_0x15390ea10 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x15390e7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa85a0 .functor NMOS 1, L_0x138040e68, RS_0x158019b70, C4<0>, C4<0>;
L_0x142fa8670 .functor NMOS 1, L_0x142fa85a0, RS_0x158019b70, C4<0>, C4<0>;
L_0x138040eb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa8720 .functor PMOS 1, L_0x138040eb0, RS_0x158019b70, C4<0>, C4<0>;
L_0x138040ef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa8890 .functor PMOS 1, L_0x138040ef8, RS_0x158019b70, C4<0>, C4<0>;
v0x15390ec40_0 .net/2s *"_ivl_0", 0 0, L_0x138040e68;  1 drivers
v0x15390ed00_0 .net/2s *"_ivl_2", 0 0, L_0x138040eb0;  1 drivers
v0x15390edb0_0 .net/2s *"_ivl_4", 0 0, L_0x138040ef8;  1 drivers
v0x15390ee70_0 .net8 "a", 0 0, RS_0x158019b70;  alias, 3 drivers, strength-aware
v0x15390ef40_0 .net8 "b", 0 0, RS_0x158019b70;  alias, 3 drivers, strength-aware
v0x15390f010_0 .net8 "o1", 0 0, L_0x142fa85a0;  1 drivers, strength-aware
v0x15390f0a0_0 .net8 "out", 0 0, RS_0x15801a4a0;  alias, 3 drivers, strength-aware
S_0x15390f160 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x15390e7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa8960 .functor NMOS 1, L_0x138040f40, RS_0x158019f30, C4<0>, C4<0>;
L_0x142fa8a50 .functor NMOS 1, L_0x142fa8960, RS_0x158019f30, C4<0>, C4<0>;
L_0x138040f88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa8b00 .functor PMOS 1, L_0x138040f88, RS_0x158019f30, C4<0>, C4<0>;
L_0x138040fd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa8c70 .functor PMOS 1, L_0x138040fd0, RS_0x158019f30, C4<0>, C4<0>;
v0x15390f380_0 .net/2s *"_ivl_0", 0 0, L_0x138040f40;  1 drivers
v0x15390f430_0 .net/2s *"_ivl_2", 0 0, L_0x138040f88;  1 drivers
v0x15390f4e0_0 .net/2s *"_ivl_4", 0 0, L_0x138040fd0;  1 drivers
v0x15390f5a0_0 .net8 "a", 0 0, RS_0x158019f30;  alias, 3 drivers, strength-aware
v0x15390f670_0 .net8 "b", 0 0, RS_0x158019f30;  alias, 3 drivers, strength-aware
v0x15390f740_0 .net8 "o1", 0 0, L_0x142fa8960;  1 drivers, strength-aware
v0x15390f7d0_0 .net8 "out", 0 0, RS_0x15801a620;  alias, 3 drivers, strength-aware
S_0x15390f890 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x15390e7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa8d40 .functor NMOS 1, L_0x138041018, RS_0x15801a620, C4<0>, C4<0>;
L_0x142fa8e30 .functor NMOS 1, L_0x142fa8d40, RS_0x15801a4a0, C4<0>, C4<0>;
L_0x138041060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa8ee0 .functor PMOS 1, L_0x138041060, RS_0x15801a4a0, C4<0>, C4<0>;
L_0x1380410a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa8fd0 .functor PMOS 1, L_0x1380410a8, RS_0x15801a620, C4<0>, C4<0>;
v0x15390fac0_0 .net/2s *"_ivl_0", 0 0, L_0x138041018;  1 drivers
v0x15390fb70_0 .net/2s *"_ivl_2", 0 0, L_0x138041060;  1 drivers
v0x15390fc20_0 .net/2s *"_ivl_4", 0 0, L_0x1380410a8;  1 drivers
v0x15390fce0_0 .net8 "a", 0 0, RS_0x15801a4a0;  alias, 3 drivers, strength-aware
v0x15390fd90_0 .net8 "b", 0 0, RS_0x15801a620;  alias, 3 drivers, strength-aware
v0x15390fe60_0 .net8 "o1", 0 0, L_0x142fa8d40;  1 drivers, strength-aware
v0x15390fef0_0 .net8 "out", 0 0, RS_0x15801a7a0;  alias, 3 drivers, strength-aware
S_0x153910ca0 .scope module, "or_gate" "Or" 5 7, 7 9 0, S_0x152e140d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153912450_0 .net8 "a", 0 0, RS_0x1580182b0;  alias, 3 drivers, strength-aware
v0x1539124f0_0 .net8 "b", 0 0, RS_0x1580197b0;  alias, 3 drivers, strength-aware
RS_0x15801ab00 .resolv tri, L_0x142fa69d0, L_0x142fa9910, L_0x142fa9a80;
v0x153912590_0 .net8 "nand_out1", 0 0, RS_0x15801ab00;  3 drivers, strength-aware
RS_0x15801ac80 .resolv tri, L_0x142fa9c40, L_0x142fa9cf0, L_0x142fa9e60;
v0x153912660_0 .net8 "nand_out2", 0 0, RS_0x15801ac80;  3 drivers, strength-aware
v0x153912730_0 .net8 "out", 0 0, RS_0x15801ae00;  alias, 3 drivers, strength-aware
S_0x153910e60 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153910ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380412a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa6900 .functor NMOS 1, L_0x1380412a0, RS_0x1580182b0, C4<0>, C4<0>;
L_0x142fa69d0 .functor NMOS 1, L_0x142fa6900, RS_0x1580182b0, C4<0>, C4<0>;
L_0x1380412e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa9910 .functor PMOS 1, L_0x1380412e8, RS_0x1580182b0, C4<0>, C4<0>;
L_0x138041330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa9a80 .functor PMOS 1, L_0x138041330, RS_0x1580182b0, C4<0>, C4<0>;
v0x153911090_0 .net/2s *"_ivl_0", 0 0, L_0x1380412a0;  1 drivers
v0x153911140_0 .net/2s *"_ivl_2", 0 0, L_0x1380412e8;  1 drivers
v0x1539111f0_0 .net/2s *"_ivl_4", 0 0, L_0x138041330;  1 drivers
v0x1539112b0_0 .net8 "a", 0 0, RS_0x1580182b0;  alias, 3 drivers, strength-aware
v0x153911340_0 .net8 "b", 0 0, RS_0x1580182b0;  alias, 3 drivers, strength-aware
v0x153911490_0 .net8 "o1", 0 0, L_0x142fa6900;  1 drivers, strength-aware
v0x153911520_0 .net8 "out", 0 0, RS_0x15801ab00;  alias, 3 drivers, strength-aware
S_0x153911600 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153910ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa9b50 .functor NMOS 1, L_0x138041378, RS_0x1580197b0, C4<0>, C4<0>;
L_0x142fa9c40 .functor NMOS 1, L_0x142fa9b50, RS_0x1580197b0, C4<0>, C4<0>;
L_0x1380413c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa9cf0 .functor PMOS 1, L_0x1380413c0, RS_0x1580197b0, C4<0>, C4<0>;
L_0x138041408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fa9e60 .functor PMOS 1, L_0x138041408, RS_0x1580197b0, C4<0>, C4<0>;
v0x153911810_0 .net/2s *"_ivl_0", 0 0, L_0x138041378;  1 drivers
v0x1539118a0_0 .net/2s *"_ivl_2", 0 0, L_0x1380413c0;  1 drivers
v0x153911940_0 .net/2s *"_ivl_4", 0 0, L_0x138041408;  1 drivers
v0x153911a00_0 .net8 "a", 0 0, RS_0x1580197b0;  alias, 3 drivers, strength-aware
v0x153911a90_0 .net8 "b", 0 0, RS_0x1580197b0;  alias, 3 drivers, strength-aware
v0x153911be0_0 .net8 "o1", 0 0, L_0x142fa9b50;  1 drivers, strength-aware
v0x153911c70_0 .net8 "out", 0 0, RS_0x15801ac80;  alias, 3 drivers, strength-aware
S_0x153911d50 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153910ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fa9f30 .functor NMOS 1, L_0x138041450, RS_0x15801ac80, C4<0>, C4<0>;
L_0x142faa020 .functor NMOS 1, L_0x142fa9f30, RS_0x15801ab00, C4<0>, C4<0>;
L_0x138041498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142faa0d0 .functor PMOS 1, L_0x138041498, RS_0x15801ab00, C4<0>, C4<0>;
L_0x1380414e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142faa240 .functor PMOS 1, L_0x1380414e0, RS_0x15801ac80, C4<0>, C4<0>;
v0x153911f60_0 .net/2s *"_ivl_0", 0 0, L_0x138041450;  1 drivers
v0x153911ff0_0 .net/2s *"_ivl_2", 0 0, L_0x138041498;  1 drivers
v0x1539120a0_0 .net/2s *"_ivl_4", 0 0, L_0x1380414e0;  1 drivers
v0x153912160_0 .net8 "a", 0 0, RS_0x15801ab00;  alias, 3 drivers, strength-aware
v0x153912210_0 .net8 "b", 0 0, RS_0x15801ac80;  alias, 3 drivers, strength-aware
v0x1539122e0_0 .net8 "o1", 0 0, L_0x142fa9f30;  1 drivers, strength-aware
v0x153912370_0 .net8 "out", 0 0, RS_0x15801ae00;  alias, 3 drivers, strength-aware
S_0x153912db0 .scope module, "fa1" "FullAdder" 4 15, 5 3 0, S_0x152e13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x153923e30_0 .net "a", 0 0, L_0x142fb1430;  1 drivers
v0x153923ec0_0 .net "b", 0 0, L_0x142fb1550;  1 drivers
RS_0x15801b2e0 .resolv tri, L_0x142fad480, L_0x142fad630, L_0x142fad7e0;
v0x153923f50_0 .net8 "carry1", 0 0, RS_0x15801b2e0;  3 drivers, strength-aware
RS_0x15801c7e0 .resolv tri, L_0x142fb04a0, L_0x142fb0650, L_0x142fb0800;
v0x153923fe0_0 .net8 "carry2", 0 0, RS_0x15801c7e0;  3 drivers, strength-aware
v0x153924070_0 .net "cin", 0 0, L_0x142fb1670;  1 drivers
v0x153924140_0 .net8 "cout", 0 0, RS_0x15801de30;  3 drivers, strength-aware
v0x153924210_0 .net8 "sum", 0 0, RS_0x15801d7d0;  3 drivers, strength-aware
RS_0x15801c2d0 .resolv tri, L_0x142fac740, L_0x142fac7f0, L_0x142fac8e0;
v0x153924320_0 .net8 "sum1", 0 0, RS_0x15801c2d0;  3 drivers, strength-aware
S_0x153913020 .scope module, "ha1" "HalfAdder" 5 5, 6 3 0, S_0x153912db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x15391a610_0 .net "a", 0 0, L_0x142fb1430;  alias, 1 drivers
v0x15391a7a0_0 .net "b", 0 0, L_0x142fb1550;  alias, 1 drivers
v0x15391a930_0 .net8 "carry", 0 0, RS_0x15801b2e0;  alias, 3 drivers, strength-aware
v0x15391a9c0_0 .net8 "sum", 0 0, RS_0x15801c2d0;  alias, 3 drivers, strength-aware
S_0x153913270 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x153913020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153914310_0 .net "a", 0 0, L_0x142fb1430;  alias, 1 drivers
v0x1539143b0_0 .net "b", 0 0, L_0x142fb1550;  alias, 1 drivers
RS_0x15801b160 .resolv tri, L_0x142facea0, L_0x142fad1d0, L_0x142fad2c0;
v0x153914460_0 .net8 "nand_out", 0 0, RS_0x15801b160;  3 drivers, strength-aware
v0x153914510_0 .net8 "out", 0 0, RS_0x15801b2e0;  alias, 3 drivers, strength-aware
S_0x1539134b0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153913270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142facbb0 .functor NMOS 1, L_0x138041cc0, L_0x142fb1550, C4<0>, C4<0>;
L_0x142facea0 .functor NMOS 1, L_0x142facbb0, L_0x142fb1430, C4<0>, C4<0>;
L_0x138041d08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fad1d0 .functor PMOS 1, L_0x138041d08, L_0x142fb1430, C4<0>, C4<0>;
L_0x138041d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fad2c0 .functor PMOS 1, L_0x138041d50, L_0x142fb1550, C4<0>, C4<0>;
v0x1539136f0_0 .net/2s *"_ivl_0", 0 0, L_0x138041cc0;  1 drivers
v0x1539137b0_0 .net/2s *"_ivl_2", 0 0, L_0x138041d08;  1 drivers
v0x153913850_0 .net/2s *"_ivl_4", 0 0, L_0x138041d50;  1 drivers
v0x1539138e0_0 .net "a", 0 0, L_0x142fb1430;  alias, 1 drivers
v0x153913980_0 .net "b", 0 0, L_0x142fb1550;  alias, 1 drivers
v0x153913a60_0 .net8 "o1", 0 0, L_0x142facbb0;  1 drivers, strength-aware
v0x153913b00_0 .net8 "out", 0 0, RS_0x15801b160;  alias, 3 drivers, strength-aware
S_0x153913bd0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153913270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fad390 .functor NMOS 1, L_0x138041d98, RS_0x15801b160, C4<0>, C4<0>;
L_0x142fad480 .functor NMOS 1, L_0x142fad390, RS_0x15801b160, C4<0>, C4<0>;
L_0x138041de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fad630 .functor PMOS 1, L_0x138041de0, RS_0x15801b160, C4<0>, C4<0>;
L_0x138041e28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fad7e0 .functor PMOS 1, L_0x138041e28, RS_0x15801b160, C4<0>, C4<0>;
v0x153913df0_0 .net/2s *"_ivl_0", 0 0, L_0x138041d98;  1 drivers
v0x153913ea0_0 .net/2s *"_ivl_2", 0 0, L_0x138041de0;  1 drivers
v0x153913f50_0 .net/2s *"_ivl_4", 0 0, L_0x138041e28;  1 drivers
v0x153914010_0 .net8 "a", 0 0, RS_0x15801b160;  alias, 3 drivers, strength-aware
v0x1539140c0_0 .net8 "b", 0 0, RS_0x15801b160;  alias, 3 drivers, strength-aware
v0x1539141d0_0 .net8 "o1", 0 0, L_0x142fad390;  1 drivers, strength-aware
v0x153914260_0 .net8 "out", 0 0, RS_0x15801b2e0;  alias, 3 drivers, strength-aware
S_0x1539145e0 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x153913020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x15391a0e0_0 .net "a", 0 0, L_0x142fb1430;  alias, 1 drivers
RS_0x15801b6a0 .resolv tri, L_0x142fab0e0, L_0x142fab290, L_0x142fab340;
v0x15391a170_0 .net8 "and1_out", 0 0, RS_0x15801b6a0;  3 drivers, strength-aware
RS_0x15801ba60 .resolv tri, L_0x142fabaa0, L_0x142fabc50, L_0x142fabd00;
v0x15391a200_0 .net8 "and2_out", 0 0, RS_0x15801ba60;  3 drivers, strength-aware
v0x15391a290_0 .net "b", 0 0, L_0x142fb1550;  alias, 1 drivers
RS_0x15801b880 .resolv tri, L_0x142faa540, L_0x142faa5f0, L_0x142faa6e0;
v0x15391a320_0 .net8 "not_a", 0 0, RS_0x15801b880;  3 drivers, strength-aware
RS_0x15801b4c0 .resolv tri, L_0x142faa8a0, L_0x142faa950, L_0x142faaa40;
v0x15391a470_0 .net8 "not_b", 0 0, RS_0x15801b4c0;  3 drivers, strength-aware
v0x15391a580_0 .net8 "out", 0 0, RS_0x15801c2d0;  alias, 3 drivers, strength-aware
S_0x1539147f0 .scope module, "and1" "And" 7 30, 7 3 0, S_0x1539145e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1539158d0_0 .net "a", 0 0, L_0x142fb1430;  alias, 1 drivers
v0x153915970_0 .net8 "b", 0 0, RS_0x15801b4c0;  alias, 3 drivers, strength-aware
RS_0x15801b520 .resolv tri, L_0x142faad00, L_0x142faae30, L_0x142faaf20;
v0x153915a10_0 .net8 "nand_out", 0 0, RS_0x15801b520;  3 drivers, strength-aware
v0x153915ac0_0 .net8 "out", 0 0, RS_0x15801b6a0;  alias, 3 drivers, strength-aware
S_0x153914a20 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x1539147f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380416d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142faab10 .functor NMOS 1, L_0x1380416d8, RS_0x15801b4c0, C4<0>, C4<0>;
L_0x142faad00 .functor NMOS 1, L_0x142faab10, L_0x142fb1430, C4<0>, C4<0>;
L_0x138041720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142faae30 .functor PMOS 1, L_0x138041720, L_0x142fb1430, C4<0>, C4<0>;
L_0x138041768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142faaf20 .functor PMOS 1, L_0x138041768, RS_0x15801b4c0, C4<0>, C4<0>;
v0x153914c60_0 .net/2s *"_ivl_0", 0 0, L_0x1380416d8;  1 drivers
v0x153914d20_0 .net/2s *"_ivl_2", 0 0, L_0x138041720;  1 drivers
v0x153914dd0_0 .net/2s *"_ivl_4", 0 0, L_0x138041768;  1 drivers
v0x153914e90_0 .net "a", 0 0, L_0x142fb1430;  alias, 1 drivers
v0x153914f60_0 .net8 "b", 0 0, RS_0x15801b4c0;  alias, 3 drivers, strength-aware
v0x153915030_0 .net8 "o1", 0 0, L_0x142faab10;  1 drivers, strength-aware
v0x1539150c0_0 .net8 "out", 0 0, RS_0x15801b520;  alias, 3 drivers, strength-aware
S_0x153915190 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x1539147f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380417b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142faaff0 .functor NMOS 1, L_0x1380417b0, RS_0x15801b520, C4<0>, C4<0>;
L_0x142fab0e0 .functor NMOS 1, L_0x142faaff0, RS_0x15801b520, C4<0>, C4<0>;
L_0x1380417f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fab290 .functor PMOS 1, L_0x1380417f8, RS_0x15801b520, C4<0>, C4<0>;
L_0x138041840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fab340 .functor PMOS 1, L_0x138041840, RS_0x15801b520, C4<0>, C4<0>;
v0x1539153b0_0 .net/2s *"_ivl_0", 0 0, L_0x1380417b0;  1 drivers
v0x153915460_0 .net/2s *"_ivl_2", 0 0, L_0x1380417f8;  1 drivers
v0x153915510_0 .net/2s *"_ivl_4", 0 0, L_0x138041840;  1 drivers
v0x1539155d0_0 .net8 "a", 0 0, RS_0x15801b520;  alias, 3 drivers, strength-aware
v0x153915680_0 .net8 "b", 0 0, RS_0x15801b520;  alias, 3 drivers, strength-aware
v0x153915790_0 .net8 "o1", 0 0, L_0x142faaff0;  1 drivers, strength-aware
v0x153915820_0 .net8 "out", 0 0, RS_0x15801b6a0;  alias, 3 drivers, strength-aware
S_0x153915b90 .scope module, "and2" "And" 7 31, 7 3 0, S_0x1539145e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153916c40_0 .net8 "a", 0 0, RS_0x15801b880;  alias, 3 drivers, strength-aware
v0x153916ce0_0 .net "b", 0 0, L_0x142fb1550;  alias, 1 drivers
RS_0x15801b8e0 .resolv tri, L_0x142fab5c0, L_0x142fab7f0, L_0x142fab8e0;
v0x153916d70_0 .net8 "nand_out", 0 0, RS_0x15801b8e0;  3 drivers, strength-aware
v0x153916e20_0 .net8 "out", 0 0, RS_0x15801ba60;  alias, 3 drivers, strength-aware
S_0x153915da0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153915b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fab4f0 .functor NMOS 1, L_0x138041888, L_0x142fb1550, C4<0>, C4<0>;
L_0x142fab5c0 .functor NMOS 1, L_0x142fab4f0, RS_0x15801b880, C4<0>, C4<0>;
L_0x1380418d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fab7f0 .functor PMOS 1, L_0x1380418d0, RS_0x15801b880, C4<0>, C4<0>;
L_0x138041918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fab8e0 .functor PMOS 1, L_0x138041918, L_0x142fb1550, C4<0>, C4<0>;
v0x153915fd0_0 .net/2s *"_ivl_0", 0 0, L_0x138041888;  1 drivers
v0x153916090_0 .net/2s *"_ivl_2", 0 0, L_0x1380418d0;  1 drivers
v0x153916140_0 .net/2s *"_ivl_4", 0 0, L_0x138041918;  1 drivers
v0x153916200_0 .net8 "a", 0 0, RS_0x15801b880;  alias, 3 drivers, strength-aware
v0x1539162a0_0 .net "b", 0 0, L_0x142fb1550;  alias, 1 drivers
v0x1539163b0_0 .net8 "o1", 0 0, L_0x142fab4f0;  1 drivers, strength-aware
v0x153916440_0 .net8 "out", 0 0, RS_0x15801b8e0;  alias, 3 drivers, strength-aware
S_0x153916500 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153915b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fab9b0 .functor NMOS 1, L_0x138041960, RS_0x15801b8e0, C4<0>, C4<0>;
L_0x142fabaa0 .functor NMOS 1, L_0x142fab9b0, RS_0x15801b8e0, C4<0>, C4<0>;
L_0x1380419a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fabc50 .functor PMOS 1, L_0x1380419a8, RS_0x15801b8e0, C4<0>, C4<0>;
L_0x1380419f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fabd00 .functor PMOS 1, L_0x1380419f0, RS_0x15801b8e0, C4<0>, C4<0>;
v0x153916720_0 .net/2s *"_ivl_0", 0 0, L_0x138041960;  1 drivers
v0x1539167d0_0 .net/2s *"_ivl_2", 0 0, L_0x1380419a8;  1 drivers
v0x153916880_0 .net/2s *"_ivl_4", 0 0, L_0x1380419f0;  1 drivers
v0x153916940_0 .net8 "a", 0 0, RS_0x15801b8e0;  alias, 3 drivers, strength-aware
v0x1539169f0_0 .net8 "b", 0 0, RS_0x15801b8e0;  alias, 3 drivers, strength-aware
v0x153916b00_0 .net8 "o1", 0 0, L_0x142fab9b0;  1 drivers, strength-aware
v0x153916b90_0 .net8 "out", 0 0, RS_0x15801ba60;  alias, 3 drivers, strength-aware
S_0x153916ef0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x1539145e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153917870_0 .net "a", 0 0, L_0x142fb1430;  alias, 1 drivers
v0x153917910_0 .net8 "out", 0 0, RS_0x15801b880;  alias, 3 drivers, strength-aware
S_0x1539170e0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153916ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142faa450 .functor NMOS 1, L_0x138041528, L_0x142fb1430, C4<0>, C4<0>;
L_0x142faa540 .functor NMOS 1, L_0x142faa450, L_0x142fb1430, C4<0>, C4<0>;
L_0x138041570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142faa5f0 .functor PMOS 1, L_0x138041570, L_0x142fb1430, C4<0>, C4<0>;
L_0x1380415b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142faa6e0 .functor PMOS 1, L_0x1380415b8, L_0x142fb1430, C4<0>, C4<0>;
v0x153917320_0 .net/2s *"_ivl_0", 0 0, L_0x138041528;  1 drivers
v0x1539173e0_0 .net/2s *"_ivl_2", 0 0, L_0x138041570;  1 drivers
v0x153917490_0 .net/2s *"_ivl_4", 0 0, L_0x1380415b8;  1 drivers
v0x153917550_0 .net "a", 0 0, L_0x142fb1430;  alias, 1 drivers
v0x153917660_0 .net "b", 0 0, L_0x142fb1430;  alias, 1 drivers
v0x1539176f0_0 .net8 "o1", 0 0, L_0x142faa450;  1 drivers, strength-aware
v0x153917790_0 .net8 "out", 0 0, RS_0x15801b880;  alias, 3 drivers, strength-aware
S_0x1539179b0 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x1539145e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153918330_0 .net "a", 0 0, L_0x142fb1550;  alias, 1 drivers
v0x1539183d0_0 .net8 "out", 0 0, RS_0x15801b4c0;  alias, 3 drivers, strength-aware
S_0x153917ba0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x1539179b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142faa7b0 .functor NMOS 1, L_0x138041600, L_0x142fb1550, C4<0>, C4<0>;
L_0x142faa8a0 .functor NMOS 1, L_0x142faa7b0, L_0x142fb1550, C4<0>, C4<0>;
L_0x138041648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142faa950 .functor PMOS 1, L_0x138041648, L_0x142fb1550, C4<0>, C4<0>;
L_0x138041690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142faaa40 .functor PMOS 1, L_0x138041690, L_0x142fb1550, C4<0>, C4<0>;
v0x153917de0_0 .net/2s *"_ivl_0", 0 0, L_0x138041600;  1 drivers
v0x153917ea0_0 .net/2s *"_ivl_2", 0 0, L_0x138041648;  1 drivers
v0x153917f50_0 .net/2s *"_ivl_4", 0 0, L_0x138041690;  1 drivers
v0x153918010_0 .net "a", 0 0, L_0x142fb1550;  alias, 1 drivers
v0x153918120_0 .net "b", 0 0, L_0x142fb1550;  alias, 1 drivers
v0x1539181b0_0 .net8 "o1", 0 0, L_0x142faa7b0;  1 drivers, strength-aware
v0x153918250_0 .net8 "out", 0 0, RS_0x15801b4c0;  alias, 3 drivers, strength-aware
S_0x153918470 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x1539145e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153919c80_0 .net8 "a", 0 0, RS_0x15801b6a0;  alias, 3 drivers, strength-aware
v0x153919da0_0 .net8 "b", 0 0, RS_0x15801ba60;  alias, 3 drivers, strength-aware
RS_0x15801bfd0 .resolv tri, L_0x142fabf80, L_0x142fac030, L_0x142fac1a0;
v0x153919eb0_0 .net8 "nand_out1", 0 0, RS_0x15801bfd0;  3 drivers, strength-aware
RS_0x15801c150 .resolv tri, L_0x142fac360, L_0x142fac410, L_0x142fac580;
v0x153919f40_0 .net8 "nand_out2", 0 0, RS_0x15801c150;  3 drivers, strength-aware
v0x15391a010_0 .net8 "out", 0 0, RS_0x15801c2d0;  alias, 3 drivers, strength-aware
S_0x1539186c0 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153918470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fabeb0 .functor NMOS 1, L_0x138041a38, RS_0x15801b6a0, C4<0>, C4<0>;
L_0x142fabf80 .functor NMOS 1, L_0x142fabeb0, RS_0x15801b6a0, C4<0>, C4<0>;
L_0x138041a80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fac030 .functor PMOS 1, L_0x138041a80, RS_0x15801b6a0, C4<0>, C4<0>;
L_0x138041ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fac1a0 .functor PMOS 1, L_0x138041ac8, RS_0x15801b6a0, C4<0>, C4<0>;
v0x1539188f0_0 .net/2s *"_ivl_0", 0 0, L_0x138041a38;  1 drivers
v0x1539189b0_0 .net/2s *"_ivl_2", 0 0, L_0x138041a80;  1 drivers
v0x153918a60_0 .net/2s *"_ivl_4", 0 0, L_0x138041ac8;  1 drivers
v0x153918b20_0 .net8 "a", 0 0, RS_0x15801b6a0;  alias, 3 drivers, strength-aware
v0x153918bf0_0 .net8 "b", 0 0, RS_0x15801b6a0;  alias, 3 drivers, strength-aware
v0x153918cc0_0 .net8 "o1", 0 0, L_0x142fabeb0;  1 drivers, strength-aware
v0x153918d50_0 .net8 "out", 0 0, RS_0x15801bfd0;  alias, 3 drivers, strength-aware
S_0x153918e10 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153918470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fac270 .functor NMOS 1, L_0x138041b10, RS_0x15801ba60, C4<0>, C4<0>;
L_0x142fac360 .functor NMOS 1, L_0x142fac270, RS_0x15801ba60, C4<0>, C4<0>;
L_0x138041b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fac410 .functor PMOS 1, L_0x138041b58, RS_0x15801ba60, C4<0>, C4<0>;
L_0x138041ba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fac580 .functor PMOS 1, L_0x138041ba0, RS_0x15801ba60, C4<0>, C4<0>;
v0x153919030_0 .net/2s *"_ivl_0", 0 0, L_0x138041b10;  1 drivers
v0x1539190e0_0 .net/2s *"_ivl_2", 0 0, L_0x138041b58;  1 drivers
v0x153919190_0 .net/2s *"_ivl_4", 0 0, L_0x138041ba0;  1 drivers
v0x153919250_0 .net8 "a", 0 0, RS_0x15801ba60;  alias, 3 drivers, strength-aware
v0x153919320_0 .net8 "b", 0 0, RS_0x15801ba60;  alias, 3 drivers, strength-aware
v0x1539193f0_0 .net8 "o1", 0 0, L_0x142fac270;  1 drivers, strength-aware
v0x153919480_0 .net8 "out", 0 0, RS_0x15801c150;  alias, 3 drivers, strength-aware
S_0x153919540 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153918470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fac650 .functor NMOS 1, L_0x138041be8, RS_0x15801c150, C4<0>, C4<0>;
L_0x142fac740 .functor NMOS 1, L_0x142fac650, RS_0x15801bfd0, C4<0>, C4<0>;
L_0x138041c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fac7f0 .functor PMOS 1, L_0x138041c30, RS_0x15801bfd0, C4<0>, C4<0>;
L_0x138041c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fac8e0 .functor PMOS 1, L_0x138041c78, RS_0x15801c150, C4<0>, C4<0>;
v0x153919770_0 .net/2s *"_ivl_0", 0 0, L_0x138041be8;  1 drivers
v0x153919820_0 .net/2s *"_ivl_2", 0 0, L_0x138041c30;  1 drivers
v0x1539198d0_0 .net/2s *"_ivl_4", 0 0, L_0x138041c78;  1 drivers
v0x153919990_0 .net8 "a", 0 0, RS_0x15801bfd0;  alias, 3 drivers, strength-aware
v0x153919a40_0 .net8 "b", 0 0, RS_0x15801c150;  alias, 3 drivers, strength-aware
v0x153919b10_0 .net8 "o1", 0 0, L_0x142fac650;  1 drivers, strength-aware
v0x153919ba0_0 .net8 "out", 0 0, RS_0x15801c2d0;  alias, 3 drivers, strength-aware
S_0x15391aa50 .scope module, "ha2" "HalfAdder" 5 6, 6 3 0, S_0x153912db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x153921f90_0 .net8 "a", 0 0, RS_0x15801c2d0;  alias, 3 drivers, strength-aware
v0x153922020_0 .net "b", 0 0, L_0x142fb1670;  alias, 1 drivers
v0x1539221b0_0 .net8 "carry", 0 0, RS_0x15801c7e0;  alias, 3 drivers, strength-aware
v0x153922240_0 .net8 "sum", 0 0, RS_0x15801d7d0;  alias, 3 drivers, strength-aware
S_0x15391abc0 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x15391aa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x15391bc80_0 .net8 "a", 0 0, RS_0x15801c2d0;  alias, 3 drivers, strength-aware
v0x15391bd20_0 .net "b", 0 0, L_0x142fb1670;  alias, 1 drivers
RS_0x15801c660 .resolv tri, L_0x142fb00c0, L_0x142fb01f0, L_0x142fb02e0;
v0x15391bdc0_0 .net8 "nand_out", 0 0, RS_0x15801c660;  3 drivers, strength-aware
v0x15391be70_0 .net8 "out", 0 0, RS_0x15801c7e0;  alias, 3 drivers, strength-aware
S_0x15391add0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x15391abc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138042608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fafdd0 .functor NMOS 1, L_0x138042608, L_0x142fb1670, C4<0>, C4<0>;
L_0x142fb00c0 .functor NMOS 1, L_0x142fafdd0, RS_0x15801c2d0, C4<0>, C4<0>;
L_0x138042650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb01f0 .functor PMOS 1, L_0x138042650, RS_0x15801c2d0, C4<0>, C4<0>;
L_0x138042698 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb02e0 .functor PMOS 1, L_0x138042698, L_0x142fb1670, C4<0>, C4<0>;
v0x15391b000_0 .net/2s *"_ivl_0", 0 0, L_0x138042608;  1 drivers
v0x15391b0b0_0 .net/2s *"_ivl_2", 0 0, L_0x138042650;  1 drivers
v0x15391b160_0 .net/2s *"_ivl_4", 0 0, L_0x138042698;  1 drivers
v0x15391b220_0 .net8 "a", 0 0, RS_0x15801c2d0;  alias, 3 drivers, strength-aware
v0x15391b330_0 .net "b", 0 0, L_0x142fb1670;  alias, 1 drivers
v0x15391b3d0_0 .net8 "o1", 0 0, L_0x142fafdd0;  1 drivers, strength-aware
v0x15391b470_0 .net8 "out", 0 0, RS_0x15801c660;  alias, 3 drivers, strength-aware
S_0x15391b540 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x15391abc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380426e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb03b0 .functor NMOS 1, L_0x1380426e0, RS_0x15801c660, C4<0>, C4<0>;
L_0x142fb04a0 .functor NMOS 1, L_0x142fb03b0, RS_0x15801c660, C4<0>, C4<0>;
L_0x138042728 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb0650 .functor PMOS 1, L_0x138042728, RS_0x15801c660, C4<0>, C4<0>;
L_0x138042770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb0800 .functor PMOS 1, L_0x138042770, RS_0x15801c660, C4<0>, C4<0>;
v0x15391b760_0 .net/2s *"_ivl_0", 0 0, L_0x1380426e0;  1 drivers
v0x15391b810_0 .net/2s *"_ivl_2", 0 0, L_0x138042728;  1 drivers
v0x15391b8c0_0 .net/2s *"_ivl_4", 0 0, L_0x138042770;  1 drivers
v0x15391b980_0 .net8 "a", 0 0, RS_0x15801c660;  alias, 3 drivers, strength-aware
v0x15391ba30_0 .net8 "b", 0 0, RS_0x15801c660;  alias, 3 drivers, strength-aware
v0x15391bb40_0 .net8 "o1", 0 0, L_0x142fb03b0;  1 drivers, strength-aware
v0x15391bbd0_0 .net8 "out", 0 0, RS_0x15801c7e0;  alias, 3 drivers, strength-aware
S_0x15391bf40 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x15391aa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153921a60_0 .net8 "a", 0 0, RS_0x15801c2d0;  alias, 3 drivers, strength-aware
RS_0x15801cba0 .resolv tri, L_0x142fae500, L_0x142fae6b0, L_0x142fae760;
v0x153921af0_0 .net8 "and1_out", 0 0, RS_0x15801cba0;  3 drivers, strength-aware
RS_0x15801cf60 .resolv tri, L_0x142faeec0, L_0x142faf070, L_0x142faf120;
v0x153921b80_0 .net8 "and2_out", 0 0, RS_0x15801cf60;  3 drivers, strength-aware
v0x153921c10_0 .net "b", 0 0, L_0x142fb1670;  alias, 1 drivers
RS_0x15801cd80 .resolv tri, L_0x142fad960, L_0x142fada10, L_0x142fadb00;
v0x153921ca0_0 .net8 "not_a", 0 0, RS_0x15801cd80;  3 drivers, strength-aware
RS_0x15801c9c0 .resolv tri, L_0x142fadcc0, L_0x142fadd70, L_0x142fade60;
v0x153921df0_0 .net8 "not_b", 0 0, RS_0x15801c9c0;  3 drivers, strength-aware
v0x153921f00_0 .net8 "out", 0 0, RS_0x15801d7d0;  alias, 3 drivers, strength-aware
S_0x15391c150 .scope module, "and1" "And" 7 30, 7 3 0, S_0x15391bf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x15391d210_0 .net8 "a", 0 0, RS_0x15801c2d0;  alias, 3 drivers, strength-aware
v0x15391d2b0_0 .net8 "b", 0 0, RS_0x15801c9c0;  alias, 3 drivers, strength-aware
RS_0x15801ca20 .resolv tri, L_0x142fae120, L_0x142fae250, L_0x142fae340;
v0x15391d350_0 .net8 "nand_out", 0 0, RS_0x15801ca20;  3 drivers, strength-aware
v0x15391d400_0 .net8 "out", 0 0, RS_0x15801cba0;  alias, 3 drivers, strength-aware
S_0x15391c380 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x15391c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138042020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fadf30 .functor NMOS 1, L_0x138042020, RS_0x15801c9c0, C4<0>, C4<0>;
L_0x142fae120 .functor NMOS 1, L_0x142fadf30, RS_0x15801c2d0, C4<0>, C4<0>;
L_0x138042068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fae250 .functor PMOS 1, L_0x138042068, RS_0x15801c2d0, C4<0>, C4<0>;
L_0x1380420b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fae340 .functor PMOS 1, L_0x1380420b0, RS_0x15801c9c0, C4<0>, C4<0>;
v0x15391c5c0_0 .net/2s *"_ivl_0", 0 0, L_0x138042020;  1 drivers
v0x15391c680_0 .net/2s *"_ivl_2", 0 0, L_0x138042068;  1 drivers
v0x15391c730_0 .net/2s *"_ivl_4", 0 0, L_0x1380420b0;  1 drivers
v0x15391c7f0_0 .net8 "a", 0 0, RS_0x15801c2d0;  alias, 3 drivers, strength-aware
v0x15391c880_0 .net8 "b", 0 0, RS_0x15801c9c0;  alias, 3 drivers, strength-aware
v0x15391c960_0 .net8 "o1", 0 0, L_0x142fadf30;  1 drivers, strength-aware
v0x15391ca00_0 .net8 "out", 0 0, RS_0x15801ca20;  alias, 3 drivers, strength-aware
S_0x15391cad0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x15391c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380420f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fae410 .functor NMOS 1, L_0x1380420f8, RS_0x15801ca20, C4<0>, C4<0>;
L_0x142fae500 .functor NMOS 1, L_0x142fae410, RS_0x15801ca20, C4<0>, C4<0>;
L_0x138042140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fae6b0 .functor PMOS 1, L_0x138042140, RS_0x15801ca20, C4<0>, C4<0>;
L_0x138042188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fae760 .functor PMOS 1, L_0x138042188, RS_0x15801ca20, C4<0>, C4<0>;
v0x15391ccf0_0 .net/2s *"_ivl_0", 0 0, L_0x1380420f8;  1 drivers
v0x15391cda0_0 .net/2s *"_ivl_2", 0 0, L_0x138042140;  1 drivers
v0x15391ce50_0 .net/2s *"_ivl_4", 0 0, L_0x138042188;  1 drivers
v0x15391cf10_0 .net8 "a", 0 0, RS_0x15801ca20;  alias, 3 drivers, strength-aware
v0x15391cfc0_0 .net8 "b", 0 0, RS_0x15801ca20;  alias, 3 drivers, strength-aware
v0x15391d0d0_0 .net8 "o1", 0 0, L_0x142fae410;  1 drivers, strength-aware
v0x15391d160_0 .net8 "out", 0 0, RS_0x15801cba0;  alias, 3 drivers, strength-aware
S_0x15391d4d0 .scope module, "and2" "And" 7 31, 7 3 0, S_0x15391bf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x15391e580_0 .net8 "a", 0 0, RS_0x15801cd80;  alias, 3 drivers, strength-aware
v0x15391e620_0 .net "b", 0 0, L_0x142fb1670;  alias, 1 drivers
RS_0x15801cde0 .resolv tri, L_0x142fae9e0, L_0x142faec10, L_0x142faed00;
v0x15391e6b0_0 .net8 "nand_out", 0 0, RS_0x15801cde0;  3 drivers, strength-aware
v0x15391e760_0 .net8 "out", 0 0, RS_0x15801cf60;  alias, 3 drivers, strength-aware
S_0x15391d6e0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x15391d4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380421d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fae910 .functor NMOS 1, L_0x1380421d0, L_0x142fb1670, C4<0>, C4<0>;
L_0x142fae9e0 .functor NMOS 1, L_0x142fae910, RS_0x15801cd80, C4<0>, C4<0>;
L_0x138042218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142faec10 .functor PMOS 1, L_0x138042218, RS_0x15801cd80, C4<0>, C4<0>;
L_0x138042260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142faed00 .functor PMOS 1, L_0x138042260, L_0x142fb1670, C4<0>, C4<0>;
v0x15391d910_0 .net/2s *"_ivl_0", 0 0, L_0x1380421d0;  1 drivers
v0x15391d9d0_0 .net/2s *"_ivl_2", 0 0, L_0x138042218;  1 drivers
v0x15391da80_0 .net/2s *"_ivl_4", 0 0, L_0x138042260;  1 drivers
v0x15391db40_0 .net8 "a", 0 0, RS_0x15801cd80;  alias, 3 drivers, strength-aware
v0x15391dbe0_0 .net "b", 0 0, L_0x142fb1670;  alias, 1 drivers
v0x15391dcf0_0 .net8 "o1", 0 0, L_0x142fae910;  1 drivers, strength-aware
v0x15391dd80_0 .net8 "out", 0 0, RS_0x15801cde0;  alias, 3 drivers, strength-aware
S_0x15391de40 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x15391d4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380422a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142faedd0 .functor NMOS 1, L_0x1380422a8, RS_0x15801cde0, C4<0>, C4<0>;
L_0x142faeec0 .functor NMOS 1, L_0x142faedd0, RS_0x15801cde0, C4<0>, C4<0>;
L_0x1380422f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142faf070 .functor PMOS 1, L_0x1380422f0, RS_0x15801cde0, C4<0>, C4<0>;
L_0x138042338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142faf120 .functor PMOS 1, L_0x138042338, RS_0x15801cde0, C4<0>, C4<0>;
v0x15391e060_0 .net/2s *"_ivl_0", 0 0, L_0x1380422a8;  1 drivers
v0x15391e110_0 .net/2s *"_ivl_2", 0 0, L_0x1380422f0;  1 drivers
v0x15391e1c0_0 .net/2s *"_ivl_4", 0 0, L_0x138042338;  1 drivers
v0x15391e280_0 .net8 "a", 0 0, RS_0x15801cde0;  alias, 3 drivers, strength-aware
v0x15391e330_0 .net8 "b", 0 0, RS_0x15801cde0;  alias, 3 drivers, strength-aware
v0x15391e440_0 .net8 "o1", 0 0, L_0x142faedd0;  1 drivers, strength-aware
v0x15391e4d0_0 .net8 "out", 0 0, RS_0x15801cf60;  alias, 3 drivers, strength-aware
S_0x15391e830 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x15391bf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x15391f210_0 .net8 "a", 0 0, RS_0x15801c2d0;  alias, 3 drivers, strength-aware
v0x15391f2a0_0 .net8 "out", 0 0, RS_0x15801cd80;  alias, 3 drivers, strength-aware
S_0x15391ea20 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x15391e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fad890 .functor NMOS 1, L_0x138041e70, RS_0x15801c2d0, C4<0>, C4<0>;
L_0x142fad960 .functor NMOS 1, L_0x142fad890, RS_0x15801c2d0, C4<0>, C4<0>;
L_0x138041eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fada10 .functor PMOS 1, L_0x138041eb8, RS_0x15801c2d0, C4<0>, C4<0>;
L_0x138041f00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fadb00 .functor PMOS 1, L_0x138041f00, RS_0x15801c2d0, C4<0>, C4<0>;
v0x15391ec60_0 .net/2s *"_ivl_0", 0 0, L_0x138041e70;  1 drivers
v0x15391ed20_0 .net/2s *"_ivl_2", 0 0, L_0x138041eb8;  1 drivers
v0x15391edd0_0 .net/2s *"_ivl_4", 0 0, L_0x138041f00;  1 drivers
v0x15391ee90_0 .net8 "a", 0 0, RS_0x15801c2d0;  alias, 3 drivers, strength-aware
v0x15391f020_0 .net8 "b", 0 0, RS_0x15801c2d0;  alias, 3 drivers, strength-aware
v0x15391f0f0_0 .net8 "o1", 0 0, L_0x142fad890;  1 drivers, strength-aware
v0x15391f180_0 .net8 "out", 0 0, RS_0x15801cd80;  alias, 3 drivers, strength-aware
S_0x15391f330 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x15391bf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x15391fcb0_0 .net "a", 0 0, L_0x142fb1670;  alias, 1 drivers
v0x15391fd50_0 .net8 "out", 0 0, RS_0x15801c9c0;  alias, 3 drivers, strength-aware
S_0x15391f520 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x15391f330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fadbd0 .functor NMOS 1, L_0x138041f48, L_0x142fb1670, C4<0>, C4<0>;
L_0x142fadcc0 .functor NMOS 1, L_0x142fadbd0, L_0x142fb1670, C4<0>, C4<0>;
L_0x138041f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fadd70 .functor PMOS 1, L_0x138041f90, L_0x142fb1670, C4<0>, C4<0>;
L_0x138041fd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fade60 .functor PMOS 1, L_0x138041fd8, L_0x142fb1670, C4<0>, C4<0>;
v0x15391f760_0 .net/2s *"_ivl_0", 0 0, L_0x138041f48;  1 drivers
v0x15391f820_0 .net/2s *"_ivl_2", 0 0, L_0x138041f90;  1 drivers
v0x15391f8d0_0 .net/2s *"_ivl_4", 0 0, L_0x138041fd8;  1 drivers
v0x15391f990_0 .net "a", 0 0, L_0x142fb1670;  alias, 1 drivers
v0x15391faa0_0 .net "b", 0 0, L_0x142fb1670;  alias, 1 drivers
v0x15391fb30_0 .net8 "o1", 0 0, L_0x142fadbd0;  1 drivers, strength-aware
v0x15391fbd0_0 .net8 "out", 0 0, RS_0x15801c9c0;  alias, 3 drivers, strength-aware
S_0x15391fdf0 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x15391bf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153921600_0 .net8 "a", 0 0, RS_0x15801cba0;  alias, 3 drivers, strength-aware
v0x153921720_0 .net8 "b", 0 0, RS_0x15801cf60;  alias, 3 drivers, strength-aware
RS_0x15801d4d0 .resolv tri, L_0x142faf3a0, L_0x142faf450, L_0x142faf5c0;
v0x153921830_0 .net8 "nand_out1", 0 0, RS_0x15801d4d0;  3 drivers, strength-aware
RS_0x15801d650 .resolv tri, L_0x142faf780, L_0x142faf830, L_0x142faf9a0;
v0x1539218c0_0 .net8 "nand_out2", 0 0, RS_0x15801d650;  3 drivers, strength-aware
v0x153921990_0 .net8 "out", 0 0, RS_0x15801d7d0;  alias, 3 drivers, strength-aware
S_0x153920040 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x15391fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138042380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142faf2d0 .functor NMOS 1, L_0x138042380, RS_0x15801cba0, C4<0>, C4<0>;
L_0x142faf3a0 .functor NMOS 1, L_0x142faf2d0, RS_0x15801cba0, C4<0>, C4<0>;
L_0x1380423c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142faf450 .functor PMOS 1, L_0x1380423c8, RS_0x15801cba0, C4<0>, C4<0>;
L_0x138042410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142faf5c0 .functor PMOS 1, L_0x138042410, RS_0x15801cba0, C4<0>, C4<0>;
v0x153920270_0 .net/2s *"_ivl_0", 0 0, L_0x138042380;  1 drivers
v0x153920330_0 .net/2s *"_ivl_2", 0 0, L_0x1380423c8;  1 drivers
v0x1539203e0_0 .net/2s *"_ivl_4", 0 0, L_0x138042410;  1 drivers
v0x1539204a0_0 .net8 "a", 0 0, RS_0x15801cba0;  alias, 3 drivers, strength-aware
v0x153920570_0 .net8 "b", 0 0, RS_0x15801cba0;  alias, 3 drivers, strength-aware
v0x153920640_0 .net8 "o1", 0 0, L_0x142faf2d0;  1 drivers, strength-aware
v0x1539206d0_0 .net8 "out", 0 0, RS_0x15801d4d0;  alias, 3 drivers, strength-aware
S_0x153920790 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x15391fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138042458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142faf690 .functor NMOS 1, L_0x138042458, RS_0x15801cf60, C4<0>, C4<0>;
L_0x142faf780 .functor NMOS 1, L_0x142faf690, RS_0x15801cf60, C4<0>, C4<0>;
L_0x1380424a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142faf830 .functor PMOS 1, L_0x1380424a0, RS_0x15801cf60, C4<0>, C4<0>;
L_0x1380424e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142faf9a0 .functor PMOS 1, L_0x1380424e8, RS_0x15801cf60, C4<0>, C4<0>;
v0x1539209b0_0 .net/2s *"_ivl_0", 0 0, L_0x138042458;  1 drivers
v0x153920a60_0 .net/2s *"_ivl_2", 0 0, L_0x1380424a0;  1 drivers
v0x153920b10_0 .net/2s *"_ivl_4", 0 0, L_0x1380424e8;  1 drivers
v0x153920bd0_0 .net8 "a", 0 0, RS_0x15801cf60;  alias, 3 drivers, strength-aware
v0x153920ca0_0 .net8 "b", 0 0, RS_0x15801cf60;  alias, 3 drivers, strength-aware
v0x153920d70_0 .net8 "o1", 0 0, L_0x142faf690;  1 drivers, strength-aware
v0x153920e00_0 .net8 "out", 0 0, RS_0x15801d650;  alias, 3 drivers, strength-aware
S_0x153920ec0 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x15391fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138042530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fafa70 .functor NMOS 1, L_0x138042530, RS_0x15801d650, C4<0>, C4<0>;
L_0x142fafb60 .functor NMOS 1, L_0x142fafa70, RS_0x15801d4d0, C4<0>, C4<0>;
L_0x138042578 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fafc10 .functor PMOS 1, L_0x138042578, RS_0x15801d4d0, C4<0>, C4<0>;
L_0x1380425c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fafd00 .functor PMOS 1, L_0x1380425c0, RS_0x15801d650, C4<0>, C4<0>;
v0x1539210f0_0 .net/2s *"_ivl_0", 0 0, L_0x138042530;  1 drivers
v0x1539211a0_0 .net/2s *"_ivl_2", 0 0, L_0x138042578;  1 drivers
v0x153921250_0 .net/2s *"_ivl_4", 0 0, L_0x1380425c0;  1 drivers
v0x153921310_0 .net8 "a", 0 0, RS_0x15801d4d0;  alias, 3 drivers, strength-aware
v0x1539213c0_0 .net8 "b", 0 0, RS_0x15801d650;  alias, 3 drivers, strength-aware
v0x153921490_0 .net8 "o1", 0 0, L_0x142fafa70;  1 drivers, strength-aware
v0x153921520_0 .net8 "out", 0 0, RS_0x15801d7d0;  alias, 3 drivers, strength-aware
S_0x1539222d0 .scope module, "or_gate" "Or" 5 7, 7 9 0, S_0x153912db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153923a80_0 .net8 "a", 0 0, RS_0x15801b2e0;  alias, 3 drivers, strength-aware
v0x153923b20_0 .net8 "b", 0 0, RS_0x15801c7e0;  alias, 3 drivers, strength-aware
RS_0x15801db30 .resolv tri, L_0x142fb0980, L_0x142fb0a30, L_0x142fb0ba0;
v0x153923bc0_0 .net8 "nand_out1", 0 0, RS_0x15801db30;  3 drivers, strength-aware
RS_0x15801dcb0 .resolv tri, L_0x142fb0d60, L_0x142fb0e10, L_0x142fb0f80;
v0x153923c90_0 .net8 "nand_out2", 0 0, RS_0x15801dcb0;  3 drivers, strength-aware
v0x153923d60_0 .net8 "out", 0 0, RS_0x15801de30;  alias, 3 drivers, strength-aware
S_0x153922490 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x1539222d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380427b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb08b0 .functor NMOS 1, L_0x1380427b8, RS_0x15801b2e0, C4<0>, C4<0>;
L_0x142fb0980 .functor NMOS 1, L_0x142fb08b0, RS_0x15801b2e0, C4<0>, C4<0>;
L_0x138042800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb0a30 .functor PMOS 1, L_0x138042800, RS_0x15801b2e0, C4<0>, C4<0>;
L_0x138042848 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb0ba0 .functor PMOS 1, L_0x138042848, RS_0x15801b2e0, C4<0>, C4<0>;
v0x1539226c0_0 .net/2s *"_ivl_0", 0 0, L_0x1380427b8;  1 drivers
v0x153922770_0 .net/2s *"_ivl_2", 0 0, L_0x138042800;  1 drivers
v0x153922820_0 .net/2s *"_ivl_4", 0 0, L_0x138042848;  1 drivers
v0x1539228e0_0 .net8 "a", 0 0, RS_0x15801b2e0;  alias, 3 drivers, strength-aware
v0x153922970_0 .net8 "b", 0 0, RS_0x15801b2e0;  alias, 3 drivers, strength-aware
v0x153922ac0_0 .net8 "o1", 0 0, L_0x142fb08b0;  1 drivers, strength-aware
v0x153922b50_0 .net8 "out", 0 0, RS_0x15801db30;  alias, 3 drivers, strength-aware
S_0x153922c30 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x1539222d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138042890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb0c70 .functor NMOS 1, L_0x138042890, RS_0x15801c7e0, C4<0>, C4<0>;
L_0x142fb0d60 .functor NMOS 1, L_0x142fb0c70, RS_0x15801c7e0, C4<0>, C4<0>;
L_0x1380428d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb0e10 .functor PMOS 1, L_0x1380428d8, RS_0x15801c7e0, C4<0>, C4<0>;
L_0x138042920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb0f80 .functor PMOS 1, L_0x138042920, RS_0x15801c7e0, C4<0>, C4<0>;
v0x153922e40_0 .net/2s *"_ivl_0", 0 0, L_0x138042890;  1 drivers
v0x153922ed0_0 .net/2s *"_ivl_2", 0 0, L_0x1380428d8;  1 drivers
v0x153922f70_0 .net/2s *"_ivl_4", 0 0, L_0x138042920;  1 drivers
v0x153923030_0 .net8 "a", 0 0, RS_0x15801c7e0;  alias, 3 drivers, strength-aware
v0x1539230c0_0 .net8 "b", 0 0, RS_0x15801c7e0;  alias, 3 drivers, strength-aware
v0x153923210_0 .net8 "o1", 0 0, L_0x142fb0c70;  1 drivers, strength-aware
v0x1539232a0_0 .net8 "out", 0 0, RS_0x15801dcb0;  alias, 3 drivers, strength-aware
S_0x153923380 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x1539222d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138042968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb1050 .functor NMOS 1, L_0x138042968, RS_0x15801dcb0, C4<0>, C4<0>;
L_0x142fb1140 .functor NMOS 1, L_0x142fb1050, RS_0x15801db30, C4<0>, C4<0>;
L_0x1380429b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb11f0 .functor PMOS 1, L_0x1380429b0, RS_0x15801db30, C4<0>, C4<0>;
L_0x1380429f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb1360 .functor PMOS 1, L_0x1380429f8, RS_0x15801dcb0, C4<0>, C4<0>;
v0x153923590_0 .net/2s *"_ivl_0", 0 0, L_0x138042968;  1 drivers
v0x153923620_0 .net/2s *"_ivl_2", 0 0, L_0x1380429b0;  1 drivers
v0x1539236d0_0 .net/2s *"_ivl_4", 0 0, L_0x1380429f8;  1 drivers
v0x153923790_0 .net8 "a", 0 0, RS_0x15801db30;  alias, 3 drivers, strength-aware
v0x153923840_0 .net8 "b", 0 0, RS_0x15801dcb0;  alias, 3 drivers, strength-aware
v0x153923910_0 .net8 "o1", 0 0, L_0x142fb1050;  1 drivers, strength-aware
v0x1539239a0_0 .net8 "out", 0 0, RS_0x15801de30;  alias, 3 drivers, strength-aware
S_0x1539243e0 .scope module, "fa10" "FullAdder" 4 24, 5 3 0, S_0x152e13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x142f18db0_0 .net "a", 0 0, L_0x142fe5230;  1 drivers
v0x142f18e40_0 .net "b", 0 0, L_0x142fe52d0;  1 drivers
RS_0x15801e310 .resolv tri, L_0x142fe18e0, L_0x142fe1a90, L_0x142f17c00;
v0x142f18ed0_0 .net8 "carry1", 0 0, RS_0x15801e310;  3 drivers, strength-aware
RS_0x15801f810 .resolv tri, L_0x142fe43f0, L_0x142fe45a0, L_0x142f18280;
v0x142f18f60_0 .net8 "carry2", 0 0, RS_0x15801f810;  3 drivers, strength-aware
v0x142f18ff0_0 .net "cin", 0 0, L_0x142fe5470;  1 drivers
v0x142f190c0_0 .net8 "cout", 0 0, RS_0x158020e60;  3 drivers, strength-aware
v0x142f19190_0 .net8 "sum", 0 0, RS_0x158020800;  3 drivers, strength-aware
RS_0x15801f300 .resolv tri, L_0x142fe0eb0, L_0x142fe0f60, L_0x142fe1050;
v0x142f192a0_0 .net8 "sum1", 0 0, RS_0x15801f300;  3 drivers, strength-aware
S_0x153924620 .scope module, "ha1" "HalfAdder" 5 5, 6 3 0, S_0x1539243e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x142f10420_0 .net "a", 0 0, L_0x142fe5230;  alias, 1 drivers
v0x142f105b0_0 .net "b", 0 0, L_0x142fe52d0;  alias, 1 drivers
v0x142f10740_0 .net8 "carry", 0 0, RS_0x15801e310;  alias, 3 drivers, strength-aware
v0x142f107d0_0 .net8 "sum", 0 0, RS_0x15801f300;  alias, 3 drivers, strength-aware
S_0x153924840 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x153924620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x152fca260_0 .net "a", 0 0, L_0x142fe5230;  alias, 1 drivers
v0x152fb4e10_0 .net "b", 0 0, L_0x142fe52d0;  alias, 1 drivers
RS_0x15801e190 .resolv tri, L_0x142f10680, L_0x142f104b0, L_0x142fe1760;
v0x152fb4a80_0 .net8 "nand_out", 0 0, RS_0x15801e190;  3 drivers, strength-aware
v0x152f06e40_0 .net8 "out", 0 0, RS_0x15801e310;  alias, 3 drivers, strength-aware
S_0x153924a70 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153924840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804da98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142f14600 .functor NMOS 1, L_0x13804da98, L_0x142fe52d0, C4<0>, C4<0>;
L_0x142f10680 .functor NMOS 1, L_0x142f14600, L_0x142fe5230, C4<0>, C4<0>;
L_0x13804dae0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f104b0 .functor PMOS 1, L_0x13804dae0, L_0x142fe5230, C4<0>, C4<0>;
L_0x13804db28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe1760 .functor PMOS 1, L_0x13804db28, L_0x142fe52d0, C4<0>, C4<0>;
v0x153924cb0_0 .net/2s *"_ivl_0", 0 0, L_0x13804da98;  1 drivers
v0x153924d70_0 .net/2s *"_ivl_2", 0 0, L_0x13804dae0;  1 drivers
v0x152fe05a0_0 .net/2s *"_ivl_4", 0 0, L_0x13804db28;  1 drivers
v0x152fcaa90_0 .net "a", 0 0, L_0x142fe5230;  alias, 1 drivers
v0x152fb4f80_0 .net "b", 0 0, L_0x142fe52d0;  alias, 1 drivers
v0x152f9f450_0 .net8 "o1", 0 0, L_0x142f14600;  1 drivers, strength-aware
v0x152f89920_0 .net8 "out", 0 0, RS_0x15801e190;  alias, 3 drivers, strength-aware
S_0x152fb52a0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153924840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804db70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe1810 .functor NMOS 1, L_0x13804db70, RS_0x15801e190, C4<0>, C4<0>;
L_0x142fe18e0 .functor NMOS 1, L_0x142fe1810, RS_0x15801e190, C4<0>, C4<0>;
L_0x13804dbb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe1a90 .functor PMOS 1, L_0x13804dbb8, RS_0x15801e190, C4<0>, C4<0>;
L_0x13804dc00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f17c00 .functor PMOS 1, L_0x13804dc00, RS_0x15801e190, C4<0>, C4<0>;
v0x152fb5410_0 .net/2s *"_ivl_0", 0 0, L_0x13804db70;  1 drivers
v0x152f73df0_0 .net/2s *"_ivl_2", 0 0, L_0x13804dbb8;  1 drivers
v0x152f5e2e0_0 .net/2s *"_ivl_4", 0 0, L_0x13804dc00;  1 drivers
v0x152f487d0_0 .net8 "a", 0 0, RS_0x15801e190;  alias, 3 drivers, strength-aware
v0x152f32cc0_0 .net8 "b", 0 0, RS_0x15801e190;  alias, 3 drivers, strength-aware
v0x152f1d1b0_0 .net8 "o1", 0 0, L_0x142fe1810;  1 drivers, strength-aware
v0x152ff6090_0 .net8 "out", 0 0, RS_0x15801e310;  alias, 3 drivers, strength-aware
S_0x152f9f770 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x153924620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x152fe06a0_0 .net "a", 0 0, L_0x142fe5230;  alias, 1 drivers
RS_0x15801e6d0 .resolv tri, L_0x142fdfad0, L_0x142fdfc80, L_0x142fdfd10;
v0x152fe0730_0 .net8 "and1_out", 0 0, RS_0x15801e6d0;  3 drivers, strength-aware
RS_0x15801ea90 .resolv tri, L_0x142fe0350, L_0x142fe0500, L_0x142fe0590;
v0x152fcab90_0 .net8 "and2_out", 0 0, RS_0x15801ea90;  3 drivers, strength-aware
v0x152fcac20_0 .net "b", 0 0, L_0x142fe52d0;  alias, 1 drivers
RS_0x15801e8b0 .resolv tri, L_0x142fdede0, L_0x142fdf0f0, L_0x142fdf1a0;
v0x142f10170_0 .net8 "not_a", 0 0, RS_0x15801e8b0;  3 drivers, strength-aware
RS_0x15801e4f0 .resolv tri, L_0x142fdf360, L_0x142fdf410, L_0x142fdf500;
v0x142f10280_0 .net8 "not_b", 0 0, RS_0x15801e4f0;  3 drivers, strength-aware
v0x142f10390_0 .net8 "out", 0 0, RS_0x15801f300;  alias, 3 drivers, strength-aware
S_0x152f89c40 .scope module, "and1" "And" 7 30, 7 3 0, S_0x152f9f770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x152ff5bb0_0 .net "a", 0 0, L_0x142fe5230;  alias, 1 drivers
v0x152ff5880_0 .net8 "b", 0 0, RS_0x15801e4f0;  alias, 3 drivers, strength-aware
RS_0x15801e550 .resolv tri, L_0x142f10310, L_0x142fdf820, L_0x142fdf910;
v0x152fe0430_0 .net8 "nand_out", 0 0, RS_0x15801e550;  3 drivers, strength-aware
v0x152fe00a0_0 .net8 "out", 0 0, RS_0x15801e6d0;  alias, 3 drivers, strength-aware
S_0x152f74130 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x152f89c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804d4b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fdf5d0 .functor NMOS 1, L_0x13804d4b0, RS_0x15801e4f0, C4<0>, C4<0>;
L_0x142f10310 .functor NMOS 1, L_0x142fdf5d0, L_0x142fe5230, C4<0>, C4<0>;
L_0x13804d4f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdf820 .functor PMOS 1, L_0x13804d4f8, L_0x142fe5230, C4<0>, C4<0>;
L_0x13804d540 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdf910 .functor PMOS 1, L_0x13804d540, RS_0x15801e4f0, C4<0>, C4<0>;
v0x152f742a0_0 .net/2s *"_ivl_0", 0 0, L_0x13804d4b0;  1 drivers
v0x152f89db0_0 .net/2s *"_ivl_2", 0 0, L_0x13804d4f8;  1 drivers
v0x152f9f8e0_0 .net/2s *"_ivl_4", 0 0, L_0x13804d540;  1 drivers
v0x152fb4750_0 .net "a", 0 0, L_0x142fe5230;  alias, 1 drivers
v0x152f9ef70_0 .net8 "b", 0 0, RS_0x15801e4f0;  alias, 3 drivers, strength-aware
v0x152f9ec40_0 .net8 "o1", 0 0, L_0x142fdf5d0;  1 drivers, strength-aware
v0x152f89130_0 .net8 "out", 0 0, RS_0x15801e550;  alias, 3 drivers, strength-aware
S_0x152f5e620 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x152f89c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804d588 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fdf9e0 .functor NMOS 1, L_0x13804d588, RS_0x15801e550, C4<0>, C4<0>;
L_0x142fdfad0 .functor NMOS 1, L_0x142fdf9e0, RS_0x15801e550, C4<0>, C4<0>;
L_0x13804d5d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdfc80 .functor PMOS 1, L_0x13804d5d0, RS_0x15801e550, C4<0>, C4<0>;
L_0x13804d618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdfd10 .functor PMOS 1, L_0x13804d618, RS_0x15801e550, C4<0>, C4<0>;
v0x152f5e790_0 .net/2s *"_ivl_0", 0 0, L_0x13804d588;  1 drivers
v0x152f73620_0 .net/2s *"_ivl_2", 0 0, L_0x13804d5d0;  1 drivers
v0x152f5db10_0 .net/2s *"_ivl_4", 0 0, L_0x13804d618;  1 drivers
v0x152f48000_0 .net8 "a", 0 0, RS_0x15801e550;  alias, 3 drivers, strength-aware
v0x152f324f0_0 .net8 "b", 0 0, RS_0x15801e550;  alias, 3 drivers, strength-aware
v0x152f1c9e0_0 .net8 "o1", 0 0, L_0x142fdf9e0;  1 drivers, strength-aware
v0x152ff5f40_0 .net8 "out", 0 0, RS_0x15801e6d0;  alias, 3 drivers, strength-aware
S_0x152f48b10 .scope module, "and2" "And" 7 31, 7 3 0, S_0x152f9f770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x152f9f2b0_0 .net8 "a", 0 0, RS_0x15801e8b0;  alias, 3 drivers, strength-aware
v0x152f9f340_0 .net "b", 0 0, L_0x142fe52d0;  alias, 1 drivers
RS_0x15801e910 .resolv tri, L_0x142fdff30, L_0x142fe0120, L_0x142fe01b0;
v0x152f89a20_0 .net8 "nand_out", 0 0, RS_0x15801e910;  3 drivers, strength-aware
v0x152f89ab0_0 .net8 "out", 0 0, RS_0x15801ea90;  alias, 3 drivers, strength-aware
S_0x152f33000 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x152f48b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804d660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fdfe80 .functor NMOS 1, L_0x13804d660, L_0x142fe52d0, C4<0>, C4<0>;
L_0x142fdff30 .functor NMOS 1, L_0x142fdfe80, RS_0x15801e8b0, C4<0>, C4<0>;
L_0x13804d6a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe0120 .functor PMOS 1, L_0x13804d6a8, RS_0x15801e8b0, C4<0>, C4<0>;
L_0x13804d6f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe01b0 .functor PMOS 1, L_0x13804d6f0, L_0x142fe52d0, C4<0>, C4<0>;
v0x152f33170_0 .net/2s *"_ivl_0", 0 0, L_0x13804d660;  1 drivers
v0x152f48c80_0 .net/2s *"_ivl_2", 0 0, L_0x13804d6a8;  1 drivers
v0x152f07120_0 .net/2s *"_ivl_4", 0 0, L_0x13804d6f0;  1 drivers
v0x152fdfd70_0 .net8 "a", 0 0, RS_0x15801e8b0;  alias, 3 drivers, strength-aware
v0x152fca920_0 .net "b", 0 0, L_0x142fe52d0;  alias, 1 drivers
v0x152fca590_0 .net8 "o1", 0 0, L_0x142fdfe80;  1 drivers, strength-aware
v0x142f0fab0_0 .net8 "out", 0 0, RS_0x15801e910;  alias, 3 drivers, strength-aware
S_0x152f1d4f0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x152f48b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804d738 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe0260 .functor NMOS 1, L_0x13804d738, RS_0x15801e910, C4<0>, C4<0>;
L_0x142fe0350 .functor NMOS 1, L_0x142fe0260, RS_0x15801e910, C4<0>, C4<0>;
L_0x13804d780 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe0500 .functor PMOS 1, L_0x13804d780, RS_0x15801e910, C4<0>, C4<0>;
L_0x13804d7c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe0590 .functor PMOS 1, L_0x13804d7c8, RS_0x15801e910, C4<0>, C4<0>;
v0x152f1d660_0 .net/2s *"_ivl_0", 0 0, L_0x13804d738;  1 drivers
v0x142f0f750_0 .net/2s *"_ivl_2", 0 0, L_0x13804d780;  1 drivers
v0x142f0f3d0_0 .net/2s *"_ivl_4", 0 0, L_0x13804d7c8;  1 drivers
v0x152fb5080_0 .net8 "a", 0 0, RS_0x15801e910;  alias, 3 drivers, strength-aware
v0x152fb5110_0 .net8 "b", 0 0, RS_0x15801e910;  alias, 3 drivers, strength-aware
v0x152f9f550_0 .net8 "o1", 0 0, L_0x142fe0260;  1 drivers, strength-aware
v0x152f9f5e0_0 .net8 "out", 0 0, RS_0x15801ea90;  alias, 3 drivers, strength-aware
S_0x152f07940 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x152f9f770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x152f73fa0_0 .net "a", 0 0, L_0x142fe5230;  alias, 1 drivers
v0x152f73c70_0 .net8 "out", 0 0, RS_0x15801e8b0;  alias, 3 drivers, strength-aware
S_0x152ff63d0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x152f07940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804d300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd8730 .functor NMOS 1, L_0x13804d300, L_0x142fe5230, C4<0>, C4<0>;
L_0x142fdede0 .functor NMOS 1, L_0x142fd8730, L_0x142fe5230, C4<0>, C4<0>;
L_0x13804d348 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdf0f0 .functor PMOS 1, L_0x13804d348, L_0x142fe5230, C4<0>, C4<0>;
L_0x13804d390 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdf1a0 .functor PMOS 1, L_0x13804d390, L_0x142fe5230, C4<0>, C4<0>;
v0x152ff6540_0 .net/2s *"_ivl_0", 0 0, L_0x13804d300;  1 drivers
v0x152f07ab0_0 .net/2s *"_ivl_2", 0 0, L_0x13804d348;  1 drivers
v0x152f89780_0 .net/2s *"_ivl_4", 0 0, L_0x13804d390;  1 drivers
v0x152f89810_0 .net "a", 0 0, L_0x142fe5230;  alias, 1 drivers
v0x152f89410_0 .net "b", 0 0, L_0x142fe5230;  alias, 1 drivers
v0x152f894a0_0 .net8 "o1", 0 0, L_0x142fd8730;  1 drivers, strength-aware
v0x152f73f10_0 .net8 "out", 0 0, RS_0x15801e8b0;  alias, 3 drivers, strength-aware
S_0x152fe08c0 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x152f9f770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x152f5e160_0 .net "a", 0 0, L_0x142fe52d0;  alias, 1 drivers
v0x152f5e1f0_0 .net8 "out", 0 0, RS_0x15801e4f0;  alias, 3 drivers, strength-aware
S_0x152fcadb0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x152fe08c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804d3d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fdf270 .functor NMOS 1, L_0x13804d3d8, L_0x142fe52d0, C4<0>, C4<0>;
L_0x142fdf360 .functor NMOS 1, L_0x142fdf270, L_0x142fe52d0, C4<0>, C4<0>;
L_0x13804d420 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdf410 .functor PMOS 1, L_0x13804d420, L_0x142fe52d0, C4<0>, C4<0>;
L_0x13804d468 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdf500 .functor PMOS 1, L_0x13804d468, L_0x142fe52d0, C4<0>, C4<0>;
v0x152fcaf20_0 .net/2s *"_ivl_0", 0 0, L_0x13804d3d8;  1 drivers
v0x152fe0a30_0 .net/2s *"_ivl_2", 0 0, L_0x13804d420;  1 drivers
v0x152f73d00_0 .net/2s *"_ivl_4", 0 0, L_0x13804d468;  1 drivers
v0x152f73900_0 .net "a", 0 0, L_0x142fe52d0;  alias, 1 drivers
v0x152f73990_0 .net "b", 0 0, L_0x142fe52d0;  alias, 1 drivers
v0x152f5e400_0 .net8 "o1", 0 0, L_0x142fdf270;  1 drivers, strength-aware
v0x152f5e490_0 .net8 "out", 0 0, RS_0x15801e4f0;  alias, 3 drivers, strength-aware
S_0x152f07600 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x152f9f770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x152f1ccc0_0 .net8 "a", 0 0, RS_0x15801e6d0;  alias, 3 drivers, strength-aware
v0x152f1cd50_0 .net8 "b", 0 0, RS_0x15801ea90;  alias, 3 drivers, strength-aware
RS_0x15801f000 .resolv tri, L_0x142fe07b0, L_0x142fe0860, L_0x142fe09b0;
v0x152f07480_0 .net8 "nand_out1", 0 0, RS_0x15801f000;  3 drivers, strength-aware
RS_0x15801f180 .resolv tri, L_0x142fe0b30, L_0x142fe0be0, L_0x142fe0d30;
v0x152f07510_0 .net8 "nand_out2", 0 0, RS_0x15801f180;  3 drivers, strength-aware
v0x152ff61b0_0 .net8 "out", 0 0, RS_0x15801f300;  alias, 3 drivers, strength-aware
S_0x142f0fbf0 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x152f07600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804d810 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe0700 .functor NMOS 1, L_0x13804d810, RS_0x15801e6d0, C4<0>, C4<0>;
L_0x142fe07b0 .functor NMOS 1, L_0x142fe0700, RS_0x15801e6d0, C4<0>, C4<0>;
L_0x13804d858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe0860 .functor PMOS 1, L_0x13804d858, RS_0x15801e6d0, C4<0>, C4<0>;
L_0x13804d8a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe09b0 .functor PMOS 1, L_0x13804d8a0, RS_0x15801e6d0, C4<0>, C4<0>;
v0x152f07770_0 .net/2s *"_ivl_0", 0 0, L_0x13804d810;  1 drivers
v0x152f5ddf0_0 .net/2s *"_ivl_2", 0 0, L_0x13804d858;  1 drivers
v0x152f5de80_0 .net/2s *"_ivl_4", 0 0, L_0x13804d8a0;  1 drivers
v0x152f488f0_0 .net8 "a", 0 0, RS_0x15801e6d0;  alias, 3 drivers, strength-aware
v0x152f48980_0 .net8 "b", 0 0, RS_0x15801e6d0;  alias, 3 drivers, strength-aware
v0x152f48650_0 .net8 "o1", 0 0, L_0x142fe0700;  1 drivers, strength-aware
v0x152f486e0_0 .net8 "out", 0 0, RS_0x15801f000;  alias, 3 drivers, strength-aware
S_0x142f0fd60 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x152f07600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804d8e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe0a60 .functor NMOS 1, L_0x13804d8e8, RS_0x15801ea90, C4<0>, C4<0>;
L_0x142fe0b30 .functor NMOS 1, L_0x142fe0a60, RS_0x15801ea90, C4<0>, C4<0>;
L_0x13804d930 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe0be0 .functor PMOS 1, L_0x13804d930, RS_0x15801ea90, C4<0>, C4<0>;
L_0x13804d978 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe0d30 .functor PMOS 1, L_0x13804d978, RS_0x15801ea90, C4<0>, C4<0>;
v0x152f482e0_0 .net/2s *"_ivl_0", 0 0, L_0x13804d8e8;  1 drivers
v0x152f48370_0 .net/2s *"_ivl_2", 0 0, L_0x13804d930;  1 drivers
v0x152f32de0_0 .net/2s *"_ivl_4", 0 0, L_0x13804d978;  1 drivers
v0x152f32e70_0 .net8 "a", 0 0, RS_0x15801ea90;  alias, 3 drivers, strength-aware
v0x152f32b40_0 .net8 "b", 0 0, RS_0x15801ea90;  alias, 3 drivers, strength-aware
v0x152f32bd0_0 .net8 "o1", 0 0, L_0x142fe0a60;  1 drivers, strength-aware
v0x152f327d0_0 .net8 "out", 0 0, RS_0x15801f180;  alias, 3 drivers, strength-aware
S_0x142f0fed0 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x152f07600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804d9c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe0de0 .functor NMOS 1, L_0x13804d9c0, RS_0x15801f180, C4<0>, C4<0>;
L_0x142fe0eb0 .functor NMOS 1, L_0x142fe0de0, RS_0x15801f000, C4<0>, C4<0>;
L_0x13804da08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe0f60 .functor PMOS 1, L_0x13804da08, RS_0x15801f000, C4<0>, C4<0>;
L_0x13804da50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe1050 .functor PMOS 1, L_0x13804da50, RS_0x15801f180, C4<0>, C4<0>;
v0x152f32860_0 .net/2s *"_ivl_0", 0 0, L_0x13804d9c0;  1 drivers
v0x142f10040_0 .net/2s *"_ivl_2", 0 0, L_0x13804da08;  1 drivers
v0x142f100d0_0 .net/2s *"_ivl_4", 0 0, L_0x13804da50;  1 drivers
v0x152f1d2d0_0 .net8 "a", 0 0, RS_0x15801f000;  alias, 3 drivers, strength-aware
v0x152f1d360_0 .net8 "b", 0 0, RS_0x15801f180;  alias, 3 drivers, strength-aware
v0x152f1d030_0 .net8 "o1", 0 0, L_0x142fe0de0;  1 drivers, strength-aware
v0x152f1d0c0_0 .net8 "out", 0 0, RS_0x15801f300;  alias, 3 drivers, strength-aware
S_0x142f10860 .scope module, "ha2" "HalfAdder" 5 6, 6 3 0, S_0x1539243e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x142f171e0_0 .net8 "a", 0 0, RS_0x15801f300;  alias, 3 drivers, strength-aware
v0x142f17270_0 .net "b", 0 0, L_0x142fe5470;  alias, 1 drivers
v0x142f17400_0 .net8 "carry", 0 0, RS_0x15801f810;  alias, 3 drivers, strength-aware
v0x142f17490_0 .net8 "sum", 0 0, RS_0x158020800;  alias, 3 drivers, strength-aware
S_0x142f109d0 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x142f10860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f118e0_0 .net8 "a", 0 0, RS_0x15801f300;  alias, 3 drivers, strength-aware
v0x142f11970_0 .net "b", 0 0, L_0x142fe5470;  alias, 1 drivers
RS_0x15801f690 .resolv tri, L_0x142f17340, L_0x142fe4180, L_0x142fe4230;
v0x142f11a00_0 .net8 "nand_out", 0 0, RS_0x15801f690;  3 drivers, strength-aware
v0x142f11a90_0 .net8 "out", 0 0, RS_0x15801f810;  alias, 3 drivers, strength-aware
S_0x142f10be0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f109d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804e3e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe3e50 .functor NMOS 1, L_0x13804e3e0, L_0x142fe5470, C4<0>, C4<0>;
L_0x142f17340 .functor NMOS 1, L_0x142fe3e50, RS_0x15801f300, C4<0>, C4<0>;
L_0x13804e428 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe4180 .functor PMOS 1, L_0x13804e428, RS_0x15801f300, C4<0>, C4<0>;
L_0x13804e470 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe4230 .functor PMOS 1, L_0x13804e470, L_0x142fe5470, C4<0>, C4<0>;
v0x142f10df0_0 .net/2s *"_ivl_0", 0 0, L_0x13804e3e0;  1 drivers
v0x142f10e80_0 .net/2s *"_ivl_2", 0 0, L_0x13804e428;  1 drivers
v0x142f10f10_0 .net/2s *"_ivl_4", 0 0, L_0x13804e470;  1 drivers
v0x142f10fa0_0 .net8 "a", 0 0, RS_0x15801f300;  alias, 3 drivers, strength-aware
v0x142f110b0_0 .net "b", 0 0, L_0x142fe5470;  alias, 1 drivers
v0x142f11140_0 .net8 "o1", 0 0, L_0x142fe3e50;  1 drivers, strength-aware
v0x142f111d0_0 .net8 "out", 0 0, RS_0x15801f690;  alias, 3 drivers, strength-aware
S_0x142f11260 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f109d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804e4b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe4300 .functor NMOS 1, L_0x13804e4b8, RS_0x15801f690, C4<0>, C4<0>;
L_0x142fe43f0 .functor NMOS 1, L_0x142fe4300, RS_0x15801f690, C4<0>, C4<0>;
L_0x13804e500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe45a0 .functor PMOS 1, L_0x13804e500, RS_0x15801f690, C4<0>, C4<0>;
L_0x13804e548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f18280 .functor PMOS 1, L_0x13804e548, RS_0x15801f690, C4<0>, C4<0>;
v0x142f11470_0 .net/2s *"_ivl_0", 0 0, L_0x13804e4b8;  1 drivers
v0x142f11500_0 .net/2s *"_ivl_2", 0 0, L_0x13804e500;  1 drivers
v0x142f11590_0 .net/2s *"_ivl_4", 0 0, L_0x13804e548;  1 drivers
v0x142f11620_0 .net8 "a", 0 0, RS_0x15801f690;  alias, 3 drivers, strength-aware
v0x142f116b0_0 .net8 "b", 0 0, RS_0x15801f690;  alias, 3 drivers, strength-aware
v0x142f117c0_0 .net8 "o1", 0 0, L_0x142fe4300;  1 drivers, strength-aware
v0x142f11850_0 .net8 "out", 0 0, RS_0x15801f810;  alias, 3 drivers, strength-aware
S_0x142f11b20 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x142f10860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f16cb0_0 .net8 "a", 0 0, RS_0x15801f300;  alias, 3 drivers, strength-aware
RS_0x15801fbd0 .resolv tri, L_0x142fe2800, L_0x142fe29b0, L_0x142fe2a40;
v0x142f16d40_0 .net8 "and1_out", 0 0, RS_0x15801fbd0;  3 drivers, strength-aware
RS_0x15801ff90 .resolv tri, L_0x142fe3080, L_0x142fe3230, L_0x142fe32a0;
v0x142f16dd0_0 .net8 "and2_out", 0 0, RS_0x15801ff90;  3 drivers, strength-aware
v0x142f16e60_0 .net "b", 0 0, L_0x142fe5470;  alias, 1 drivers
RS_0x15801fdb0 .resolv tri, L_0x142fe1d50, L_0x142fe1e00, L_0x142fe1ef0;
v0x142f16ef0_0 .net8 "not_a", 0 0, RS_0x15801fdb0;  3 drivers, strength-aware
RS_0x15801f9f0 .resolv tri, L_0x142fe2090, L_0x142fe2140, L_0x142fe2230;
v0x142f17040_0 .net8 "not_b", 0 0, RS_0x15801f9f0;  3 drivers, strength-aware
v0x142f17150_0 .net8 "out", 0 0, RS_0x158020800;  alias, 3 drivers, strength-aware
S_0x142f11d30 .scope module, "and1" "And" 7 30, 7 3 0, S_0x142f11b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f12c00_0 .net8 "a", 0 0, RS_0x15801f300;  alias, 3 drivers, strength-aware
v0x142f12c90_0 .net8 "b", 0 0, RS_0x15801f9f0;  alias, 3 drivers, strength-aware
RS_0x15801fa50 .resolv tri, L_0x142f170d0, L_0x142fe2550, L_0x142fe2640;
v0x142f12d20_0 .net8 "nand_out", 0 0, RS_0x15801fa50;  3 drivers, strength-aware
v0x142f12db0_0 .net8 "out", 0 0, RS_0x15801fbd0;  alias, 3 drivers, strength-aware
S_0x142f11f40 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f11d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804ddf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe22e0 .functor NMOS 1, L_0x13804ddf8, RS_0x15801f9f0, C4<0>, C4<0>;
L_0x142f170d0 .functor NMOS 1, L_0x142fe22e0, RS_0x15801f300, C4<0>, C4<0>;
L_0x13804de40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe2550 .functor PMOS 1, L_0x13804de40, RS_0x15801f300, C4<0>, C4<0>;
L_0x13804de88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe2640 .functor PMOS 1, L_0x13804de88, RS_0x15801f9f0, C4<0>, C4<0>;
v0x142f12150_0 .net/2s *"_ivl_0", 0 0, L_0x13804ddf8;  1 drivers
v0x142f121e0_0 .net/2s *"_ivl_2", 0 0, L_0x13804de40;  1 drivers
v0x142f12270_0 .net/2s *"_ivl_4", 0 0, L_0x13804de88;  1 drivers
v0x142f12300_0 .net8 "a", 0 0, RS_0x15801f300;  alias, 3 drivers, strength-aware
v0x142f12390_0 .net8 "b", 0 0, RS_0x15801f9f0;  alias, 3 drivers, strength-aware
v0x142f12460_0 .net8 "o1", 0 0, L_0x142fe22e0;  1 drivers, strength-aware
v0x142f124f0_0 .net8 "out", 0 0, RS_0x15801fa50;  alias, 3 drivers, strength-aware
S_0x142f12580 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f11d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804ded0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe2710 .functor NMOS 1, L_0x13804ded0, RS_0x15801fa50, C4<0>, C4<0>;
L_0x142fe2800 .functor NMOS 1, L_0x142fe2710, RS_0x15801fa50, C4<0>, C4<0>;
L_0x13804df18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe29b0 .functor PMOS 1, L_0x13804df18, RS_0x15801fa50, C4<0>, C4<0>;
L_0x13804df60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe2a40 .functor PMOS 1, L_0x13804df60, RS_0x15801fa50, C4<0>, C4<0>;
v0x142f12790_0 .net/2s *"_ivl_0", 0 0, L_0x13804ded0;  1 drivers
v0x142f12820_0 .net/2s *"_ivl_2", 0 0, L_0x13804df18;  1 drivers
v0x142f128b0_0 .net/2s *"_ivl_4", 0 0, L_0x13804df60;  1 drivers
v0x142f12940_0 .net8 "a", 0 0, RS_0x15801fa50;  alias, 3 drivers, strength-aware
v0x142f129d0_0 .net8 "b", 0 0, RS_0x15801fa50;  alias, 3 drivers, strength-aware
v0x142f12ae0_0 .net8 "o1", 0 0, L_0x142fe2710;  1 drivers, strength-aware
v0x142f12b70_0 .net8 "out", 0 0, RS_0x15801fbd0;  alias, 3 drivers, strength-aware
S_0x142f12e40 .scope module, "and2" "And" 7 31, 7 3 0, S_0x142f11b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f13d50_0 .net8 "a", 0 0, RS_0x15801fdb0;  alias, 3 drivers, strength-aware
v0x142f13de0_0 .net "b", 0 0, L_0x142fe5470;  alias, 1 drivers
RS_0x15801fe10 .resolv tri, L_0x142fe2c60, L_0x142fe2e50, L_0x142fe2ee0;
v0x142f13e70_0 .net8 "nand_out", 0 0, RS_0x15801fe10;  3 drivers, strength-aware
v0x142f13f00_0 .net8 "out", 0 0, RS_0x15801ff90;  alias, 3 drivers, strength-aware
S_0x142f13050 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f12e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804dfa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe2bb0 .functor NMOS 1, L_0x13804dfa8, L_0x142fe5470, C4<0>, C4<0>;
L_0x142fe2c60 .functor NMOS 1, L_0x142fe2bb0, RS_0x15801fdb0, C4<0>, C4<0>;
L_0x13804dff0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe2e50 .functor PMOS 1, L_0x13804dff0, RS_0x15801fdb0, C4<0>, C4<0>;
L_0x13804e038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe2ee0 .functor PMOS 1, L_0x13804e038, L_0x142fe5470, C4<0>, C4<0>;
v0x142f13260_0 .net/2s *"_ivl_0", 0 0, L_0x13804dfa8;  1 drivers
v0x142f132f0_0 .net/2s *"_ivl_2", 0 0, L_0x13804dff0;  1 drivers
v0x142f13380_0 .net/2s *"_ivl_4", 0 0, L_0x13804e038;  1 drivers
v0x142f13410_0 .net8 "a", 0 0, RS_0x15801fdb0;  alias, 3 drivers, strength-aware
v0x142f134a0_0 .net "b", 0 0, L_0x142fe5470;  alias, 1 drivers
v0x142f135b0_0 .net8 "o1", 0 0, L_0x142fe2bb0;  1 drivers, strength-aware
v0x142f13640_0 .net8 "out", 0 0, RS_0x15801fe10;  alias, 3 drivers, strength-aware
S_0x142f136d0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f12e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804e080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe2f90 .functor NMOS 1, L_0x13804e080, RS_0x15801fe10, C4<0>, C4<0>;
L_0x142fe3080 .functor NMOS 1, L_0x142fe2f90, RS_0x15801fe10, C4<0>, C4<0>;
L_0x13804e0c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe3230 .functor PMOS 1, L_0x13804e0c8, RS_0x15801fe10, C4<0>, C4<0>;
L_0x13804e110 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe32a0 .functor PMOS 1, L_0x13804e110, RS_0x15801fe10, C4<0>, C4<0>;
v0x142f138e0_0 .net/2s *"_ivl_0", 0 0, L_0x13804e080;  1 drivers
v0x142f13970_0 .net/2s *"_ivl_2", 0 0, L_0x13804e0c8;  1 drivers
v0x142f13a00_0 .net/2s *"_ivl_4", 0 0, L_0x13804e110;  1 drivers
v0x142f13a90_0 .net8 "a", 0 0, RS_0x15801fe10;  alias, 3 drivers, strength-aware
v0x142f13b20_0 .net8 "b", 0 0, RS_0x15801fe10;  alias, 3 drivers, strength-aware
v0x142f13c30_0 .net8 "o1", 0 0, L_0x142fe2f90;  1 drivers, strength-aware
v0x142f13cc0_0 .net8 "out", 0 0, RS_0x15801ff90;  alias, 3 drivers, strength-aware
S_0x142f13f90 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x142f11b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f14890_0 .net8 "a", 0 0, RS_0x15801f300;  alias, 3 drivers, strength-aware
v0x142f14920_0 .net8 "out", 0 0, RS_0x15801fdb0;  alias, 3 drivers, strength-aware
S_0x142f14150 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f13f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804dc48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe1c60 .functor NMOS 1, L_0x13804dc48, RS_0x15801f300, C4<0>, C4<0>;
L_0x142fe1d50 .functor NMOS 1, L_0x142fe1c60, RS_0x15801f300, C4<0>, C4<0>;
L_0x13804dc90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe1e00 .functor PMOS 1, L_0x13804dc90, RS_0x15801f300, C4<0>, C4<0>;
L_0x13804dcd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe1ef0 .functor PMOS 1, L_0x13804dcd8, RS_0x15801f300, C4<0>, C4<0>;
v0x142f14360_0 .net/2s *"_ivl_0", 0 0, L_0x13804dc48;  1 drivers
v0x142f143f0_0 .net/2s *"_ivl_2", 0 0, L_0x13804dc90;  1 drivers
v0x142f14480_0 .net/2s *"_ivl_4", 0 0, L_0x13804dcd8;  1 drivers
v0x142f14510_0 .net8 "a", 0 0, RS_0x15801f300;  alias, 3 drivers, strength-aware
v0x142f146a0_0 .net8 "b", 0 0, RS_0x15801f300;  alias, 3 drivers, strength-aware
v0x142f14770_0 .net8 "o1", 0 0, L_0x142fe1c60;  1 drivers, strength-aware
v0x142f14800_0 .net8 "out", 0 0, RS_0x15801fdb0;  alias, 3 drivers, strength-aware
S_0x142f149b0 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x142f11b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f151f0_0 .net "a", 0 0, L_0x142fe5470;  alias, 1 drivers
v0x142f15280_0 .net8 "out", 0 0, RS_0x15801f9f0;  alias, 3 drivers, strength-aware
S_0x142f14b70 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f149b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804dd20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe1fa0 .functor NMOS 1, L_0x13804dd20, L_0x142fe5470, C4<0>, C4<0>;
L_0x142fe2090 .functor NMOS 1, L_0x142fe1fa0, L_0x142fe5470, C4<0>, C4<0>;
L_0x13804dd68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe2140 .functor PMOS 1, L_0x13804dd68, L_0x142fe5470, C4<0>, C4<0>;
L_0x13804ddb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe2230 .functor PMOS 1, L_0x13804ddb0, L_0x142fe5470, C4<0>, C4<0>;
v0x142f14d80_0 .net/2s *"_ivl_0", 0 0, L_0x13804dd20;  1 drivers
v0x142f14e10_0 .net/2s *"_ivl_2", 0 0, L_0x13804dd68;  1 drivers
v0x142f14ea0_0 .net/2s *"_ivl_4", 0 0, L_0x13804ddb0;  1 drivers
v0x142f14f30_0 .net "a", 0 0, L_0x142fe5470;  alias, 1 drivers
v0x142f15040_0 .net "b", 0 0, L_0x142fe5470;  alias, 1 drivers
v0x142f150d0_0 .net8 "o1", 0 0, L_0x142fe1fa0;  1 drivers, strength-aware
v0x142f15160_0 .net8 "out", 0 0, RS_0x15801f9f0;  alias, 3 drivers, strength-aware
S_0x142f15310 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x142f11b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f168a0_0 .net8 "a", 0 0, RS_0x15801fbd0;  alias, 3 drivers, strength-aware
v0x142f169b0_0 .net8 "b", 0 0, RS_0x15801ff90;  alias, 3 drivers, strength-aware
RS_0x158020500 .resolv tri, L_0x142fe34c0, L_0x142fe3570, L_0x142fe36c0;
v0x142f16ac0_0 .net8 "nand_out1", 0 0, RS_0x158020500;  3 drivers, strength-aware
RS_0x158020680 .resolv tri, L_0x142fe3860, L_0x142fe3910, L_0x142fe3a60;
v0x142f16b50_0 .net8 "nand_out2", 0 0, RS_0x158020680;  3 drivers, strength-aware
v0x142f16be0_0 .net8 "out", 0 0, RS_0x158020800;  alias, 3 drivers, strength-aware
S_0x142f15560 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f15310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804e158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe3410 .functor NMOS 1, L_0x13804e158, RS_0x15801fbd0, C4<0>, C4<0>;
L_0x142fe34c0 .functor NMOS 1, L_0x142fe3410, RS_0x15801fbd0, C4<0>, C4<0>;
L_0x13804e1a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe3570 .functor PMOS 1, L_0x13804e1a0, RS_0x15801fbd0, C4<0>, C4<0>;
L_0x13804e1e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe36c0 .functor PMOS 1, L_0x13804e1e8, RS_0x15801fbd0, C4<0>, C4<0>;
v0x142f15770_0 .net/2s *"_ivl_0", 0 0, L_0x13804e158;  1 drivers
v0x142f15800_0 .net/2s *"_ivl_2", 0 0, L_0x13804e1a0;  1 drivers
v0x142f15890_0 .net/2s *"_ivl_4", 0 0, L_0x13804e1e8;  1 drivers
v0x142f15920_0 .net8 "a", 0 0, RS_0x15801fbd0;  alias, 3 drivers, strength-aware
v0x142f159f0_0 .net8 "b", 0 0, RS_0x15801fbd0;  alias, 3 drivers, strength-aware
v0x142f15ac0_0 .net8 "o1", 0 0, L_0x142fe3410;  1 drivers, strength-aware
v0x142f15b50_0 .net8 "out", 0 0, RS_0x158020500;  alias, 3 drivers, strength-aware
S_0x142f15be0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f15310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804e230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe3770 .functor NMOS 1, L_0x13804e230, RS_0x15801ff90, C4<0>, C4<0>;
L_0x142fe3860 .functor NMOS 1, L_0x142fe3770, RS_0x15801ff90, C4<0>, C4<0>;
L_0x13804e278 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe3910 .functor PMOS 1, L_0x13804e278, RS_0x15801ff90, C4<0>, C4<0>;
L_0x13804e2c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe3a60 .functor PMOS 1, L_0x13804e2c0, RS_0x15801ff90, C4<0>, C4<0>;
v0x142f15df0_0 .net/2s *"_ivl_0", 0 0, L_0x13804e230;  1 drivers
v0x142f15e80_0 .net/2s *"_ivl_2", 0 0, L_0x13804e278;  1 drivers
v0x142f15f10_0 .net/2s *"_ivl_4", 0 0, L_0x13804e2c0;  1 drivers
v0x142f15fa0_0 .net8 "a", 0 0, RS_0x15801ff90;  alias, 3 drivers, strength-aware
v0x142f16070_0 .net8 "b", 0 0, RS_0x15801ff90;  alias, 3 drivers, strength-aware
v0x142f16140_0 .net8 "o1", 0 0, L_0x142fe3770;  1 drivers, strength-aware
v0x142f161d0_0 .net8 "out", 0 0, RS_0x158020680;  alias, 3 drivers, strength-aware
S_0x142f16260 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f15310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804e308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe3b10 .functor NMOS 1, L_0x13804e308, RS_0x158020680, C4<0>, C4<0>;
L_0x142fe3c00 .functor NMOS 1, L_0x142fe3b10, RS_0x158020500, C4<0>, C4<0>;
L_0x13804e350 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe3cb0 .functor PMOS 1, L_0x13804e350, RS_0x158020500, C4<0>, C4<0>;
L_0x13804e398 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe3d80 .functor PMOS 1, L_0x13804e398, RS_0x158020680, C4<0>, C4<0>;
v0x142f16470_0 .net/2s *"_ivl_0", 0 0, L_0x13804e308;  1 drivers
v0x142f16500_0 .net/2s *"_ivl_2", 0 0, L_0x13804e350;  1 drivers
v0x142f16590_0 .net/2s *"_ivl_4", 0 0, L_0x13804e398;  1 drivers
v0x142f16620_0 .net8 "a", 0 0, RS_0x158020500;  alias, 3 drivers, strength-aware
v0x142f166b0_0 .net8 "b", 0 0, RS_0x158020680;  alias, 3 drivers, strength-aware
v0x142f16780_0 .net8 "o1", 0 0, L_0x142fe3b10;  1 drivers, strength-aware
v0x142f16810_0 .net8 "out", 0 0, RS_0x158020800;  alias, 3 drivers, strength-aware
S_0x142f17520 .scope module, "or_gate" "Or" 5 7, 7 9 0, S_0x1539243e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f18a20_0 .net8 "a", 0 0, RS_0x15801e310;  alias, 3 drivers, strength-aware
v0x142f18ab0_0 .net8 "b", 0 0, RS_0x15801f810;  alias, 3 drivers, strength-aware
RS_0x158020b60 .resolv tri, L_0x142fe4860, L_0x142fe4910, L_0x142fe4a60;
v0x142f18b40_0 .net8 "nand_out1", 0 0, RS_0x158020b60;  3 drivers, strength-aware
RS_0x158020ce0 .resolv tri, L_0x142fe4c00, L_0x142fe4cb0, L_0x142fe4e00;
v0x142f18c10_0 .net8 "nand_out2", 0 0, RS_0x158020ce0;  3 drivers, strength-aware
v0x142f18ce0_0 .net8 "out", 0 0, RS_0x158020e60;  alias, 3 drivers, strength-aware
S_0x142f176e0 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f17520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804e590 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe4770 .functor NMOS 1, L_0x13804e590, RS_0x15801e310, C4<0>, C4<0>;
L_0x142fe4860 .functor NMOS 1, L_0x142fe4770, RS_0x15801e310, C4<0>, C4<0>;
L_0x13804e5d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe4910 .functor PMOS 1, L_0x13804e5d8, RS_0x15801e310, C4<0>, C4<0>;
L_0x13804e620 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe4a60 .functor PMOS 1, L_0x13804e620, RS_0x15801e310, C4<0>, C4<0>;
v0x142f178f0_0 .net/2s *"_ivl_0", 0 0, L_0x13804e590;  1 drivers
v0x142f17980_0 .net/2s *"_ivl_2", 0 0, L_0x13804e5d8;  1 drivers
v0x142f17a10_0 .net/2s *"_ivl_4", 0 0, L_0x13804e620;  1 drivers
v0x142f17aa0_0 .net8 "a", 0 0, RS_0x15801e310;  alias, 3 drivers, strength-aware
v0x142f17b30_0 .net8 "b", 0 0, RS_0x15801e310;  alias, 3 drivers, strength-aware
v0x142f17c80_0 .net8 "o1", 0 0, L_0x142fe4770;  1 drivers, strength-aware
v0x142f17d10_0 .net8 "out", 0 0, RS_0x158020b60;  alias, 3 drivers, strength-aware
S_0x142f17da0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f17520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804e668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe4b10 .functor NMOS 1, L_0x13804e668, RS_0x15801f810, C4<0>, C4<0>;
L_0x142fe4c00 .functor NMOS 1, L_0x142fe4b10, RS_0x15801f810, C4<0>, C4<0>;
L_0x13804e6b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe4cb0 .functor PMOS 1, L_0x13804e6b0, RS_0x15801f810, C4<0>, C4<0>;
L_0x13804e6f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe4e00 .functor PMOS 1, L_0x13804e6f8, RS_0x15801f810, C4<0>, C4<0>;
v0x142f17fb0_0 .net/2s *"_ivl_0", 0 0, L_0x13804e668;  1 drivers
v0x142f18040_0 .net/2s *"_ivl_2", 0 0, L_0x13804e6b0;  1 drivers
v0x142f180d0_0 .net/2s *"_ivl_4", 0 0, L_0x13804e6f8;  1 drivers
v0x142f18160_0 .net8 "a", 0 0, RS_0x15801f810;  alias, 3 drivers, strength-aware
v0x142f181f0_0 .net8 "b", 0 0, RS_0x15801f810;  alias, 3 drivers, strength-aware
v0x142f18300_0 .net8 "o1", 0 0, L_0x142fe4b10;  1 drivers, strength-aware
v0x142f18390_0 .net8 "out", 0 0, RS_0x158020ce0;  alias, 3 drivers, strength-aware
S_0x142f18420 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f17520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804e740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe4eb0 .functor NMOS 1, L_0x13804e740, RS_0x158020ce0, C4<0>, C4<0>;
L_0x142fe4f80 .functor NMOS 1, L_0x142fe4eb0, RS_0x158020b60, C4<0>, C4<0>;
L_0x13804e788 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe5030 .functor PMOS 1, L_0x13804e788, RS_0x158020b60, C4<0>, C4<0>;
L_0x13804e7d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe5180 .functor PMOS 1, L_0x13804e7d0, RS_0x158020ce0, C4<0>, C4<0>;
v0x142f18630_0 .net/2s *"_ivl_0", 0 0, L_0x13804e740;  1 drivers
v0x142f186c0_0 .net/2s *"_ivl_2", 0 0, L_0x13804e788;  1 drivers
v0x142f18750_0 .net/2s *"_ivl_4", 0 0, L_0x13804e7d0;  1 drivers
v0x142f187e0_0 .net8 "a", 0 0, RS_0x158020b60;  alias, 3 drivers, strength-aware
v0x142f18870_0 .net8 "b", 0 0, RS_0x158020ce0;  alias, 3 drivers, strength-aware
v0x142f18900_0 .net8 "o1", 0 0, L_0x142fe4eb0;  1 drivers, strength-aware
v0x142f18990_0 .net8 "out", 0 0, RS_0x158020e60;  alias, 3 drivers, strength-aware
S_0x142f19330 .scope module, "fa11" "FullAdder" 4 25, 5 3 0, S_0x152e13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x142f29fe0_0 .net "a", 0 0, L_0x142feb780;  1 drivers
v0x142f2a070_0 .net "b", 0 0, L_0x142fe5370;  1 drivers
RS_0x158021340 .resolv tri, L_0x142fe7e10, L_0x142fe7fc0, L_0x142fe7a10;
v0x142f2a100_0 .net8 "carry1", 0 0, RS_0x158021340;  3 drivers, strength-aware
RS_0x158022840 .resolv tri, L_0x142fea940, L_0x142feaaf0, L_0x142f29340;
v0x142f2a190_0 .net8 "carry2", 0 0, RS_0x158022840;  3 drivers, strength-aware
v0x142f2a220_0 .net "cin", 0 0, L_0x142feb930;  1 drivers
v0x142f2a2f0_0 .net8 "cout", 0 0, RS_0x158023e90;  3 drivers, strength-aware
v0x142f2a3c0_0 .net8 "sum", 0 0, RS_0x158023830;  3 drivers, strength-aware
RS_0x158022330 .resolv tri, L_0x142fe7400, L_0x142fe74b0, L_0x142fe7580;
v0x142f2a4d0_0 .net8 "sum1", 0 0, RS_0x158022330;  3 drivers, strength-aware
S_0x142f19570 .scope module, "ha1" "HalfAdder" 5 5, 6 3 0, S_0x142f19330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x142f207c0_0 .net "a", 0 0, L_0x142feb780;  alias, 1 drivers
v0x142f20950_0 .net "b", 0 0, L_0x142fe5370;  alias, 1 drivers
v0x142f20ae0_0 .net8 "carry", 0 0, RS_0x158021340;  alias, 3 drivers, strength-aware
v0x142f20b70_0 .net8 "sum", 0 0, RS_0x158022330;  alias, 3 drivers, strength-aware
S_0x142f19790 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x142f19570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f1a620_0 .net "a", 0 0, L_0x142feb780;  alias, 1 drivers
v0x142f1a6b0_0 .net "b", 0 0, L_0x142fe5370;  alias, 1 drivers
RS_0x1580211c0 .resolv tri, L_0x142f20a20, L_0x142f20850, L_0x142fe7c90;
v0x142f1a740_0 .net8 "nand_out", 0 0, RS_0x1580211c0;  3 drivers, strength-aware
v0x142f1a7d0_0 .net8 "out", 0 0, RS_0x158021340;  alias, 3 drivers, strength-aware
S_0x142f199a0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f19790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804efb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142f25130 .functor NMOS 1, L_0x13804efb0, L_0x142fe5370, C4<0>, C4<0>;
L_0x142f20a20 .functor NMOS 1, L_0x142f25130, L_0x142feb780, C4<0>, C4<0>;
L_0x13804eff8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f20850 .functor PMOS 1, L_0x13804eff8, L_0x142feb780, C4<0>, C4<0>;
L_0x13804f040 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe7c90 .functor PMOS 1, L_0x13804f040, L_0x142fe5370, C4<0>, C4<0>;
v0x142f19bb0_0 .net/2s *"_ivl_0", 0 0, L_0x13804efb0;  1 drivers
v0x142f19c40_0 .net/2s *"_ivl_2", 0 0, L_0x13804eff8;  1 drivers
v0x142f19cd0_0 .net/2s *"_ivl_4", 0 0, L_0x13804f040;  1 drivers
v0x142f19d60_0 .net "a", 0 0, L_0x142feb780;  alias, 1 drivers
v0x142f19df0_0 .net "b", 0 0, L_0x142fe5370;  alias, 1 drivers
v0x142f19e80_0 .net8 "o1", 0 0, L_0x142f25130;  1 drivers, strength-aware
v0x142f19f10_0 .net8 "out", 0 0, RS_0x1580211c0;  alias, 3 drivers, strength-aware
S_0x142f19fa0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f19790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804f088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe7d40 .functor NMOS 1, L_0x13804f088, RS_0x1580211c0, C4<0>, C4<0>;
L_0x142fe7e10 .functor NMOS 1, L_0x142fe7d40, RS_0x1580211c0, C4<0>, C4<0>;
L_0x13804f0d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe7fc0 .functor PMOS 1, L_0x13804f0d0, RS_0x1580211c0, C4<0>, C4<0>;
L_0x13804f118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe7a10 .functor PMOS 1, L_0x13804f118, RS_0x1580211c0, C4<0>, C4<0>;
v0x142f1a1b0_0 .net/2s *"_ivl_0", 0 0, L_0x13804f088;  1 drivers
v0x142f1a240_0 .net/2s *"_ivl_2", 0 0, L_0x13804f0d0;  1 drivers
v0x142f1a2d0_0 .net/2s *"_ivl_4", 0 0, L_0x13804f118;  1 drivers
v0x142f1a360_0 .net8 "a", 0 0, RS_0x1580211c0;  alias, 3 drivers, strength-aware
v0x142f1a3f0_0 .net8 "b", 0 0, RS_0x1580211c0;  alias, 3 drivers, strength-aware
v0x142f1a500_0 .net8 "o1", 0 0, L_0x142fe7d40;  1 drivers, strength-aware
v0x142f1a590_0 .net8 "out", 0 0, RS_0x158021340;  alias, 3 drivers, strength-aware
S_0x142f1a860 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x142f19570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f20290_0 .net "a", 0 0, L_0x142feb780;  alias, 1 drivers
RS_0x158021700 .resolv tri, L_0x142fe6000, L_0x142fe61b0, L_0x142fe6240;
v0x142f20320_0 .net8 "and1_out", 0 0, RS_0x158021700;  3 drivers, strength-aware
RS_0x158021ac0 .resolv tri, L_0x142fe6880, L_0x142fe6a30, L_0x142fe6aa0;
v0x142f203b0_0 .net8 "and2_out", 0 0, RS_0x158021ac0;  3 drivers, strength-aware
v0x142f20440_0 .net "b", 0 0, L_0x142fe5370;  alias, 1 drivers
RS_0x1580218e0 .resolv tri, L_0x142fdf020, L_0x142fe55e0, L_0x142fe56b0;
v0x142f204d0_0 .net8 "not_a", 0 0, RS_0x1580218e0;  3 drivers, strength-aware
RS_0x158021520 .resolv tri, L_0x142fe5870, L_0x142fe5920, L_0x142fe5a10;
v0x142f20620_0 .net8 "not_b", 0 0, RS_0x158021520;  3 drivers, strength-aware
v0x142f20730_0 .net8 "out", 0 0, RS_0x158022330;  alias, 3 drivers, strength-aware
S_0x142f1aa70 .scope module, "and1" "And" 7 30, 7 3 0, S_0x142f1a860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f1ba80_0 .net "a", 0 0, L_0x142feb780;  alias, 1 drivers
v0x142f1bb20_0 .net8 "b", 0 0, RS_0x158021520;  alias, 3 drivers, strength-aware
RS_0x158021580 .resolv tri, L_0x142f206b0, L_0x142fe5d50, L_0x142fe5e40;
v0x142f1bbc0_0 .net8 "nand_out", 0 0, RS_0x158021580;  3 drivers, strength-aware
v0x142f1bc70_0 .net8 "out", 0 0, RS_0x158021700;  alias, 3 drivers, strength-aware
S_0x142f1ac80 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f1aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804e9c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe5ae0 .functor NMOS 1, L_0x13804e9c8, RS_0x158021520, C4<0>, C4<0>;
L_0x142f206b0 .functor NMOS 1, L_0x142fe5ae0, L_0x142feb780, C4<0>, C4<0>;
L_0x13804ea10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe5d50 .functor PMOS 1, L_0x13804ea10, L_0x142feb780, C4<0>, C4<0>;
L_0x13804ea58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe5e40 .functor PMOS 1, L_0x13804ea58, RS_0x158021520, C4<0>, C4<0>;
v0x142f1ae90_0 .net/2s *"_ivl_0", 0 0, L_0x13804e9c8;  1 drivers
v0x142f1af20_0 .net/2s *"_ivl_2", 0 0, L_0x13804ea10;  1 drivers
v0x142f1afb0_0 .net/2s *"_ivl_4", 0 0, L_0x13804ea58;  1 drivers
v0x142f1b040_0 .net "a", 0 0, L_0x142feb780;  alias, 1 drivers
v0x142f1b110_0 .net8 "b", 0 0, RS_0x158021520;  alias, 3 drivers, strength-aware
v0x142f1b1e0_0 .net8 "o1", 0 0, L_0x142fe5ae0;  1 drivers, strength-aware
v0x142f1b270_0 .net8 "out", 0 0, RS_0x158021580;  alias, 3 drivers, strength-aware
S_0x142f1b340 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f1aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804eaa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe5f10 .functor NMOS 1, L_0x13804eaa0, RS_0x158021580, C4<0>, C4<0>;
L_0x142fe6000 .functor NMOS 1, L_0x142fe5f10, RS_0x158021580, C4<0>, C4<0>;
L_0x13804eae8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe61b0 .functor PMOS 1, L_0x13804eae8, RS_0x158021580, C4<0>, C4<0>;
L_0x13804eb30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe6240 .functor PMOS 1, L_0x13804eb30, RS_0x158021580, C4<0>, C4<0>;
v0x142f1b560_0 .net/2s *"_ivl_0", 0 0, L_0x13804eaa0;  1 drivers
v0x142f1b610_0 .net/2s *"_ivl_2", 0 0, L_0x13804eae8;  1 drivers
v0x142f1b6c0_0 .net/2s *"_ivl_4", 0 0, L_0x13804eb30;  1 drivers
v0x142f1b780_0 .net8 "a", 0 0, RS_0x158021580;  alias, 3 drivers, strength-aware
v0x142f1b830_0 .net8 "b", 0 0, RS_0x158021580;  alias, 3 drivers, strength-aware
v0x142f1b940_0 .net8 "o1", 0 0, L_0x142fe5f10;  1 drivers, strength-aware
v0x142f1b9d0_0 .net8 "out", 0 0, RS_0x158021700;  alias, 3 drivers, strength-aware
S_0x142f1bd40 .scope module, "and2" "And" 7 31, 7 3 0, S_0x142f1a860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f1cdf0_0 .net8 "a", 0 0, RS_0x1580218e0;  alias, 3 drivers, strength-aware
v0x142f1ce90_0 .net "b", 0 0, L_0x142fe5370;  alias, 1 drivers
RS_0x158021940 .resolv tri, L_0x142fe6460, L_0x142fe6650, L_0x142fe66e0;
v0x142f1cf20_0 .net8 "nand_out", 0 0, RS_0x158021940;  3 drivers, strength-aware
v0x142f1cfd0_0 .net8 "out", 0 0, RS_0x158021ac0;  alias, 3 drivers, strength-aware
S_0x142f1bf50 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f1bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804eb78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe63b0 .functor NMOS 1, L_0x13804eb78, L_0x142fe5370, C4<0>, C4<0>;
L_0x142fe6460 .functor NMOS 1, L_0x142fe63b0, RS_0x1580218e0, C4<0>, C4<0>;
L_0x13804ebc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe6650 .functor PMOS 1, L_0x13804ebc0, RS_0x1580218e0, C4<0>, C4<0>;
L_0x13804ec08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe66e0 .functor PMOS 1, L_0x13804ec08, L_0x142fe5370, C4<0>, C4<0>;
v0x142f1c180_0 .net/2s *"_ivl_0", 0 0, L_0x13804eb78;  1 drivers
v0x142f1c240_0 .net/2s *"_ivl_2", 0 0, L_0x13804ebc0;  1 drivers
v0x142f1c2f0_0 .net/2s *"_ivl_4", 0 0, L_0x13804ec08;  1 drivers
v0x142f1c3b0_0 .net8 "a", 0 0, RS_0x1580218e0;  alias, 3 drivers, strength-aware
v0x142f1c450_0 .net "b", 0 0, L_0x142fe5370;  alias, 1 drivers
v0x142f1c560_0 .net8 "o1", 0 0, L_0x142fe63b0;  1 drivers, strength-aware
v0x142f1c5f0_0 .net8 "out", 0 0, RS_0x158021940;  alias, 3 drivers, strength-aware
S_0x142f1c6b0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f1bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804ec50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe6790 .functor NMOS 1, L_0x13804ec50, RS_0x158021940, C4<0>, C4<0>;
L_0x142fe6880 .functor NMOS 1, L_0x142fe6790, RS_0x158021940, C4<0>, C4<0>;
L_0x13804ec98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe6a30 .functor PMOS 1, L_0x13804ec98, RS_0x158021940, C4<0>, C4<0>;
L_0x13804ece0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe6aa0 .functor PMOS 1, L_0x13804ece0, RS_0x158021940, C4<0>, C4<0>;
v0x142f1c8d0_0 .net/2s *"_ivl_0", 0 0, L_0x13804ec50;  1 drivers
v0x142f1c980_0 .net/2s *"_ivl_2", 0 0, L_0x13804ec98;  1 drivers
v0x142f1ca30_0 .net/2s *"_ivl_4", 0 0, L_0x13804ece0;  1 drivers
v0x142f1caf0_0 .net8 "a", 0 0, RS_0x158021940;  alias, 3 drivers, strength-aware
v0x142f1cba0_0 .net8 "b", 0 0, RS_0x158021940;  alias, 3 drivers, strength-aware
v0x142f1ccb0_0 .net8 "o1", 0 0, L_0x142fe6790;  1 drivers, strength-aware
v0x142f1cd40_0 .net8 "out", 0 0, RS_0x158021ac0;  alias, 3 drivers, strength-aware
S_0x142f1d0a0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x142f1a860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f1da20_0 .net "a", 0 0, L_0x142feb780;  alias, 1 drivers
v0x142f1dac0_0 .net8 "out", 0 0, RS_0x1580218e0;  alias, 3 drivers, strength-aware
S_0x142f1d290 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f1d0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804e818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe5510 .functor NMOS 1, L_0x13804e818, L_0x142feb780, C4<0>, C4<0>;
L_0x142fdf020 .functor NMOS 1, L_0x142fe5510, L_0x142feb780, C4<0>, C4<0>;
L_0x13804e860 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe55e0 .functor PMOS 1, L_0x13804e860, L_0x142feb780, C4<0>, C4<0>;
L_0x13804e8a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe56b0 .functor PMOS 1, L_0x13804e8a8, L_0x142feb780, C4<0>, C4<0>;
v0x142f1d4d0_0 .net/2s *"_ivl_0", 0 0, L_0x13804e818;  1 drivers
v0x142f1d590_0 .net/2s *"_ivl_2", 0 0, L_0x13804e860;  1 drivers
v0x142f1d640_0 .net/2s *"_ivl_4", 0 0, L_0x13804e8a8;  1 drivers
v0x142f1d700_0 .net "a", 0 0, L_0x142feb780;  alias, 1 drivers
v0x142f1d810_0 .net "b", 0 0, L_0x142feb780;  alias, 1 drivers
v0x142f1d8a0_0 .net8 "o1", 0 0, L_0x142fe5510;  1 drivers, strength-aware
v0x142f1d940_0 .net8 "out", 0 0, RS_0x1580218e0;  alias, 3 drivers, strength-aware
S_0x142f1db60 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x142f1a860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f1e4e0_0 .net "a", 0 0, L_0x142fe5370;  alias, 1 drivers
v0x142f1e580_0 .net8 "out", 0 0, RS_0x158021520;  alias, 3 drivers, strength-aware
S_0x142f1dd50 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f1db60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804e8f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe5780 .functor NMOS 1, L_0x13804e8f0, L_0x142fe5370, C4<0>, C4<0>;
L_0x142fe5870 .functor NMOS 1, L_0x142fe5780, L_0x142fe5370, C4<0>, C4<0>;
L_0x13804e938 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe5920 .functor PMOS 1, L_0x13804e938, L_0x142fe5370, C4<0>, C4<0>;
L_0x13804e980 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe5a10 .functor PMOS 1, L_0x13804e980, L_0x142fe5370, C4<0>, C4<0>;
v0x142f1df90_0 .net/2s *"_ivl_0", 0 0, L_0x13804e8f0;  1 drivers
v0x142f1e050_0 .net/2s *"_ivl_2", 0 0, L_0x13804e938;  1 drivers
v0x142f1e100_0 .net/2s *"_ivl_4", 0 0, L_0x13804e980;  1 drivers
v0x142f1e1c0_0 .net "a", 0 0, L_0x142fe5370;  alias, 1 drivers
v0x142f1e2d0_0 .net "b", 0 0, L_0x142fe5370;  alias, 1 drivers
v0x142f1e360_0 .net8 "o1", 0 0, L_0x142fe5780;  1 drivers, strength-aware
v0x142f1e400_0 .net8 "out", 0 0, RS_0x158021520;  alias, 3 drivers, strength-aware
S_0x142f1e620 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x142f1a860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f1fe30_0 .net8 "a", 0 0, RS_0x158021700;  alias, 3 drivers, strength-aware
v0x142f1ff50_0 .net8 "b", 0 0, RS_0x158021ac0;  alias, 3 drivers, strength-aware
RS_0x158022030 .resolv tri, L_0x142fe6cc0, L_0x142fe6d70, L_0x142fe6ec0;
v0x142f20060_0 .net8 "nand_out1", 0 0, RS_0x158022030;  3 drivers, strength-aware
RS_0x1580221b0 .resolv tri, L_0x142fe7060, L_0x142fe7110, L_0x142fe7260;
v0x142f200f0_0 .net8 "nand_out2", 0 0, RS_0x1580221b0;  3 drivers, strength-aware
v0x142f201c0_0 .net8 "out", 0 0, RS_0x158022330;  alias, 3 drivers, strength-aware
S_0x142f1e870 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f1e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804ed28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe6c10 .functor NMOS 1, L_0x13804ed28, RS_0x158021700, C4<0>, C4<0>;
L_0x142fe6cc0 .functor NMOS 1, L_0x142fe6c10, RS_0x158021700, C4<0>, C4<0>;
L_0x13804ed70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe6d70 .functor PMOS 1, L_0x13804ed70, RS_0x158021700, C4<0>, C4<0>;
L_0x13804edb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe6ec0 .functor PMOS 1, L_0x13804edb8, RS_0x158021700, C4<0>, C4<0>;
v0x142f1eaa0_0 .net/2s *"_ivl_0", 0 0, L_0x13804ed28;  1 drivers
v0x142f1eb60_0 .net/2s *"_ivl_2", 0 0, L_0x13804ed70;  1 drivers
v0x142f1ec10_0 .net/2s *"_ivl_4", 0 0, L_0x13804edb8;  1 drivers
v0x142f1ecd0_0 .net8 "a", 0 0, RS_0x158021700;  alias, 3 drivers, strength-aware
v0x142f1eda0_0 .net8 "b", 0 0, RS_0x158021700;  alias, 3 drivers, strength-aware
v0x142f1ee70_0 .net8 "o1", 0 0, L_0x142fe6c10;  1 drivers, strength-aware
v0x142f1ef00_0 .net8 "out", 0 0, RS_0x158022030;  alias, 3 drivers, strength-aware
S_0x142f1efc0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f1e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804ee00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe6f70 .functor NMOS 1, L_0x13804ee00, RS_0x158021ac0, C4<0>, C4<0>;
L_0x142fe7060 .functor NMOS 1, L_0x142fe6f70, RS_0x158021ac0, C4<0>, C4<0>;
L_0x13804ee48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe7110 .functor PMOS 1, L_0x13804ee48, RS_0x158021ac0, C4<0>, C4<0>;
L_0x13804ee90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe7260 .functor PMOS 1, L_0x13804ee90, RS_0x158021ac0, C4<0>, C4<0>;
v0x142f1f1e0_0 .net/2s *"_ivl_0", 0 0, L_0x13804ee00;  1 drivers
v0x142f1f290_0 .net/2s *"_ivl_2", 0 0, L_0x13804ee48;  1 drivers
v0x142f1f340_0 .net/2s *"_ivl_4", 0 0, L_0x13804ee90;  1 drivers
v0x142f1f400_0 .net8 "a", 0 0, RS_0x158021ac0;  alias, 3 drivers, strength-aware
v0x142f1f4d0_0 .net8 "b", 0 0, RS_0x158021ac0;  alias, 3 drivers, strength-aware
v0x142f1f5a0_0 .net8 "o1", 0 0, L_0x142fe6f70;  1 drivers, strength-aware
v0x142f1f630_0 .net8 "out", 0 0, RS_0x1580221b0;  alias, 3 drivers, strength-aware
S_0x142f1f6f0 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f1e620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804eed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe7310 .functor NMOS 1, L_0x13804eed8, RS_0x1580221b0, C4<0>, C4<0>;
L_0x142fe7400 .functor NMOS 1, L_0x142fe7310, RS_0x158022030, C4<0>, C4<0>;
L_0x13804ef20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe74b0 .functor PMOS 1, L_0x13804ef20, RS_0x158022030, C4<0>, C4<0>;
L_0x13804ef68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe7580 .functor PMOS 1, L_0x13804ef68, RS_0x1580221b0, C4<0>, C4<0>;
v0x142f1f920_0 .net/2s *"_ivl_0", 0 0, L_0x13804eed8;  1 drivers
v0x142f1f9d0_0 .net/2s *"_ivl_2", 0 0, L_0x13804ef20;  1 drivers
v0x142f1fa80_0 .net/2s *"_ivl_4", 0 0, L_0x13804ef68;  1 drivers
v0x142f1fb40_0 .net8 "a", 0 0, RS_0x158022030;  alias, 3 drivers, strength-aware
v0x142f1fbf0_0 .net8 "b", 0 0, RS_0x1580221b0;  alias, 3 drivers, strength-aware
v0x142f1fcc0_0 .net8 "o1", 0 0, L_0x142fe7310;  1 drivers, strength-aware
v0x142f1fd50_0 .net8 "out", 0 0, RS_0x158022330;  alias, 3 drivers, strength-aware
S_0x142f20c00 .scope module, "ha2" "HalfAdder" 5 6, 6 3 0, S_0x142f19330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x142f28140_0 .net8 "a", 0 0, RS_0x158022330;  alias, 3 drivers, strength-aware
v0x142f281d0_0 .net "b", 0 0, L_0x142feb930;  alias, 1 drivers
v0x142f28360_0 .net8 "carry", 0 0, RS_0x158022840;  alias, 3 drivers, strength-aware
v0x142f283f0_0 .net8 "sum", 0 0, RS_0x158023830;  alias, 3 drivers, strength-aware
S_0x142f20d70 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x142f20c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f21e30_0 .net8 "a", 0 0, RS_0x158022330;  alias, 3 drivers, strength-aware
v0x142f21ed0_0 .net "b", 0 0, L_0x142feb930;  alias, 1 drivers
RS_0x1580226c0 .resolv tri, L_0x142f282a0, L_0x142fea6d0, L_0x142fea780;
v0x142f21f70_0 .net8 "nand_out", 0 0, RS_0x1580226c0;  3 drivers, strength-aware
v0x142f22020_0 .net8 "out", 0 0, RS_0x158022840;  alias, 3 drivers, strength-aware
S_0x142f20f80 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f20d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804f8f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fea3a0 .functor NMOS 1, L_0x13804f8f8, L_0x142feb930, C4<0>, C4<0>;
L_0x142f282a0 .functor NMOS 1, L_0x142fea3a0, RS_0x158022330, C4<0>, C4<0>;
L_0x13804f940 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fea6d0 .functor PMOS 1, L_0x13804f940, RS_0x158022330, C4<0>, C4<0>;
L_0x13804f988 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fea780 .functor PMOS 1, L_0x13804f988, L_0x142feb930, C4<0>, C4<0>;
v0x142f211b0_0 .net/2s *"_ivl_0", 0 0, L_0x13804f8f8;  1 drivers
v0x142f21260_0 .net/2s *"_ivl_2", 0 0, L_0x13804f940;  1 drivers
v0x142f21310_0 .net/2s *"_ivl_4", 0 0, L_0x13804f988;  1 drivers
v0x142f213d0_0 .net8 "a", 0 0, RS_0x158022330;  alias, 3 drivers, strength-aware
v0x142f214e0_0 .net "b", 0 0, L_0x142feb930;  alias, 1 drivers
v0x142f21580_0 .net8 "o1", 0 0, L_0x142fea3a0;  1 drivers, strength-aware
v0x142f21620_0 .net8 "out", 0 0, RS_0x1580226c0;  alias, 3 drivers, strength-aware
S_0x142f216f0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f20d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804f9d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fea850 .functor NMOS 1, L_0x13804f9d0, RS_0x1580226c0, C4<0>, C4<0>;
L_0x142fea940 .functor NMOS 1, L_0x142fea850, RS_0x1580226c0, C4<0>, C4<0>;
L_0x13804fa18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142feaaf0 .functor PMOS 1, L_0x13804fa18, RS_0x1580226c0, C4<0>, C4<0>;
L_0x13804fa60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f29340 .functor PMOS 1, L_0x13804fa60, RS_0x1580226c0, C4<0>, C4<0>;
v0x142f21910_0 .net/2s *"_ivl_0", 0 0, L_0x13804f9d0;  1 drivers
v0x142f219c0_0 .net/2s *"_ivl_2", 0 0, L_0x13804fa18;  1 drivers
v0x142f21a70_0 .net/2s *"_ivl_4", 0 0, L_0x13804fa60;  1 drivers
v0x142f21b30_0 .net8 "a", 0 0, RS_0x1580226c0;  alias, 3 drivers, strength-aware
v0x142f21be0_0 .net8 "b", 0 0, RS_0x1580226c0;  alias, 3 drivers, strength-aware
v0x142f21cf0_0 .net8 "o1", 0 0, L_0x142fea850;  1 drivers, strength-aware
v0x142f21d80_0 .net8 "out", 0 0, RS_0x158022840;  alias, 3 drivers, strength-aware
S_0x142f220f0 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x142f20c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f27c10_0 .net8 "a", 0 0, RS_0x158022330;  alias, 3 drivers, strength-aware
RS_0x158022c00 .resolv tri, L_0x142fe8d50, L_0x142fe8f00, L_0x142fe8f90;
v0x142f27ca0_0 .net8 "and1_out", 0 0, RS_0x158022c00;  3 drivers, strength-aware
RS_0x158022fc0 .resolv tri, L_0x142fe95d0, L_0x142fe9780, L_0x142fe97f0;
v0x142f27d30_0 .net8 "and2_out", 0 0, RS_0x158022fc0;  3 drivers, strength-aware
v0x142f27dc0_0 .net "b", 0 0, L_0x142feb930;  alias, 1 drivers
RS_0x158022de0 .resolv tri, L_0x142fe8260, L_0x142fe8310, L_0x142fe8400;
v0x142f27e50_0 .net8 "not_a", 0 0, RS_0x158022de0;  3 drivers, strength-aware
RS_0x158022a20 .resolv tri, L_0x142fe85c0, L_0x142fe8670, L_0x142fe8760;
v0x142f27fa0_0 .net8 "not_b", 0 0, RS_0x158022a20;  3 drivers, strength-aware
v0x142f280b0_0 .net8 "out", 0 0, RS_0x158023830;  alias, 3 drivers, strength-aware
S_0x142f22300 .scope module, "and1" "And" 7 30, 7 3 0, S_0x142f220f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f233c0_0 .net8 "a", 0 0, RS_0x158022330;  alias, 3 drivers, strength-aware
v0x142f23460_0 .net8 "b", 0 0, RS_0x158022a20;  alias, 3 drivers, strength-aware
RS_0x158022a80 .resolv tri, L_0x142f28030, L_0x142fe8aa0, L_0x142fe8b90;
v0x142f23500_0 .net8 "nand_out", 0 0, RS_0x158022a80;  3 drivers, strength-aware
v0x142f235b0_0 .net8 "out", 0 0, RS_0x158022c00;  alias, 3 drivers, strength-aware
S_0x142f22530 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f22300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804f310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe8830 .functor NMOS 1, L_0x13804f310, RS_0x158022a20, C4<0>, C4<0>;
L_0x142f28030 .functor NMOS 1, L_0x142fe8830, RS_0x158022330, C4<0>, C4<0>;
L_0x13804f358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe8aa0 .functor PMOS 1, L_0x13804f358, RS_0x158022330, C4<0>, C4<0>;
L_0x13804f3a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe8b90 .functor PMOS 1, L_0x13804f3a0, RS_0x158022a20, C4<0>, C4<0>;
v0x142f22770_0 .net/2s *"_ivl_0", 0 0, L_0x13804f310;  1 drivers
v0x142f22830_0 .net/2s *"_ivl_2", 0 0, L_0x13804f358;  1 drivers
v0x142f228e0_0 .net/2s *"_ivl_4", 0 0, L_0x13804f3a0;  1 drivers
v0x142f229a0_0 .net8 "a", 0 0, RS_0x158022330;  alias, 3 drivers, strength-aware
v0x142f22a30_0 .net8 "b", 0 0, RS_0x158022a20;  alias, 3 drivers, strength-aware
v0x142f22b10_0 .net8 "o1", 0 0, L_0x142fe8830;  1 drivers, strength-aware
v0x142f22bb0_0 .net8 "out", 0 0, RS_0x158022a80;  alias, 3 drivers, strength-aware
S_0x142f22c80 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f22300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804f3e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe8c60 .functor NMOS 1, L_0x13804f3e8, RS_0x158022a80, C4<0>, C4<0>;
L_0x142fe8d50 .functor NMOS 1, L_0x142fe8c60, RS_0x158022a80, C4<0>, C4<0>;
L_0x13804f430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe8f00 .functor PMOS 1, L_0x13804f430, RS_0x158022a80, C4<0>, C4<0>;
L_0x13804f478 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe8f90 .functor PMOS 1, L_0x13804f478, RS_0x158022a80, C4<0>, C4<0>;
v0x142f22ea0_0 .net/2s *"_ivl_0", 0 0, L_0x13804f3e8;  1 drivers
v0x142f22f50_0 .net/2s *"_ivl_2", 0 0, L_0x13804f430;  1 drivers
v0x142f23000_0 .net/2s *"_ivl_4", 0 0, L_0x13804f478;  1 drivers
v0x142f230c0_0 .net8 "a", 0 0, RS_0x158022a80;  alias, 3 drivers, strength-aware
v0x142f23170_0 .net8 "b", 0 0, RS_0x158022a80;  alias, 3 drivers, strength-aware
v0x142f23280_0 .net8 "o1", 0 0, L_0x142fe8c60;  1 drivers, strength-aware
v0x142f23310_0 .net8 "out", 0 0, RS_0x158022c00;  alias, 3 drivers, strength-aware
S_0x142f23680 .scope module, "and2" "And" 7 31, 7 3 0, S_0x142f220f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f24730_0 .net8 "a", 0 0, RS_0x158022de0;  alias, 3 drivers, strength-aware
v0x142f247d0_0 .net "b", 0 0, L_0x142feb930;  alias, 1 drivers
RS_0x158022e40 .resolv tri, L_0x142fe91b0, L_0x142fe93a0, L_0x142fe9430;
v0x142f24860_0 .net8 "nand_out", 0 0, RS_0x158022e40;  3 drivers, strength-aware
v0x142f24910_0 .net8 "out", 0 0, RS_0x158022fc0;  alias, 3 drivers, strength-aware
S_0x142f23890 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f23680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804f4c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe9100 .functor NMOS 1, L_0x13804f4c0, L_0x142feb930, C4<0>, C4<0>;
L_0x142fe91b0 .functor NMOS 1, L_0x142fe9100, RS_0x158022de0, C4<0>, C4<0>;
L_0x13804f508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe93a0 .functor PMOS 1, L_0x13804f508, RS_0x158022de0, C4<0>, C4<0>;
L_0x13804f550 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe9430 .functor PMOS 1, L_0x13804f550, L_0x142feb930, C4<0>, C4<0>;
v0x142f23ac0_0 .net/2s *"_ivl_0", 0 0, L_0x13804f4c0;  1 drivers
v0x142f23b80_0 .net/2s *"_ivl_2", 0 0, L_0x13804f508;  1 drivers
v0x142f23c30_0 .net/2s *"_ivl_4", 0 0, L_0x13804f550;  1 drivers
v0x142f23cf0_0 .net8 "a", 0 0, RS_0x158022de0;  alias, 3 drivers, strength-aware
v0x142f23d90_0 .net "b", 0 0, L_0x142feb930;  alias, 1 drivers
v0x142f23ea0_0 .net8 "o1", 0 0, L_0x142fe9100;  1 drivers, strength-aware
v0x142f23f30_0 .net8 "out", 0 0, RS_0x158022e40;  alias, 3 drivers, strength-aware
S_0x142f23ff0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f23680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804f598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe94e0 .functor NMOS 1, L_0x13804f598, RS_0x158022e40, C4<0>, C4<0>;
L_0x142fe95d0 .functor NMOS 1, L_0x142fe94e0, RS_0x158022e40, C4<0>, C4<0>;
L_0x13804f5e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe9780 .functor PMOS 1, L_0x13804f5e0, RS_0x158022e40, C4<0>, C4<0>;
L_0x13804f628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe97f0 .functor PMOS 1, L_0x13804f628, RS_0x158022e40, C4<0>, C4<0>;
v0x142f24210_0 .net/2s *"_ivl_0", 0 0, L_0x13804f598;  1 drivers
v0x142f242c0_0 .net/2s *"_ivl_2", 0 0, L_0x13804f5e0;  1 drivers
v0x142f24370_0 .net/2s *"_ivl_4", 0 0, L_0x13804f628;  1 drivers
v0x142f24430_0 .net8 "a", 0 0, RS_0x158022e40;  alias, 3 drivers, strength-aware
v0x142f244e0_0 .net8 "b", 0 0, RS_0x158022e40;  alias, 3 drivers, strength-aware
v0x142f245f0_0 .net8 "o1", 0 0, L_0x142fe94e0;  1 drivers, strength-aware
v0x142f24680_0 .net8 "out", 0 0, RS_0x158022fc0;  alias, 3 drivers, strength-aware
S_0x142f249e0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x142f220f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f253c0_0 .net8 "a", 0 0, RS_0x158022330;  alias, 3 drivers, strength-aware
v0x142f25450_0 .net8 "out", 0 0, RS_0x158022de0;  alias, 3 drivers, strength-aware
S_0x142f24bd0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f249e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804f160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe8170 .functor NMOS 1, L_0x13804f160, RS_0x158022330, C4<0>, C4<0>;
L_0x142fe8260 .functor NMOS 1, L_0x142fe8170, RS_0x158022330, C4<0>, C4<0>;
L_0x13804f1a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe8310 .functor PMOS 1, L_0x13804f1a8, RS_0x158022330, C4<0>, C4<0>;
L_0x13804f1f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe8400 .functor PMOS 1, L_0x13804f1f0, RS_0x158022330, C4<0>, C4<0>;
v0x142f24e10_0 .net/2s *"_ivl_0", 0 0, L_0x13804f160;  1 drivers
v0x142f24ed0_0 .net/2s *"_ivl_2", 0 0, L_0x13804f1a8;  1 drivers
v0x142f24f80_0 .net/2s *"_ivl_4", 0 0, L_0x13804f1f0;  1 drivers
v0x142f25040_0 .net8 "a", 0 0, RS_0x158022330;  alias, 3 drivers, strength-aware
v0x142f251d0_0 .net8 "b", 0 0, RS_0x158022330;  alias, 3 drivers, strength-aware
v0x142f252a0_0 .net8 "o1", 0 0, L_0x142fe8170;  1 drivers, strength-aware
v0x142f25330_0 .net8 "out", 0 0, RS_0x158022de0;  alias, 3 drivers, strength-aware
S_0x142f254e0 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x142f220f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f25e60_0 .net "a", 0 0, L_0x142feb930;  alias, 1 drivers
v0x142f25f00_0 .net8 "out", 0 0, RS_0x158022a20;  alias, 3 drivers, strength-aware
S_0x142f256d0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f254e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804f238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe84d0 .functor NMOS 1, L_0x13804f238, L_0x142feb930, C4<0>, C4<0>;
L_0x142fe85c0 .functor NMOS 1, L_0x142fe84d0, L_0x142feb930, C4<0>, C4<0>;
L_0x13804f280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe8670 .functor PMOS 1, L_0x13804f280, L_0x142feb930, C4<0>, C4<0>;
L_0x13804f2c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe8760 .functor PMOS 1, L_0x13804f2c8, L_0x142feb930, C4<0>, C4<0>;
v0x142f25910_0 .net/2s *"_ivl_0", 0 0, L_0x13804f238;  1 drivers
v0x142f259d0_0 .net/2s *"_ivl_2", 0 0, L_0x13804f280;  1 drivers
v0x142f25a80_0 .net/2s *"_ivl_4", 0 0, L_0x13804f2c8;  1 drivers
v0x142f25b40_0 .net "a", 0 0, L_0x142feb930;  alias, 1 drivers
v0x142f25c50_0 .net "b", 0 0, L_0x142feb930;  alias, 1 drivers
v0x142f25ce0_0 .net8 "o1", 0 0, L_0x142fe84d0;  1 drivers, strength-aware
v0x142f25d80_0 .net8 "out", 0 0, RS_0x158022a20;  alias, 3 drivers, strength-aware
S_0x142f25fa0 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x142f220f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f277b0_0 .net8 "a", 0 0, RS_0x158022c00;  alias, 3 drivers, strength-aware
v0x142f278d0_0 .net8 "b", 0 0, RS_0x158022fc0;  alias, 3 drivers, strength-aware
RS_0x158023530 .resolv tri, L_0x142fe9a10, L_0x142fe9ac0, L_0x142fe9c10;
v0x142f279e0_0 .net8 "nand_out1", 0 0, RS_0x158023530;  3 drivers, strength-aware
RS_0x1580236b0 .resolv tri, L_0x142fe9db0, L_0x142fe9e60, L_0x142fe9fb0;
v0x142f27a70_0 .net8 "nand_out2", 0 0, RS_0x1580236b0;  3 drivers, strength-aware
v0x142f27b40_0 .net8 "out", 0 0, RS_0x158023830;  alias, 3 drivers, strength-aware
S_0x142f261f0 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f25fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804f670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe9960 .functor NMOS 1, L_0x13804f670, RS_0x158022c00, C4<0>, C4<0>;
L_0x142fe9a10 .functor NMOS 1, L_0x142fe9960, RS_0x158022c00, C4<0>, C4<0>;
L_0x13804f6b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe9ac0 .functor PMOS 1, L_0x13804f6b8, RS_0x158022c00, C4<0>, C4<0>;
L_0x13804f700 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe9c10 .functor PMOS 1, L_0x13804f700, RS_0x158022c00, C4<0>, C4<0>;
v0x142f26420_0 .net/2s *"_ivl_0", 0 0, L_0x13804f670;  1 drivers
v0x142f264e0_0 .net/2s *"_ivl_2", 0 0, L_0x13804f6b8;  1 drivers
v0x142f26590_0 .net/2s *"_ivl_4", 0 0, L_0x13804f700;  1 drivers
v0x142f26650_0 .net8 "a", 0 0, RS_0x158022c00;  alias, 3 drivers, strength-aware
v0x142f26720_0 .net8 "b", 0 0, RS_0x158022c00;  alias, 3 drivers, strength-aware
v0x142f267f0_0 .net8 "o1", 0 0, L_0x142fe9960;  1 drivers, strength-aware
v0x142f26880_0 .net8 "out", 0 0, RS_0x158023530;  alias, 3 drivers, strength-aware
S_0x142f26940 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f25fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804f748 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fe9cc0 .functor NMOS 1, L_0x13804f748, RS_0x158022fc0, C4<0>, C4<0>;
L_0x142fe9db0 .functor NMOS 1, L_0x142fe9cc0, RS_0x158022fc0, C4<0>, C4<0>;
L_0x13804f790 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe9e60 .functor PMOS 1, L_0x13804f790, RS_0x158022fc0, C4<0>, C4<0>;
L_0x13804f7d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fe9fb0 .functor PMOS 1, L_0x13804f7d8, RS_0x158022fc0, C4<0>, C4<0>;
v0x142f26b60_0 .net/2s *"_ivl_0", 0 0, L_0x13804f748;  1 drivers
v0x142f26c10_0 .net/2s *"_ivl_2", 0 0, L_0x13804f790;  1 drivers
v0x142f26cc0_0 .net/2s *"_ivl_4", 0 0, L_0x13804f7d8;  1 drivers
v0x142f26d80_0 .net8 "a", 0 0, RS_0x158022fc0;  alias, 3 drivers, strength-aware
v0x142f26e50_0 .net8 "b", 0 0, RS_0x158022fc0;  alias, 3 drivers, strength-aware
v0x142f26f20_0 .net8 "o1", 0 0, L_0x142fe9cc0;  1 drivers, strength-aware
v0x142f26fb0_0 .net8 "out", 0 0, RS_0x1580236b0;  alias, 3 drivers, strength-aware
S_0x142f27070 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f25fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804f820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fea060 .functor NMOS 1, L_0x13804f820, RS_0x1580236b0, C4<0>, C4<0>;
L_0x142fea150 .functor NMOS 1, L_0x142fea060, RS_0x158023530, C4<0>, C4<0>;
L_0x13804f868 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fea200 .functor PMOS 1, L_0x13804f868, RS_0x158023530, C4<0>, C4<0>;
L_0x13804f8b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fea2d0 .functor PMOS 1, L_0x13804f8b0, RS_0x1580236b0, C4<0>, C4<0>;
v0x142f272a0_0 .net/2s *"_ivl_0", 0 0, L_0x13804f820;  1 drivers
v0x142f27350_0 .net/2s *"_ivl_2", 0 0, L_0x13804f868;  1 drivers
v0x142f27400_0 .net/2s *"_ivl_4", 0 0, L_0x13804f8b0;  1 drivers
v0x142f274c0_0 .net8 "a", 0 0, RS_0x158023530;  alias, 3 drivers, strength-aware
v0x142f27570_0 .net8 "b", 0 0, RS_0x1580236b0;  alias, 3 drivers, strength-aware
v0x142f27640_0 .net8 "o1", 0 0, L_0x142fea060;  1 drivers, strength-aware
v0x142f276d0_0 .net8 "out", 0 0, RS_0x158023830;  alias, 3 drivers, strength-aware
S_0x142f28480 .scope module, "or_gate" "Or" 5 7, 7 9 0, S_0x142f19330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f29c30_0 .net8 "a", 0 0, RS_0x158021340;  alias, 3 drivers, strength-aware
v0x142f29cd0_0 .net8 "b", 0 0, RS_0x158022840;  alias, 3 drivers, strength-aware
RS_0x158023b90 .resolv tri, L_0x142feadb0, L_0x142feae60, L_0x142feafb0;
v0x142f29d70_0 .net8 "nand_out1", 0 0, RS_0x158023b90;  3 drivers, strength-aware
RS_0x158023d10 .resolv tri, L_0x142feb150, L_0x142feb200, L_0x142feb350;
v0x142f29e40_0 .net8 "nand_out2", 0 0, RS_0x158023d10;  3 drivers, strength-aware
v0x142f29f10_0 .net8 "out", 0 0, RS_0x158023e90;  alias, 3 drivers, strength-aware
S_0x142f28640 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f28480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804faa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142feacc0 .functor NMOS 1, L_0x13804faa8, RS_0x158021340, C4<0>, C4<0>;
L_0x142feadb0 .functor NMOS 1, L_0x142feacc0, RS_0x158021340, C4<0>, C4<0>;
L_0x13804faf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142feae60 .functor PMOS 1, L_0x13804faf0, RS_0x158021340, C4<0>, C4<0>;
L_0x13804fb38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142feafb0 .functor PMOS 1, L_0x13804fb38, RS_0x158021340, C4<0>, C4<0>;
v0x142f28870_0 .net/2s *"_ivl_0", 0 0, L_0x13804faa8;  1 drivers
v0x142f28920_0 .net/2s *"_ivl_2", 0 0, L_0x13804faf0;  1 drivers
v0x142f289d0_0 .net/2s *"_ivl_4", 0 0, L_0x13804fb38;  1 drivers
v0x142f28a90_0 .net8 "a", 0 0, RS_0x158021340;  alias, 3 drivers, strength-aware
v0x142f28b20_0 .net8 "b", 0 0, RS_0x158021340;  alias, 3 drivers, strength-aware
v0x142f28c70_0 .net8 "o1", 0 0, L_0x142feacc0;  1 drivers, strength-aware
v0x142f28d00_0 .net8 "out", 0 0, RS_0x158023b90;  alias, 3 drivers, strength-aware
S_0x142f28de0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f28480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804fb80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142feb060 .functor NMOS 1, L_0x13804fb80, RS_0x158022840, C4<0>, C4<0>;
L_0x142feb150 .functor NMOS 1, L_0x142feb060, RS_0x158022840, C4<0>, C4<0>;
L_0x13804fbc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142feb200 .functor PMOS 1, L_0x13804fbc8, RS_0x158022840, C4<0>, C4<0>;
L_0x13804fc10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142feb350 .functor PMOS 1, L_0x13804fc10, RS_0x158022840, C4<0>, C4<0>;
v0x142f28ff0_0 .net/2s *"_ivl_0", 0 0, L_0x13804fb80;  1 drivers
v0x142f29080_0 .net/2s *"_ivl_2", 0 0, L_0x13804fbc8;  1 drivers
v0x142f29120_0 .net/2s *"_ivl_4", 0 0, L_0x13804fc10;  1 drivers
v0x142f291e0_0 .net8 "a", 0 0, RS_0x158022840;  alias, 3 drivers, strength-aware
v0x142f29270_0 .net8 "b", 0 0, RS_0x158022840;  alias, 3 drivers, strength-aware
v0x142f293c0_0 .net8 "o1", 0 0, L_0x142feb060;  1 drivers, strength-aware
v0x142f29450_0 .net8 "out", 0 0, RS_0x158023d10;  alias, 3 drivers, strength-aware
S_0x142f29530 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f28480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804fc58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142feb400 .functor NMOS 1, L_0x13804fc58, RS_0x158023d10, C4<0>, C4<0>;
L_0x142feb4f0 .functor NMOS 1, L_0x142feb400, RS_0x158023b90, C4<0>, C4<0>;
L_0x13804fca0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142feb5a0 .functor PMOS 1, L_0x13804fca0, RS_0x158023b90, C4<0>, C4<0>;
L_0x13804fce8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142feb6d0 .functor PMOS 1, L_0x13804fce8, RS_0x158023d10, C4<0>, C4<0>;
v0x142f29740_0 .net/2s *"_ivl_0", 0 0, L_0x13804fc58;  1 drivers
v0x142f297d0_0 .net/2s *"_ivl_2", 0 0, L_0x13804fca0;  1 drivers
v0x142f29880_0 .net/2s *"_ivl_4", 0 0, L_0x13804fce8;  1 drivers
v0x142f29940_0 .net8 "a", 0 0, RS_0x158023b90;  alias, 3 drivers, strength-aware
v0x142f299f0_0 .net8 "b", 0 0, RS_0x158023d10;  alias, 3 drivers, strength-aware
v0x142f29ac0_0 .net8 "o1", 0 0, L_0x142feb400;  1 drivers, strength-aware
v0x142f29b50_0 .net8 "out", 0 0, RS_0x158023e90;  alias, 3 drivers, strength-aware
S_0x142f2a590 .scope module, "fa12" "FullAdder" 4 26, 5 3 0, S_0x152e13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x142f3b610_0 .net "a", 0 0, L_0x142ff1d00;  1 drivers
v0x142f3b6a0_0 .net "b", 0 0, L_0x142ff1da0;  1 drivers
RS_0x158024370 .resolv tri, L_0x142fee370, L_0x142fee520, L_0x142f3a220;
v0x142f3b730_0 .net8 "carry1", 0 0, RS_0x158024370;  3 drivers, strength-aware
RS_0x158025870 .resolv tri, L_0x142ff0ec0, L_0x142ff1070, L_0x142f3a970;
v0x142f3b7c0_0 .net8 "carry2", 0 0, RS_0x158025870;  3 drivers, strength-aware
v0x142f3b850_0 .net "cin", 0 0, L_0x142feb9d0;  1 drivers
v0x142f3b920_0 .net8 "cout", 0 0, RS_0x158026ec0;  3 drivers, strength-aware
v0x142f3b9f0_0 .net8 "sum", 0 0, RS_0x158026860;  3 drivers, strength-aware
RS_0x158025360 .resolv tri, L_0x142fed960, L_0x142feda10, L_0x142fedae0;
v0x142f3bb00_0 .net8 "sum1", 0 0, RS_0x158025360;  3 drivers, strength-aware
S_0x142f2a7d0 .scope module, "ha1" "HalfAdder" 5 5, 6 3 0, S_0x142f2a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x142f31df0_0 .net "a", 0 0, L_0x142ff1d00;  alias, 1 drivers
v0x142f31f80_0 .net "b", 0 0, L_0x142ff1da0;  alias, 1 drivers
v0x142f32110_0 .net8 "carry", 0 0, RS_0x158024370;  alias, 3 drivers, strength-aware
v0x142f321a0_0 .net8 "sum", 0 0, RS_0x158025360;  alias, 3 drivers, strength-aware
S_0x142f2aa10 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x142f2a7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f2baf0_0 .net "a", 0 0, L_0x142ff1d00;  alias, 1 drivers
v0x142f2bb90_0 .net "b", 0 0, L_0x142ff1da0;  alias, 1 drivers
RS_0x1580241f0 .resolv tri, L_0x142f32050, L_0x142f31e80, L_0x142fee1f0;
v0x142f2bc40_0 .net8 "nand_out", 0 0, RS_0x1580241f0;  3 drivers, strength-aware
v0x142f2bcf0_0 .net8 "out", 0 0, RS_0x158024370;  alias, 3 drivers, strength-aware
S_0x142f2ac50 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f2aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380504c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142f36760 .functor NMOS 1, L_0x1380504c8, L_0x142ff1da0, C4<0>, C4<0>;
L_0x142f32050 .functor NMOS 1, L_0x142f36760, L_0x142ff1d00, C4<0>, C4<0>;
L_0x138050510 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f31e80 .functor PMOS 1, L_0x138050510, L_0x142ff1d00, C4<0>, C4<0>;
L_0x138050558 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fee1f0 .functor PMOS 1, L_0x138050558, L_0x142ff1da0, C4<0>, C4<0>;
v0x142f2ae90_0 .net/2s *"_ivl_0", 0 0, L_0x1380504c8;  1 drivers
v0x142f2af50_0 .net/2s *"_ivl_2", 0 0, L_0x138050510;  1 drivers
v0x142f2b000_0 .net/2s *"_ivl_4", 0 0, L_0x138050558;  1 drivers
v0x142f2b0c0_0 .net "a", 0 0, L_0x142ff1d00;  alias, 1 drivers
v0x142f2b160_0 .net "b", 0 0, L_0x142ff1da0;  alias, 1 drivers
v0x142f2b240_0 .net8 "o1", 0 0, L_0x142f36760;  1 drivers, strength-aware
v0x142f2b2e0_0 .net8 "out", 0 0, RS_0x1580241f0;  alias, 3 drivers, strength-aware
S_0x142f2b3b0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f2aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380505a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fee2a0 .functor NMOS 1, L_0x1380505a0, RS_0x1580241f0, C4<0>, C4<0>;
L_0x142fee370 .functor NMOS 1, L_0x142fee2a0, RS_0x1580241f0, C4<0>, C4<0>;
L_0x1380505e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fee520 .functor PMOS 1, L_0x1380505e8, RS_0x1580241f0, C4<0>, C4<0>;
L_0x138050630 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f3a220 .functor PMOS 1, L_0x138050630, RS_0x1580241f0, C4<0>, C4<0>;
v0x142f2b5d0_0 .net/2s *"_ivl_0", 0 0, L_0x1380505a0;  1 drivers
v0x142f2b680_0 .net/2s *"_ivl_2", 0 0, L_0x1380505e8;  1 drivers
v0x142f2b730_0 .net/2s *"_ivl_4", 0 0, L_0x138050630;  1 drivers
v0x142f2b7f0_0 .net8 "a", 0 0, RS_0x1580241f0;  alias, 3 drivers, strength-aware
v0x142f2b8a0_0 .net8 "b", 0 0, RS_0x1580241f0;  alias, 3 drivers, strength-aware
v0x142f2b9b0_0 .net8 "o1", 0 0, L_0x142fee2a0;  1 drivers, strength-aware
v0x142f2ba40_0 .net8 "out", 0 0, RS_0x158024370;  alias, 3 drivers, strength-aware
S_0x142f2bdc0 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x142f2a7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f318c0_0 .net "a", 0 0, L_0x142ff1d00;  alias, 1 drivers
RS_0x158024730 .resolv tri, L_0x142fec560, L_0x142fec710, L_0x142fec7a0;
v0x142f31950_0 .net8 "and1_out", 0 0, RS_0x158024730;  3 drivers, strength-aware
RS_0x158024af0 .resolv tri, L_0x142fecde0, L_0x142fecf90, L_0x142fed000;
v0x142f319e0_0 .net8 "and2_out", 0 0, RS_0x158024af0;  3 drivers, strength-aware
v0x142f31a70_0 .net "b", 0 0, L_0x142ff1da0;  alias, 1 drivers
RS_0x158024910 .resolv tri, L_0x142febaf0, L_0x142febb60, L_0x142febc10;
v0x142f31b00_0 .net8 "not_a", 0 0, RS_0x158024910;  3 drivers, strength-aware
RS_0x158024550 .resolv tri, L_0x142febdd0, L_0x142febe80, L_0x142febf70;
v0x142f31c50_0 .net8 "not_b", 0 0, RS_0x158024550;  3 drivers, strength-aware
v0x142f31d60_0 .net8 "out", 0 0, RS_0x158025360;  alias, 3 drivers, strength-aware
S_0x142f2bfd0 .scope module, "and1" "And" 7 30, 7 3 0, S_0x142f2bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f2d0b0_0 .net "a", 0 0, L_0x142ff1d00;  alias, 1 drivers
v0x142f2d150_0 .net8 "b", 0 0, RS_0x158024550;  alias, 3 drivers, strength-aware
RS_0x1580245b0 .resolv tri, L_0x142f31ce0, L_0x142fec2b0, L_0x142fec3a0;
v0x142f2d1f0_0 .net8 "nand_out", 0 0, RS_0x1580245b0;  3 drivers, strength-aware
v0x142f2d2a0_0 .net8 "out", 0 0, RS_0x158024730;  alias, 3 drivers, strength-aware
S_0x142f2c200 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f2bfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804fee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fec040 .functor NMOS 1, L_0x13804fee0, RS_0x158024550, C4<0>, C4<0>;
L_0x142f31ce0 .functor NMOS 1, L_0x142fec040, L_0x142ff1d00, C4<0>, C4<0>;
L_0x13804ff28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fec2b0 .functor PMOS 1, L_0x13804ff28, L_0x142ff1d00, C4<0>, C4<0>;
L_0x13804ff70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fec3a0 .functor PMOS 1, L_0x13804ff70, RS_0x158024550, C4<0>, C4<0>;
v0x142f2c440_0 .net/2s *"_ivl_0", 0 0, L_0x13804fee0;  1 drivers
v0x142f2c500_0 .net/2s *"_ivl_2", 0 0, L_0x13804ff28;  1 drivers
v0x142f2c5b0_0 .net/2s *"_ivl_4", 0 0, L_0x13804ff70;  1 drivers
v0x142f2c670_0 .net "a", 0 0, L_0x142ff1d00;  alias, 1 drivers
v0x142f2c740_0 .net8 "b", 0 0, RS_0x158024550;  alias, 3 drivers, strength-aware
v0x142f2c810_0 .net8 "o1", 0 0, L_0x142fec040;  1 drivers, strength-aware
v0x142f2c8a0_0 .net8 "out", 0 0, RS_0x1580245b0;  alias, 3 drivers, strength-aware
S_0x142f2c970 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f2bfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804ffb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fec470 .functor NMOS 1, L_0x13804ffb8, RS_0x1580245b0, C4<0>, C4<0>;
L_0x142fec560 .functor NMOS 1, L_0x142fec470, RS_0x1580245b0, C4<0>, C4<0>;
L_0x138050000 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fec710 .functor PMOS 1, L_0x138050000, RS_0x1580245b0, C4<0>, C4<0>;
L_0x138050048 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fec7a0 .functor PMOS 1, L_0x138050048, RS_0x1580245b0, C4<0>, C4<0>;
v0x142f2cb90_0 .net/2s *"_ivl_0", 0 0, L_0x13804ffb8;  1 drivers
v0x142f2cc40_0 .net/2s *"_ivl_2", 0 0, L_0x138050000;  1 drivers
v0x142f2ccf0_0 .net/2s *"_ivl_4", 0 0, L_0x138050048;  1 drivers
v0x142f2cdb0_0 .net8 "a", 0 0, RS_0x1580245b0;  alias, 3 drivers, strength-aware
v0x142f2ce60_0 .net8 "b", 0 0, RS_0x1580245b0;  alias, 3 drivers, strength-aware
v0x142f2cf70_0 .net8 "o1", 0 0, L_0x142fec470;  1 drivers, strength-aware
v0x142f2d000_0 .net8 "out", 0 0, RS_0x158024730;  alias, 3 drivers, strength-aware
S_0x142f2d370 .scope module, "and2" "And" 7 31, 7 3 0, S_0x142f2bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f2e420_0 .net8 "a", 0 0, RS_0x158024910;  alias, 3 drivers, strength-aware
v0x142f2e4c0_0 .net "b", 0 0, L_0x142ff1da0;  alias, 1 drivers
RS_0x158024970 .resolv tri, L_0x142fec9c0, L_0x142fecbb0, L_0x142fecc40;
v0x142f2e550_0 .net8 "nand_out", 0 0, RS_0x158024970;  3 drivers, strength-aware
v0x142f2e600_0 .net8 "out", 0 0, RS_0x158024af0;  alias, 3 drivers, strength-aware
S_0x142f2d580 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f2d370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138050090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fec910 .functor NMOS 1, L_0x138050090, L_0x142ff1da0, C4<0>, C4<0>;
L_0x142fec9c0 .functor NMOS 1, L_0x142fec910, RS_0x158024910, C4<0>, C4<0>;
L_0x1380500d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fecbb0 .functor PMOS 1, L_0x1380500d8, RS_0x158024910, C4<0>, C4<0>;
L_0x138050120 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fecc40 .functor PMOS 1, L_0x138050120, L_0x142ff1da0, C4<0>, C4<0>;
v0x142f2d7b0_0 .net/2s *"_ivl_0", 0 0, L_0x138050090;  1 drivers
v0x142f2d870_0 .net/2s *"_ivl_2", 0 0, L_0x1380500d8;  1 drivers
v0x142f2d920_0 .net/2s *"_ivl_4", 0 0, L_0x138050120;  1 drivers
v0x142f2d9e0_0 .net8 "a", 0 0, RS_0x158024910;  alias, 3 drivers, strength-aware
v0x142f2da80_0 .net "b", 0 0, L_0x142ff1da0;  alias, 1 drivers
v0x142f2db90_0 .net8 "o1", 0 0, L_0x142fec910;  1 drivers, strength-aware
v0x142f2dc20_0 .net8 "out", 0 0, RS_0x158024970;  alias, 3 drivers, strength-aware
S_0x142f2dce0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f2d370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138050168 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142feccf0 .functor NMOS 1, L_0x138050168, RS_0x158024970, C4<0>, C4<0>;
L_0x142fecde0 .functor NMOS 1, L_0x142feccf0, RS_0x158024970, C4<0>, C4<0>;
L_0x1380501b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fecf90 .functor PMOS 1, L_0x1380501b0, RS_0x158024970, C4<0>, C4<0>;
L_0x1380501f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fed000 .functor PMOS 1, L_0x1380501f8, RS_0x158024970, C4<0>, C4<0>;
v0x142f2df00_0 .net/2s *"_ivl_0", 0 0, L_0x138050168;  1 drivers
v0x142f2dfb0_0 .net/2s *"_ivl_2", 0 0, L_0x1380501b0;  1 drivers
v0x142f2e060_0 .net/2s *"_ivl_4", 0 0, L_0x1380501f8;  1 drivers
v0x142f2e120_0 .net8 "a", 0 0, RS_0x158024970;  alias, 3 drivers, strength-aware
v0x142f2e1d0_0 .net8 "b", 0 0, RS_0x158024970;  alias, 3 drivers, strength-aware
v0x142f2e2e0_0 .net8 "o1", 0 0, L_0x142feccf0;  1 drivers, strength-aware
v0x142f2e370_0 .net8 "out", 0 0, RS_0x158024af0;  alias, 3 drivers, strength-aware
S_0x142f2e6d0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x142f2bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f2f050_0 .net "a", 0 0, L_0x142ff1d00;  alias, 1 drivers
v0x142f2f0f0_0 .net8 "out", 0 0, RS_0x158024910;  alias, 3 drivers, strength-aware
S_0x142f2e8c0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f2e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804fd30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142feb820 .functor NMOS 1, L_0x13804fd30, L_0x142ff1d00, C4<0>, C4<0>;
L_0x142febaf0 .functor NMOS 1, L_0x142feb820, L_0x142ff1d00, C4<0>, C4<0>;
L_0x13804fd78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142febb60 .functor PMOS 1, L_0x13804fd78, L_0x142ff1d00, C4<0>, C4<0>;
L_0x13804fdc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142febc10 .functor PMOS 1, L_0x13804fdc0, L_0x142ff1d00, C4<0>, C4<0>;
v0x142f2eb00_0 .net/2s *"_ivl_0", 0 0, L_0x13804fd30;  1 drivers
v0x142f2ebc0_0 .net/2s *"_ivl_2", 0 0, L_0x13804fd78;  1 drivers
v0x142f2ec70_0 .net/2s *"_ivl_4", 0 0, L_0x13804fdc0;  1 drivers
v0x142f2ed30_0 .net "a", 0 0, L_0x142ff1d00;  alias, 1 drivers
v0x142f2ee40_0 .net "b", 0 0, L_0x142ff1d00;  alias, 1 drivers
v0x142f2eed0_0 .net8 "o1", 0 0, L_0x142feb820;  1 drivers, strength-aware
v0x142f2ef70_0 .net8 "out", 0 0, RS_0x158024910;  alias, 3 drivers, strength-aware
S_0x142f2f190 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x142f2bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f2fb10_0 .net "a", 0 0, L_0x142ff1da0;  alias, 1 drivers
v0x142f2fbb0_0 .net8 "out", 0 0, RS_0x158024550;  alias, 3 drivers, strength-aware
S_0x142f2f380 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f2f190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804fe08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142febce0 .functor NMOS 1, L_0x13804fe08, L_0x142ff1da0, C4<0>, C4<0>;
L_0x142febdd0 .functor NMOS 1, L_0x142febce0, L_0x142ff1da0, C4<0>, C4<0>;
L_0x13804fe50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142febe80 .functor PMOS 1, L_0x13804fe50, L_0x142ff1da0, C4<0>, C4<0>;
L_0x13804fe98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142febf70 .functor PMOS 1, L_0x13804fe98, L_0x142ff1da0, C4<0>, C4<0>;
v0x142f2f5c0_0 .net/2s *"_ivl_0", 0 0, L_0x13804fe08;  1 drivers
v0x142f2f680_0 .net/2s *"_ivl_2", 0 0, L_0x13804fe50;  1 drivers
v0x142f2f730_0 .net/2s *"_ivl_4", 0 0, L_0x13804fe98;  1 drivers
v0x142f2f7f0_0 .net "a", 0 0, L_0x142ff1da0;  alias, 1 drivers
v0x142f2f900_0 .net "b", 0 0, L_0x142ff1da0;  alias, 1 drivers
v0x142f2f990_0 .net8 "o1", 0 0, L_0x142febce0;  1 drivers, strength-aware
v0x142f2fa30_0 .net8 "out", 0 0, RS_0x158024550;  alias, 3 drivers, strength-aware
S_0x142f2fc50 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x142f2bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f31460_0 .net8 "a", 0 0, RS_0x158024730;  alias, 3 drivers, strength-aware
v0x142f31580_0 .net8 "b", 0 0, RS_0x158024af0;  alias, 3 drivers, strength-aware
RS_0x158025060 .resolv tri, L_0x142fed220, L_0x142fed2d0, L_0x142fed420;
v0x142f31690_0 .net8 "nand_out1", 0 0, RS_0x158025060;  3 drivers, strength-aware
RS_0x1580251e0 .resolv tri, L_0x142fed5c0, L_0x142fed670, L_0x142fed7c0;
v0x142f31720_0 .net8 "nand_out2", 0 0, RS_0x1580251e0;  3 drivers, strength-aware
v0x142f317f0_0 .net8 "out", 0 0, RS_0x158025360;  alias, 3 drivers, strength-aware
S_0x142f2fea0 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f2fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138050240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fed170 .functor NMOS 1, L_0x138050240, RS_0x158024730, C4<0>, C4<0>;
L_0x142fed220 .functor NMOS 1, L_0x142fed170, RS_0x158024730, C4<0>, C4<0>;
L_0x138050288 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fed2d0 .functor PMOS 1, L_0x138050288, RS_0x158024730, C4<0>, C4<0>;
L_0x1380502d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fed420 .functor PMOS 1, L_0x1380502d0, RS_0x158024730, C4<0>, C4<0>;
v0x142f300d0_0 .net/2s *"_ivl_0", 0 0, L_0x138050240;  1 drivers
v0x142f30190_0 .net/2s *"_ivl_2", 0 0, L_0x138050288;  1 drivers
v0x142f30240_0 .net/2s *"_ivl_4", 0 0, L_0x1380502d0;  1 drivers
v0x142f30300_0 .net8 "a", 0 0, RS_0x158024730;  alias, 3 drivers, strength-aware
v0x142f303d0_0 .net8 "b", 0 0, RS_0x158024730;  alias, 3 drivers, strength-aware
v0x142f304a0_0 .net8 "o1", 0 0, L_0x142fed170;  1 drivers, strength-aware
v0x142f30530_0 .net8 "out", 0 0, RS_0x158025060;  alias, 3 drivers, strength-aware
S_0x142f305f0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f2fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138050318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fed4d0 .functor NMOS 1, L_0x138050318, RS_0x158024af0, C4<0>, C4<0>;
L_0x142fed5c0 .functor NMOS 1, L_0x142fed4d0, RS_0x158024af0, C4<0>, C4<0>;
L_0x138050360 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fed670 .functor PMOS 1, L_0x138050360, RS_0x158024af0, C4<0>, C4<0>;
L_0x1380503a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fed7c0 .functor PMOS 1, L_0x1380503a8, RS_0x158024af0, C4<0>, C4<0>;
v0x142f30810_0 .net/2s *"_ivl_0", 0 0, L_0x138050318;  1 drivers
v0x142f308c0_0 .net/2s *"_ivl_2", 0 0, L_0x138050360;  1 drivers
v0x142f30970_0 .net/2s *"_ivl_4", 0 0, L_0x1380503a8;  1 drivers
v0x142f30a30_0 .net8 "a", 0 0, RS_0x158024af0;  alias, 3 drivers, strength-aware
v0x142f30b00_0 .net8 "b", 0 0, RS_0x158024af0;  alias, 3 drivers, strength-aware
v0x142f30bd0_0 .net8 "o1", 0 0, L_0x142fed4d0;  1 drivers, strength-aware
v0x142f30c60_0 .net8 "out", 0 0, RS_0x1580251e0;  alias, 3 drivers, strength-aware
S_0x142f30d20 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f2fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380503f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fed870 .functor NMOS 1, L_0x1380503f0, RS_0x1580251e0, C4<0>, C4<0>;
L_0x142fed960 .functor NMOS 1, L_0x142fed870, RS_0x158025060, C4<0>, C4<0>;
L_0x138050438 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142feda10 .functor PMOS 1, L_0x138050438, RS_0x158025060, C4<0>, C4<0>;
L_0x138050480 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fedae0 .functor PMOS 1, L_0x138050480, RS_0x1580251e0, C4<0>, C4<0>;
v0x142f30f50_0 .net/2s *"_ivl_0", 0 0, L_0x1380503f0;  1 drivers
v0x142f31000_0 .net/2s *"_ivl_2", 0 0, L_0x138050438;  1 drivers
v0x142f310b0_0 .net/2s *"_ivl_4", 0 0, L_0x138050480;  1 drivers
v0x142f31170_0 .net8 "a", 0 0, RS_0x158025060;  alias, 3 drivers, strength-aware
v0x142f31220_0 .net8 "b", 0 0, RS_0x1580251e0;  alias, 3 drivers, strength-aware
v0x142f312f0_0 .net8 "o1", 0 0, L_0x142fed870;  1 drivers, strength-aware
v0x142f31380_0 .net8 "out", 0 0, RS_0x158025360;  alias, 3 drivers, strength-aware
S_0x142f32230 .scope module, "ha2" "HalfAdder" 5 6, 6 3 0, S_0x142f2a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x142f39770_0 .net8 "a", 0 0, RS_0x158025360;  alias, 3 drivers, strength-aware
v0x142f39800_0 .net "b", 0 0, L_0x142feb9d0;  alias, 1 drivers
v0x142f39990_0 .net8 "carry", 0 0, RS_0x158025870;  alias, 3 drivers, strength-aware
v0x142f39a20_0 .net8 "sum", 0 0, RS_0x158026860;  alias, 3 drivers, strength-aware
S_0x142f323a0 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x142f32230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f33460_0 .net8 "a", 0 0, RS_0x158025360;  alias, 3 drivers, strength-aware
v0x142f33500_0 .net "b", 0 0, L_0x142feb9d0;  alias, 1 drivers
RS_0x1580256f0 .resolv tri, L_0x142f398d0, L_0x142ff0c50, L_0x142ff0d00;
v0x142f335a0_0 .net8 "nand_out", 0 0, RS_0x1580256f0;  3 drivers, strength-aware
v0x142f33650_0 .net8 "out", 0 0, RS_0x158025870;  alias, 3 drivers, strength-aware
S_0x142f325b0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f323a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138050e10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff0920 .functor NMOS 1, L_0x138050e10, L_0x142feb9d0, C4<0>, C4<0>;
L_0x142f398d0 .functor NMOS 1, L_0x142ff0920, RS_0x158025360, C4<0>, C4<0>;
L_0x138050e58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff0c50 .functor PMOS 1, L_0x138050e58, RS_0x158025360, C4<0>, C4<0>;
L_0x138050ea0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff0d00 .functor PMOS 1, L_0x138050ea0, L_0x142feb9d0, C4<0>, C4<0>;
v0x142f327e0_0 .net/2s *"_ivl_0", 0 0, L_0x138050e10;  1 drivers
v0x142f32890_0 .net/2s *"_ivl_2", 0 0, L_0x138050e58;  1 drivers
v0x142f32940_0 .net/2s *"_ivl_4", 0 0, L_0x138050ea0;  1 drivers
v0x142f32a00_0 .net8 "a", 0 0, RS_0x158025360;  alias, 3 drivers, strength-aware
v0x142f32b10_0 .net "b", 0 0, L_0x142feb9d0;  alias, 1 drivers
v0x142f32bb0_0 .net8 "o1", 0 0, L_0x142ff0920;  1 drivers, strength-aware
v0x142f32c50_0 .net8 "out", 0 0, RS_0x1580256f0;  alias, 3 drivers, strength-aware
S_0x142f32d20 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f323a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138050ee8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff0dd0 .functor NMOS 1, L_0x138050ee8, RS_0x1580256f0, C4<0>, C4<0>;
L_0x142ff0ec0 .functor NMOS 1, L_0x142ff0dd0, RS_0x1580256f0, C4<0>, C4<0>;
L_0x138050f30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff1070 .functor PMOS 1, L_0x138050f30, RS_0x1580256f0, C4<0>, C4<0>;
L_0x138050f78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f3a970 .functor PMOS 1, L_0x138050f78, RS_0x1580256f0, C4<0>, C4<0>;
v0x142f32f40_0 .net/2s *"_ivl_0", 0 0, L_0x138050ee8;  1 drivers
v0x142f32ff0_0 .net/2s *"_ivl_2", 0 0, L_0x138050f30;  1 drivers
v0x142f330a0_0 .net/2s *"_ivl_4", 0 0, L_0x138050f78;  1 drivers
v0x142f33160_0 .net8 "a", 0 0, RS_0x1580256f0;  alias, 3 drivers, strength-aware
v0x142f33210_0 .net8 "b", 0 0, RS_0x1580256f0;  alias, 3 drivers, strength-aware
v0x142f33320_0 .net8 "o1", 0 0, L_0x142ff0dd0;  1 drivers, strength-aware
v0x142f333b0_0 .net8 "out", 0 0, RS_0x158025870;  alias, 3 drivers, strength-aware
S_0x142f33720 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x142f32230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f39240_0 .net8 "a", 0 0, RS_0x158025360;  alias, 3 drivers, strength-aware
RS_0x158025c30 .resolv tri, L_0x142fef2d0, L_0x142fef480, L_0x142fef510;
v0x142f392d0_0 .net8 "and1_out", 0 0, RS_0x158025c30;  3 drivers, strength-aware
RS_0x158025ff0 .resolv tri, L_0x142fefb50, L_0x142fefd00, L_0x142fefd70;
v0x142f39360_0 .net8 "and2_out", 0 0, RS_0x158025ff0;  3 drivers, strength-aware
v0x142f393f0_0 .net "b", 0 0, L_0x142feb9d0;  alias, 1 drivers
RS_0x158025e10 .resolv tri, L_0x142fee7e0, L_0x142fee890, L_0x142fee980;
v0x142f39480_0 .net8 "not_a", 0 0, RS_0x158025e10;  3 drivers, strength-aware
RS_0x158025a50 .resolv tri, L_0x142feeb40, L_0x142feebf0, L_0x142feece0;
v0x142f395d0_0 .net8 "not_b", 0 0, RS_0x158025a50;  3 drivers, strength-aware
v0x142f396e0_0 .net8 "out", 0 0, RS_0x158026860;  alias, 3 drivers, strength-aware
S_0x142f33930 .scope module, "and1" "And" 7 30, 7 3 0, S_0x142f33720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f349f0_0 .net8 "a", 0 0, RS_0x158025360;  alias, 3 drivers, strength-aware
v0x142f34a90_0 .net8 "b", 0 0, RS_0x158025a50;  alias, 3 drivers, strength-aware
RS_0x158025ab0 .resolv tri, L_0x142f39660, L_0x142fef020, L_0x142fef110;
v0x142f34b30_0 .net8 "nand_out", 0 0, RS_0x158025ab0;  3 drivers, strength-aware
v0x142f34be0_0 .net8 "out", 0 0, RS_0x158025c30;  alias, 3 drivers, strength-aware
S_0x142f33b60 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f33930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138050828 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142feedb0 .functor NMOS 1, L_0x138050828, RS_0x158025a50, C4<0>, C4<0>;
L_0x142f39660 .functor NMOS 1, L_0x142feedb0, RS_0x158025360, C4<0>, C4<0>;
L_0x138050870 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fef020 .functor PMOS 1, L_0x138050870, RS_0x158025360, C4<0>, C4<0>;
L_0x1380508b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fef110 .functor PMOS 1, L_0x1380508b8, RS_0x158025a50, C4<0>, C4<0>;
v0x142f33da0_0 .net/2s *"_ivl_0", 0 0, L_0x138050828;  1 drivers
v0x142f33e60_0 .net/2s *"_ivl_2", 0 0, L_0x138050870;  1 drivers
v0x142f33f10_0 .net/2s *"_ivl_4", 0 0, L_0x1380508b8;  1 drivers
v0x142f33fd0_0 .net8 "a", 0 0, RS_0x158025360;  alias, 3 drivers, strength-aware
v0x142f34060_0 .net8 "b", 0 0, RS_0x158025a50;  alias, 3 drivers, strength-aware
v0x142f34140_0 .net8 "o1", 0 0, L_0x142feedb0;  1 drivers, strength-aware
v0x142f341e0_0 .net8 "out", 0 0, RS_0x158025ab0;  alias, 3 drivers, strength-aware
S_0x142f342b0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f33930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138050900 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fef1e0 .functor NMOS 1, L_0x138050900, RS_0x158025ab0, C4<0>, C4<0>;
L_0x142fef2d0 .functor NMOS 1, L_0x142fef1e0, RS_0x158025ab0, C4<0>, C4<0>;
L_0x138050948 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fef480 .functor PMOS 1, L_0x138050948, RS_0x158025ab0, C4<0>, C4<0>;
L_0x138050990 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fef510 .functor PMOS 1, L_0x138050990, RS_0x158025ab0, C4<0>, C4<0>;
v0x142f344d0_0 .net/2s *"_ivl_0", 0 0, L_0x138050900;  1 drivers
v0x142f34580_0 .net/2s *"_ivl_2", 0 0, L_0x138050948;  1 drivers
v0x142f34630_0 .net/2s *"_ivl_4", 0 0, L_0x138050990;  1 drivers
v0x142f346f0_0 .net8 "a", 0 0, RS_0x158025ab0;  alias, 3 drivers, strength-aware
v0x142f347a0_0 .net8 "b", 0 0, RS_0x158025ab0;  alias, 3 drivers, strength-aware
v0x142f348b0_0 .net8 "o1", 0 0, L_0x142fef1e0;  1 drivers, strength-aware
v0x142f34940_0 .net8 "out", 0 0, RS_0x158025c30;  alias, 3 drivers, strength-aware
S_0x142f34cb0 .scope module, "and2" "And" 7 31, 7 3 0, S_0x142f33720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f35d60_0 .net8 "a", 0 0, RS_0x158025e10;  alias, 3 drivers, strength-aware
v0x142f35e00_0 .net "b", 0 0, L_0x142feb9d0;  alias, 1 drivers
RS_0x158025e70 .resolv tri, L_0x142fef730, L_0x142fef920, L_0x142fef9b0;
v0x142f35e90_0 .net8 "nand_out", 0 0, RS_0x158025e70;  3 drivers, strength-aware
v0x142f35f40_0 .net8 "out", 0 0, RS_0x158025ff0;  alias, 3 drivers, strength-aware
S_0x142f34ec0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f34cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380509d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fef680 .functor NMOS 1, L_0x1380509d8, L_0x142feb9d0, C4<0>, C4<0>;
L_0x142fef730 .functor NMOS 1, L_0x142fef680, RS_0x158025e10, C4<0>, C4<0>;
L_0x138050a20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fef920 .functor PMOS 1, L_0x138050a20, RS_0x158025e10, C4<0>, C4<0>;
L_0x138050a68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fef9b0 .functor PMOS 1, L_0x138050a68, L_0x142feb9d0, C4<0>, C4<0>;
v0x142f350f0_0 .net/2s *"_ivl_0", 0 0, L_0x1380509d8;  1 drivers
v0x142f351b0_0 .net/2s *"_ivl_2", 0 0, L_0x138050a20;  1 drivers
v0x142f35260_0 .net/2s *"_ivl_4", 0 0, L_0x138050a68;  1 drivers
v0x142f35320_0 .net8 "a", 0 0, RS_0x158025e10;  alias, 3 drivers, strength-aware
v0x142f353c0_0 .net "b", 0 0, L_0x142feb9d0;  alias, 1 drivers
v0x142f354d0_0 .net8 "o1", 0 0, L_0x142fef680;  1 drivers, strength-aware
v0x142f35560_0 .net8 "out", 0 0, RS_0x158025e70;  alias, 3 drivers, strength-aware
S_0x142f35620 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f34cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138050ab0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fefa60 .functor NMOS 1, L_0x138050ab0, RS_0x158025e70, C4<0>, C4<0>;
L_0x142fefb50 .functor NMOS 1, L_0x142fefa60, RS_0x158025e70, C4<0>, C4<0>;
L_0x138050af8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fefd00 .functor PMOS 1, L_0x138050af8, RS_0x158025e70, C4<0>, C4<0>;
L_0x138050b40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fefd70 .functor PMOS 1, L_0x138050b40, RS_0x158025e70, C4<0>, C4<0>;
v0x142f35840_0 .net/2s *"_ivl_0", 0 0, L_0x138050ab0;  1 drivers
v0x142f358f0_0 .net/2s *"_ivl_2", 0 0, L_0x138050af8;  1 drivers
v0x142f359a0_0 .net/2s *"_ivl_4", 0 0, L_0x138050b40;  1 drivers
v0x142f35a60_0 .net8 "a", 0 0, RS_0x158025e70;  alias, 3 drivers, strength-aware
v0x142f35b10_0 .net8 "b", 0 0, RS_0x158025e70;  alias, 3 drivers, strength-aware
v0x142f35c20_0 .net8 "o1", 0 0, L_0x142fefa60;  1 drivers, strength-aware
v0x142f35cb0_0 .net8 "out", 0 0, RS_0x158025ff0;  alias, 3 drivers, strength-aware
S_0x142f36010 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x142f33720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f369f0_0 .net8 "a", 0 0, RS_0x158025360;  alias, 3 drivers, strength-aware
v0x142f36a80_0 .net8 "out", 0 0, RS_0x158025e10;  alias, 3 drivers, strength-aware
S_0x142f36200 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f36010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138050678 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fee6f0 .functor NMOS 1, L_0x138050678, RS_0x158025360, C4<0>, C4<0>;
L_0x142fee7e0 .functor NMOS 1, L_0x142fee6f0, RS_0x158025360, C4<0>, C4<0>;
L_0x1380506c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fee890 .functor PMOS 1, L_0x1380506c0, RS_0x158025360, C4<0>, C4<0>;
L_0x138050708 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fee980 .functor PMOS 1, L_0x138050708, RS_0x158025360, C4<0>, C4<0>;
v0x142f36440_0 .net/2s *"_ivl_0", 0 0, L_0x138050678;  1 drivers
v0x142f36500_0 .net/2s *"_ivl_2", 0 0, L_0x1380506c0;  1 drivers
v0x142f365b0_0 .net/2s *"_ivl_4", 0 0, L_0x138050708;  1 drivers
v0x142f36670_0 .net8 "a", 0 0, RS_0x158025360;  alias, 3 drivers, strength-aware
v0x142f36800_0 .net8 "b", 0 0, RS_0x158025360;  alias, 3 drivers, strength-aware
v0x142f368d0_0 .net8 "o1", 0 0, L_0x142fee6f0;  1 drivers, strength-aware
v0x142f36960_0 .net8 "out", 0 0, RS_0x158025e10;  alias, 3 drivers, strength-aware
S_0x142f36b10 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x142f33720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f37490_0 .net "a", 0 0, L_0x142feb9d0;  alias, 1 drivers
v0x142f37530_0 .net8 "out", 0 0, RS_0x158025a50;  alias, 3 drivers, strength-aware
S_0x142f36d00 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f36b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138050750 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142feea50 .functor NMOS 1, L_0x138050750, L_0x142feb9d0, C4<0>, C4<0>;
L_0x142feeb40 .functor NMOS 1, L_0x142feea50, L_0x142feb9d0, C4<0>, C4<0>;
L_0x138050798 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142feebf0 .functor PMOS 1, L_0x138050798, L_0x142feb9d0, C4<0>, C4<0>;
L_0x1380507e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142feece0 .functor PMOS 1, L_0x1380507e0, L_0x142feb9d0, C4<0>, C4<0>;
v0x142f36f40_0 .net/2s *"_ivl_0", 0 0, L_0x138050750;  1 drivers
v0x142f37000_0 .net/2s *"_ivl_2", 0 0, L_0x138050798;  1 drivers
v0x142f370b0_0 .net/2s *"_ivl_4", 0 0, L_0x1380507e0;  1 drivers
v0x142f37170_0 .net "a", 0 0, L_0x142feb9d0;  alias, 1 drivers
v0x142f37280_0 .net "b", 0 0, L_0x142feb9d0;  alias, 1 drivers
v0x142f37310_0 .net8 "o1", 0 0, L_0x142feea50;  1 drivers, strength-aware
v0x142f373b0_0 .net8 "out", 0 0, RS_0x158025a50;  alias, 3 drivers, strength-aware
S_0x142f375d0 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x142f33720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f38de0_0 .net8 "a", 0 0, RS_0x158025c30;  alias, 3 drivers, strength-aware
v0x142f38f00_0 .net8 "b", 0 0, RS_0x158025ff0;  alias, 3 drivers, strength-aware
RS_0x158026560 .resolv tri, L_0x142feff90, L_0x142ff0040, L_0x142ff0190;
v0x142f39010_0 .net8 "nand_out1", 0 0, RS_0x158026560;  3 drivers, strength-aware
RS_0x1580266e0 .resolv tri, L_0x142ff0330, L_0x142ff03e0, L_0x142ff0530;
v0x142f390a0_0 .net8 "nand_out2", 0 0, RS_0x1580266e0;  3 drivers, strength-aware
v0x142f39170_0 .net8 "out", 0 0, RS_0x158026860;  alias, 3 drivers, strength-aware
S_0x142f37820 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f375d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138050b88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fefee0 .functor NMOS 1, L_0x138050b88, RS_0x158025c30, C4<0>, C4<0>;
L_0x142feff90 .functor NMOS 1, L_0x142fefee0, RS_0x158025c30, C4<0>, C4<0>;
L_0x138050bd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff0040 .functor PMOS 1, L_0x138050bd0, RS_0x158025c30, C4<0>, C4<0>;
L_0x138050c18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff0190 .functor PMOS 1, L_0x138050c18, RS_0x158025c30, C4<0>, C4<0>;
v0x142f37a50_0 .net/2s *"_ivl_0", 0 0, L_0x138050b88;  1 drivers
v0x142f37b10_0 .net/2s *"_ivl_2", 0 0, L_0x138050bd0;  1 drivers
v0x142f37bc0_0 .net/2s *"_ivl_4", 0 0, L_0x138050c18;  1 drivers
v0x142f37c80_0 .net8 "a", 0 0, RS_0x158025c30;  alias, 3 drivers, strength-aware
v0x142f37d50_0 .net8 "b", 0 0, RS_0x158025c30;  alias, 3 drivers, strength-aware
v0x142f37e20_0 .net8 "o1", 0 0, L_0x142fefee0;  1 drivers, strength-aware
v0x142f37eb0_0 .net8 "out", 0 0, RS_0x158026560;  alias, 3 drivers, strength-aware
S_0x142f37f70 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f375d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138050c60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff0240 .functor NMOS 1, L_0x138050c60, RS_0x158025ff0, C4<0>, C4<0>;
L_0x142ff0330 .functor NMOS 1, L_0x142ff0240, RS_0x158025ff0, C4<0>, C4<0>;
L_0x138050ca8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff03e0 .functor PMOS 1, L_0x138050ca8, RS_0x158025ff0, C4<0>, C4<0>;
L_0x138050cf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff0530 .functor PMOS 1, L_0x138050cf0, RS_0x158025ff0, C4<0>, C4<0>;
v0x142f38190_0 .net/2s *"_ivl_0", 0 0, L_0x138050c60;  1 drivers
v0x142f38240_0 .net/2s *"_ivl_2", 0 0, L_0x138050ca8;  1 drivers
v0x142f382f0_0 .net/2s *"_ivl_4", 0 0, L_0x138050cf0;  1 drivers
v0x142f383b0_0 .net8 "a", 0 0, RS_0x158025ff0;  alias, 3 drivers, strength-aware
v0x142f38480_0 .net8 "b", 0 0, RS_0x158025ff0;  alias, 3 drivers, strength-aware
v0x142f38550_0 .net8 "o1", 0 0, L_0x142ff0240;  1 drivers, strength-aware
v0x142f385e0_0 .net8 "out", 0 0, RS_0x1580266e0;  alias, 3 drivers, strength-aware
S_0x142f386a0 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f375d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138050d38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff05e0 .functor NMOS 1, L_0x138050d38, RS_0x1580266e0, C4<0>, C4<0>;
L_0x142ff06d0 .functor NMOS 1, L_0x142ff05e0, RS_0x158026560, C4<0>, C4<0>;
L_0x138050d80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff0780 .functor PMOS 1, L_0x138050d80, RS_0x158026560, C4<0>, C4<0>;
L_0x138050dc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff0850 .functor PMOS 1, L_0x138050dc8, RS_0x1580266e0, C4<0>, C4<0>;
v0x142f388d0_0 .net/2s *"_ivl_0", 0 0, L_0x138050d38;  1 drivers
v0x142f38980_0 .net/2s *"_ivl_2", 0 0, L_0x138050d80;  1 drivers
v0x142f38a30_0 .net/2s *"_ivl_4", 0 0, L_0x138050dc8;  1 drivers
v0x142f38af0_0 .net8 "a", 0 0, RS_0x158026560;  alias, 3 drivers, strength-aware
v0x142f38ba0_0 .net8 "b", 0 0, RS_0x1580266e0;  alias, 3 drivers, strength-aware
v0x142f38c70_0 .net8 "o1", 0 0, L_0x142ff05e0;  1 drivers, strength-aware
v0x142f38d00_0 .net8 "out", 0 0, RS_0x158026860;  alias, 3 drivers, strength-aware
S_0x142f39ab0 .scope module, "or_gate" "Or" 5 7, 7 9 0, S_0x142f2a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f3b260_0 .net8 "a", 0 0, RS_0x158024370;  alias, 3 drivers, strength-aware
v0x142f3b300_0 .net8 "b", 0 0, RS_0x158025870;  alias, 3 drivers, strength-aware
RS_0x158026bc0 .resolv tri, L_0x142ff1330, L_0x142ff13e0, L_0x142ff1530;
v0x142f3b3a0_0 .net8 "nand_out1", 0 0, RS_0x158026bc0;  3 drivers, strength-aware
RS_0x158026d40 .resolv tri, L_0x142ff16d0, L_0x142ff1780, L_0x142ff18d0;
v0x142f3b470_0 .net8 "nand_out2", 0 0, RS_0x158026d40;  3 drivers, strength-aware
v0x142f3b540_0 .net8 "out", 0 0, RS_0x158026ec0;  alias, 3 drivers, strength-aware
S_0x142f39c70 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f39ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138050fc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff1240 .functor NMOS 1, L_0x138050fc0, RS_0x158024370, C4<0>, C4<0>;
L_0x142ff1330 .functor NMOS 1, L_0x142ff1240, RS_0x158024370, C4<0>, C4<0>;
L_0x138051008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff13e0 .functor PMOS 1, L_0x138051008, RS_0x158024370, C4<0>, C4<0>;
L_0x138051050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff1530 .functor PMOS 1, L_0x138051050, RS_0x158024370, C4<0>, C4<0>;
v0x142f39ea0_0 .net/2s *"_ivl_0", 0 0, L_0x138050fc0;  1 drivers
v0x142f39f50_0 .net/2s *"_ivl_2", 0 0, L_0x138051008;  1 drivers
v0x142f3a000_0 .net/2s *"_ivl_4", 0 0, L_0x138051050;  1 drivers
v0x142f3a0c0_0 .net8 "a", 0 0, RS_0x158024370;  alias, 3 drivers, strength-aware
v0x142f3a150_0 .net8 "b", 0 0, RS_0x158024370;  alias, 3 drivers, strength-aware
v0x142f3a2a0_0 .net8 "o1", 0 0, L_0x142ff1240;  1 drivers, strength-aware
v0x142f3a330_0 .net8 "out", 0 0, RS_0x158026bc0;  alias, 3 drivers, strength-aware
S_0x142f3a410 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f39ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138051098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff15e0 .functor NMOS 1, L_0x138051098, RS_0x158025870, C4<0>, C4<0>;
L_0x142ff16d0 .functor NMOS 1, L_0x142ff15e0, RS_0x158025870, C4<0>, C4<0>;
L_0x1380510e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff1780 .functor PMOS 1, L_0x1380510e0, RS_0x158025870, C4<0>, C4<0>;
L_0x138051128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff18d0 .functor PMOS 1, L_0x138051128, RS_0x158025870, C4<0>, C4<0>;
v0x142f3a620_0 .net/2s *"_ivl_0", 0 0, L_0x138051098;  1 drivers
v0x142f3a6b0_0 .net/2s *"_ivl_2", 0 0, L_0x1380510e0;  1 drivers
v0x142f3a750_0 .net/2s *"_ivl_4", 0 0, L_0x138051128;  1 drivers
v0x142f3a810_0 .net8 "a", 0 0, RS_0x158025870;  alias, 3 drivers, strength-aware
v0x142f3a8a0_0 .net8 "b", 0 0, RS_0x158025870;  alias, 3 drivers, strength-aware
v0x142f3a9f0_0 .net8 "o1", 0 0, L_0x142ff15e0;  1 drivers, strength-aware
v0x142f3aa80_0 .net8 "out", 0 0, RS_0x158026d40;  alias, 3 drivers, strength-aware
S_0x142f3ab60 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f39ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138051170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff1980 .functor NMOS 1, L_0x138051170, RS_0x158026d40, C4<0>, C4<0>;
L_0x142ff1a70 .functor NMOS 1, L_0x142ff1980, RS_0x158026bc0, C4<0>, C4<0>;
L_0x1380511b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff1b20 .functor PMOS 1, L_0x1380511b8, RS_0x158026bc0, C4<0>, C4<0>;
L_0x138051200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff1c50 .functor PMOS 1, L_0x138051200, RS_0x158026d40, C4<0>, C4<0>;
v0x142f3ad70_0 .net/2s *"_ivl_0", 0 0, L_0x138051170;  1 drivers
v0x142f3ae00_0 .net/2s *"_ivl_2", 0 0, L_0x1380511b8;  1 drivers
v0x142f3aeb0_0 .net/2s *"_ivl_4", 0 0, L_0x138051200;  1 drivers
v0x142f3af70_0 .net8 "a", 0 0, RS_0x158026bc0;  alias, 3 drivers, strength-aware
v0x142f3b020_0 .net8 "b", 0 0, RS_0x158026d40;  alias, 3 drivers, strength-aware
v0x142f3b0f0_0 .net8 "o1", 0 0, L_0x142ff1980;  1 drivers, strength-aware
v0x142f3b180_0 .net8 "out", 0 0, RS_0x158026ec0;  alias, 3 drivers, strength-aware
S_0x142f3bbc0 .scope module, "fa13" "FullAdder" 4 27, 5 3 0, S_0x152e13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x142f4cc00_0 .net "a", 0 0, L_0x142ff8280;  1 drivers
v0x142f4cc90_0 .net "b", 0 0, L_0x142ff1e40;  1 drivers
RS_0x1580273a0 .resolv tri, L_0x142ff48f0, L_0x142ff4aa0, L_0x142f4b810;
v0x142f4cd20_0 .net8 "carry1", 0 0, RS_0x1580273a0;  3 drivers, strength-aware
RS_0x1580288a0 .resolv tri, L_0x142ff7440, L_0x142ff75f0, L_0x142f4bf60;
v0x142f4cdb0_0 .net8 "carry2", 0 0, RS_0x1580288a0;  3 drivers, strength-aware
v0x142f4ce40_0 .net "cin", 0 0, L_0x142ff8860;  1 drivers
v0x142f4cf10_0 .net8 "cout", 0 0, RS_0x158029ef0;  3 drivers, strength-aware
v0x142f4cfe0_0 .net8 "sum", 0 0, RS_0x158029890;  3 drivers, strength-aware
RS_0x158028390 .resolv tri, L_0x142ff3ee0, L_0x142ff3f90, L_0x142ff4060;
v0x142f4d0f0_0 .net8 "sum1", 0 0, RS_0x158028390;  3 drivers, strength-aware
S_0x142f3be00 .scope module, "ha1" "HalfAdder" 5 5, 6 3 0, S_0x142f3bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x142f433e0_0 .net "a", 0 0, L_0x142ff8280;  alias, 1 drivers
v0x142f43570_0 .net "b", 0 0, L_0x142ff1e40;  alias, 1 drivers
v0x142f43700_0 .net8 "carry", 0 0, RS_0x1580273a0;  alias, 3 drivers, strength-aware
v0x142f43790_0 .net8 "sum", 0 0, RS_0x158028390;  alias, 3 drivers, strength-aware
S_0x142f3c020 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x142f3be00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f3d0e0_0 .net "a", 0 0, L_0x142ff8280;  alias, 1 drivers
v0x142f3d180_0 .net "b", 0 0, L_0x142ff1e40;  alias, 1 drivers
RS_0x158027220 .resolv tri, L_0x142f43640, L_0x142f43470, L_0x142ff4770;
v0x142f3d230_0 .net8 "nand_out", 0 0, RS_0x158027220;  3 drivers, strength-aware
v0x142f3d2e0_0 .net8 "out", 0 0, RS_0x1580273a0;  alias, 3 drivers, strength-aware
S_0x142f3c250 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f3c020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380519e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142f47d50 .functor NMOS 1, L_0x1380519e0, L_0x142ff1e40, C4<0>, C4<0>;
L_0x142f43640 .functor NMOS 1, L_0x142f47d50, L_0x142ff8280, C4<0>, C4<0>;
L_0x138051a28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f43470 .functor PMOS 1, L_0x138051a28, L_0x142ff8280, C4<0>, C4<0>;
L_0x138051a70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff4770 .functor PMOS 1, L_0x138051a70, L_0x142ff1e40, C4<0>, C4<0>;
v0x142f3c480_0 .net/2s *"_ivl_0", 0 0, L_0x1380519e0;  1 drivers
v0x142f3c540_0 .net/2s *"_ivl_2", 0 0, L_0x138051a28;  1 drivers
v0x142f3c5f0_0 .net/2s *"_ivl_4", 0 0, L_0x138051a70;  1 drivers
v0x142f3c6b0_0 .net "a", 0 0, L_0x142ff8280;  alias, 1 drivers
v0x142f3c750_0 .net "b", 0 0, L_0x142ff1e40;  alias, 1 drivers
v0x142f3c830_0 .net8 "o1", 0 0, L_0x142f47d50;  1 drivers, strength-aware
v0x142f3c8d0_0 .net8 "out", 0 0, RS_0x158027220;  alias, 3 drivers, strength-aware
S_0x142f3c9a0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f3c020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138051ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff4820 .functor NMOS 1, L_0x138051ab8, RS_0x158027220, C4<0>, C4<0>;
L_0x142ff48f0 .functor NMOS 1, L_0x142ff4820, RS_0x158027220, C4<0>, C4<0>;
L_0x138051b00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff4aa0 .functor PMOS 1, L_0x138051b00, RS_0x158027220, C4<0>, C4<0>;
L_0x138051b48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f4b810 .functor PMOS 1, L_0x138051b48, RS_0x158027220, C4<0>, C4<0>;
v0x142f3cbc0_0 .net/2s *"_ivl_0", 0 0, L_0x138051ab8;  1 drivers
v0x142f3cc70_0 .net/2s *"_ivl_2", 0 0, L_0x138051b00;  1 drivers
v0x142f3cd20_0 .net/2s *"_ivl_4", 0 0, L_0x138051b48;  1 drivers
v0x142f3cde0_0 .net8 "a", 0 0, RS_0x158027220;  alias, 3 drivers, strength-aware
v0x142f3ce90_0 .net8 "b", 0 0, RS_0x158027220;  alias, 3 drivers, strength-aware
v0x142f3cfa0_0 .net8 "o1", 0 0, L_0x142ff4820;  1 drivers, strength-aware
v0x142f3d030_0 .net8 "out", 0 0, RS_0x1580273a0;  alias, 3 drivers, strength-aware
S_0x142f3d3b0 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x142f3be00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f42eb0_0 .net "a", 0 0, L_0x142ff8280;  alias, 1 drivers
RS_0x158027760 .resolv tri, L_0x142ff2ae0, L_0x142ff2c90, L_0x142ff2d20;
v0x142f42f40_0 .net8 "and1_out", 0 0, RS_0x158027760;  3 drivers, strength-aware
RS_0x158027b20 .resolv tri, L_0x142ff3360, L_0x142ff3510, L_0x142ff3580;
v0x142f42fd0_0 .net8 "and2_out", 0 0, RS_0x158027b20;  3 drivers, strength-aware
v0x142f43060_0 .net "b", 0 0, L_0x142ff1e40;  alias, 1 drivers
RS_0x158027940 .resolv tri, L_0x142ff1ff0, L_0x142ff20a0, L_0x142ff2190;
v0x142f430f0_0 .net8 "not_a", 0 0, RS_0x158027940;  3 drivers, strength-aware
RS_0x158027580 .resolv tri, L_0x142ff2350, L_0x142ff2400, L_0x142ff24f0;
v0x142f43240_0 .net8 "not_b", 0 0, RS_0x158027580;  3 drivers, strength-aware
v0x142f43350_0 .net8 "out", 0 0, RS_0x158028390;  alias, 3 drivers, strength-aware
S_0x142f3d5c0 .scope module, "and1" "And" 7 30, 7 3 0, S_0x142f3d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f3e6a0_0 .net "a", 0 0, L_0x142ff8280;  alias, 1 drivers
v0x142f3e740_0 .net8 "b", 0 0, RS_0x158027580;  alias, 3 drivers, strength-aware
RS_0x1580275e0 .resolv tri, L_0x142f432d0, L_0x142ff2830, L_0x142ff2920;
v0x142f3e7e0_0 .net8 "nand_out", 0 0, RS_0x1580275e0;  3 drivers, strength-aware
v0x142f3e890_0 .net8 "out", 0 0, RS_0x158027760;  alias, 3 drivers, strength-aware
S_0x142f3d7f0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f3d5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380513f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff25c0 .functor NMOS 1, L_0x1380513f8, RS_0x158027580, C4<0>, C4<0>;
L_0x142f432d0 .functor NMOS 1, L_0x142ff25c0, L_0x142ff8280, C4<0>, C4<0>;
L_0x138051440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff2830 .functor PMOS 1, L_0x138051440, L_0x142ff8280, C4<0>, C4<0>;
L_0x138051488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff2920 .functor PMOS 1, L_0x138051488, RS_0x158027580, C4<0>, C4<0>;
v0x142f3da30_0 .net/2s *"_ivl_0", 0 0, L_0x1380513f8;  1 drivers
v0x142f3daf0_0 .net/2s *"_ivl_2", 0 0, L_0x138051440;  1 drivers
v0x142f3dba0_0 .net/2s *"_ivl_4", 0 0, L_0x138051488;  1 drivers
v0x142f3dc60_0 .net "a", 0 0, L_0x142ff8280;  alias, 1 drivers
v0x142f3dd30_0 .net8 "b", 0 0, RS_0x158027580;  alias, 3 drivers, strength-aware
v0x142f3de00_0 .net8 "o1", 0 0, L_0x142ff25c0;  1 drivers, strength-aware
v0x142f3de90_0 .net8 "out", 0 0, RS_0x1580275e0;  alias, 3 drivers, strength-aware
S_0x142f3df60 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f3d5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380514d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff29f0 .functor NMOS 1, L_0x1380514d0, RS_0x1580275e0, C4<0>, C4<0>;
L_0x142ff2ae0 .functor NMOS 1, L_0x142ff29f0, RS_0x1580275e0, C4<0>, C4<0>;
L_0x138051518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff2c90 .functor PMOS 1, L_0x138051518, RS_0x1580275e0, C4<0>, C4<0>;
L_0x138051560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff2d20 .functor PMOS 1, L_0x138051560, RS_0x1580275e0, C4<0>, C4<0>;
v0x142f3e180_0 .net/2s *"_ivl_0", 0 0, L_0x1380514d0;  1 drivers
v0x142f3e230_0 .net/2s *"_ivl_2", 0 0, L_0x138051518;  1 drivers
v0x142f3e2e0_0 .net/2s *"_ivl_4", 0 0, L_0x138051560;  1 drivers
v0x142f3e3a0_0 .net8 "a", 0 0, RS_0x1580275e0;  alias, 3 drivers, strength-aware
v0x142f3e450_0 .net8 "b", 0 0, RS_0x1580275e0;  alias, 3 drivers, strength-aware
v0x142f3e560_0 .net8 "o1", 0 0, L_0x142ff29f0;  1 drivers, strength-aware
v0x142f3e5f0_0 .net8 "out", 0 0, RS_0x158027760;  alias, 3 drivers, strength-aware
S_0x142f3e960 .scope module, "and2" "And" 7 31, 7 3 0, S_0x142f3d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f3fa10_0 .net8 "a", 0 0, RS_0x158027940;  alias, 3 drivers, strength-aware
v0x142f3fab0_0 .net "b", 0 0, L_0x142ff1e40;  alias, 1 drivers
RS_0x1580279a0 .resolv tri, L_0x142ff2f40, L_0x142ff3130, L_0x142ff31c0;
v0x142f3fb40_0 .net8 "nand_out", 0 0, RS_0x1580279a0;  3 drivers, strength-aware
v0x142f3fbf0_0 .net8 "out", 0 0, RS_0x158027b20;  alias, 3 drivers, strength-aware
S_0x142f3eb70 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f3e960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380515a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff2e90 .functor NMOS 1, L_0x1380515a8, L_0x142ff1e40, C4<0>, C4<0>;
L_0x142ff2f40 .functor NMOS 1, L_0x142ff2e90, RS_0x158027940, C4<0>, C4<0>;
L_0x1380515f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff3130 .functor PMOS 1, L_0x1380515f0, RS_0x158027940, C4<0>, C4<0>;
L_0x138051638 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff31c0 .functor PMOS 1, L_0x138051638, L_0x142ff1e40, C4<0>, C4<0>;
v0x142f3eda0_0 .net/2s *"_ivl_0", 0 0, L_0x1380515a8;  1 drivers
v0x142f3ee60_0 .net/2s *"_ivl_2", 0 0, L_0x1380515f0;  1 drivers
v0x142f3ef10_0 .net/2s *"_ivl_4", 0 0, L_0x138051638;  1 drivers
v0x142f3efd0_0 .net8 "a", 0 0, RS_0x158027940;  alias, 3 drivers, strength-aware
v0x142f3f070_0 .net "b", 0 0, L_0x142ff1e40;  alias, 1 drivers
v0x142f3f180_0 .net8 "o1", 0 0, L_0x142ff2e90;  1 drivers, strength-aware
v0x142f3f210_0 .net8 "out", 0 0, RS_0x1580279a0;  alias, 3 drivers, strength-aware
S_0x142f3f2d0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f3e960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138051680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff3270 .functor NMOS 1, L_0x138051680, RS_0x1580279a0, C4<0>, C4<0>;
L_0x142ff3360 .functor NMOS 1, L_0x142ff3270, RS_0x1580279a0, C4<0>, C4<0>;
L_0x1380516c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff3510 .functor PMOS 1, L_0x1380516c8, RS_0x1580279a0, C4<0>, C4<0>;
L_0x138051710 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff3580 .functor PMOS 1, L_0x138051710, RS_0x1580279a0, C4<0>, C4<0>;
v0x142f3f4f0_0 .net/2s *"_ivl_0", 0 0, L_0x138051680;  1 drivers
v0x142f3f5a0_0 .net/2s *"_ivl_2", 0 0, L_0x1380516c8;  1 drivers
v0x142f3f650_0 .net/2s *"_ivl_4", 0 0, L_0x138051710;  1 drivers
v0x142f3f710_0 .net8 "a", 0 0, RS_0x1580279a0;  alias, 3 drivers, strength-aware
v0x142f3f7c0_0 .net8 "b", 0 0, RS_0x1580279a0;  alias, 3 drivers, strength-aware
v0x142f3f8d0_0 .net8 "o1", 0 0, L_0x142ff3270;  1 drivers, strength-aware
v0x142f3f960_0 .net8 "out", 0 0, RS_0x158027b20;  alias, 3 drivers, strength-aware
S_0x142f3fcc0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x142f3d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f40640_0 .net "a", 0 0, L_0x142ff8280;  alias, 1 drivers
v0x142f406e0_0 .net8 "out", 0 0, RS_0x158027940;  alias, 3 drivers, strength-aware
S_0x142f3feb0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f3fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138051248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142feba70 .functor NMOS 1, L_0x138051248, L_0x142ff8280, C4<0>, C4<0>;
L_0x142ff1ff0 .functor NMOS 1, L_0x142feba70, L_0x142ff8280, C4<0>, C4<0>;
L_0x138051290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff20a0 .functor PMOS 1, L_0x138051290, L_0x142ff8280, C4<0>, C4<0>;
L_0x1380512d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff2190 .functor PMOS 1, L_0x1380512d8, L_0x142ff8280, C4<0>, C4<0>;
v0x142f400f0_0 .net/2s *"_ivl_0", 0 0, L_0x138051248;  1 drivers
v0x142f401b0_0 .net/2s *"_ivl_2", 0 0, L_0x138051290;  1 drivers
v0x142f40260_0 .net/2s *"_ivl_4", 0 0, L_0x1380512d8;  1 drivers
v0x142f40320_0 .net "a", 0 0, L_0x142ff8280;  alias, 1 drivers
v0x142f40430_0 .net "b", 0 0, L_0x142ff8280;  alias, 1 drivers
v0x142f404c0_0 .net8 "o1", 0 0, L_0x142feba70;  1 drivers, strength-aware
v0x142f40560_0 .net8 "out", 0 0, RS_0x158027940;  alias, 3 drivers, strength-aware
S_0x142f40780 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x142f3d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f41100_0 .net "a", 0 0, L_0x142ff1e40;  alias, 1 drivers
v0x142f411a0_0 .net8 "out", 0 0, RS_0x158027580;  alias, 3 drivers, strength-aware
S_0x142f40970 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f40780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138051320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff2260 .functor NMOS 1, L_0x138051320, L_0x142ff1e40, C4<0>, C4<0>;
L_0x142ff2350 .functor NMOS 1, L_0x142ff2260, L_0x142ff1e40, C4<0>, C4<0>;
L_0x138051368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff2400 .functor PMOS 1, L_0x138051368, L_0x142ff1e40, C4<0>, C4<0>;
L_0x1380513b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff24f0 .functor PMOS 1, L_0x1380513b0, L_0x142ff1e40, C4<0>, C4<0>;
v0x142f40bb0_0 .net/2s *"_ivl_0", 0 0, L_0x138051320;  1 drivers
v0x142f40c70_0 .net/2s *"_ivl_2", 0 0, L_0x138051368;  1 drivers
v0x142f40d20_0 .net/2s *"_ivl_4", 0 0, L_0x1380513b0;  1 drivers
v0x142f40de0_0 .net "a", 0 0, L_0x142ff1e40;  alias, 1 drivers
v0x142f40ef0_0 .net "b", 0 0, L_0x142ff1e40;  alias, 1 drivers
v0x142f40f80_0 .net8 "o1", 0 0, L_0x142ff2260;  1 drivers, strength-aware
v0x142f41020_0 .net8 "out", 0 0, RS_0x158027580;  alias, 3 drivers, strength-aware
S_0x142f41240 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x142f3d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f42a50_0 .net8 "a", 0 0, RS_0x158027760;  alias, 3 drivers, strength-aware
v0x142f42b70_0 .net8 "b", 0 0, RS_0x158027b20;  alias, 3 drivers, strength-aware
RS_0x158028090 .resolv tri, L_0x142ff37a0, L_0x142ff3850, L_0x142ff39a0;
v0x142f42c80_0 .net8 "nand_out1", 0 0, RS_0x158028090;  3 drivers, strength-aware
RS_0x158028210 .resolv tri, L_0x142ff3b40, L_0x142ff3bf0, L_0x142ff3d40;
v0x142f42d10_0 .net8 "nand_out2", 0 0, RS_0x158028210;  3 drivers, strength-aware
v0x142f42de0_0 .net8 "out", 0 0, RS_0x158028390;  alias, 3 drivers, strength-aware
S_0x142f41490 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f41240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138051758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff36f0 .functor NMOS 1, L_0x138051758, RS_0x158027760, C4<0>, C4<0>;
L_0x142ff37a0 .functor NMOS 1, L_0x142ff36f0, RS_0x158027760, C4<0>, C4<0>;
L_0x1380517a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff3850 .functor PMOS 1, L_0x1380517a0, RS_0x158027760, C4<0>, C4<0>;
L_0x1380517e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff39a0 .functor PMOS 1, L_0x1380517e8, RS_0x158027760, C4<0>, C4<0>;
v0x142f416c0_0 .net/2s *"_ivl_0", 0 0, L_0x138051758;  1 drivers
v0x142f41780_0 .net/2s *"_ivl_2", 0 0, L_0x1380517a0;  1 drivers
v0x142f41830_0 .net/2s *"_ivl_4", 0 0, L_0x1380517e8;  1 drivers
v0x142f418f0_0 .net8 "a", 0 0, RS_0x158027760;  alias, 3 drivers, strength-aware
v0x142f419c0_0 .net8 "b", 0 0, RS_0x158027760;  alias, 3 drivers, strength-aware
v0x142f41a90_0 .net8 "o1", 0 0, L_0x142ff36f0;  1 drivers, strength-aware
v0x142f41b20_0 .net8 "out", 0 0, RS_0x158028090;  alias, 3 drivers, strength-aware
S_0x142f41be0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f41240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138051830 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff3a50 .functor NMOS 1, L_0x138051830, RS_0x158027b20, C4<0>, C4<0>;
L_0x142ff3b40 .functor NMOS 1, L_0x142ff3a50, RS_0x158027b20, C4<0>, C4<0>;
L_0x138051878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff3bf0 .functor PMOS 1, L_0x138051878, RS_0x158027b20, C4<0>, C4<0>;
L_0x1380518c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff3d40 .functor PMOS 1, L_0x1380518c0, RS_0x158027b20, C4<0>, C4<0>;
v0x142f41e00_0 .net/2s *"_ivl_0", 0 0, L_0x138051830;  1 drivers
v0x142f41eb0_0 .net/2s *"_ivl_2", 0 0, L_0x138051878;  1 drivers
v0x142f41f60_0 .net/2s *"_ivl_4", 0 0, L_0x1380518c0;  1 drivers
v0x142f42020_0 .net8 "a", 0 0, RS_0x158027b20;  alias, 3 drivers, strength-aware
v0x142f420f0_0 .net8 "b", 0 0, RS_0x158027b20;  alias, 3 drivers, strength-aware
v0x142f421c0_0 .net8 "o1", 0 0, L_0x142ff3a50;  1 drivers, strength-aware
v0x142f42250_0 .net8 "out", 0 0, RS_0x158028210;  alias, 3 drivers, strength-aware
S_0x142f42310 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f41240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138051908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff3df0 .functor NMOS 1, L_0x138051908, RS_0x158028210, C4<0>, C4<0>;
L_0x142ff3ee0 .functor NMOS 1, L_0x142ff3df0, RS_0x158028090, C4<0>, C4<0>;
L_0x138051950 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff3f90 .functor PMOS 1, L_0x138051950, RS_0x158028090, C4<0>, C4<0>;
L_0x138051998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff4060 .functor PMOS 1, L_0x138051998, RS_0x158028210, C4<0>, C4<0>;
v0x142f42540_0 .net/2s *"_ivl_0", 0 0, L_0x138051908;  1 drivers
v0x142f425f0_0 .net/2s *"_ivl_2", 0 0, L_0x138051950;  1 drivers
v0x142f426a0_0 .net/2s *"_ivl_4", 0 0, L_0x138051998;  1 drivers
v0x142f42760_0 .net8 "a", 0 0, RS_0x158028090;  alias, 3 drivers, strength-aware
v0x142f42810_0 .net8 "b", 0 0, RS_0x158028210;  alias, 3 drivers, strength-aware
v0x142f428e0_0 .net8 "o1", 0 0, L_0x142ff3df0;  1 drivers, strength-aware
v0x142f42970_0 .net8 "out", 0 0, RS_0x158028390;  alias, 3 drivers, strength-aware
S_0x142f43820 .scope module, "ha2" "HalfAdder" 5 6, 6 3 0, S_0x142f3bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x142f4ad60_0 .net8 "a", 0 0, RS_0x158028390;  alias, 3 drivers, strength-aware
v0x142f4adf0_0 .net "b", 0 0, L_0x142ff8860;  alias, 1 drivers
v0x142f4af80_0 .net8 "carry", 0 0, RS_0x1580288a0;  alias, 3 drivers, strength-aware
v0x142f4b010_0 .net8 "sum", 0 0, RS_0x158029890;  alias, 3 drivers, strength-aware
S_0x142f43990 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x142f43820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f44a50_0 .net8 "a", 0 0, RS_0x158028390;  alias, 3 drivers, strength-aware
v0x142f44af0_0 .net "b", 0 0, L_0x142ff8860;  alias, 1 drivers
RS_0x158028720 .resolv tri, L_0x142f4aec0, L_0x142ff71d0, L_0x142ff7280;
v0x142f44b90_0 .net8 "nand_out", 0 0, RS_0x158028720;  3 drivers, strength-aware
v0x142f44c40_0 .net8 "out", 0 0, RS_0x1580288a0;  alias, 3 drivers, strength-aware
S_0x142f43ba0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f43990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138052328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff6ea0 .functor NMOS 1, L_0x138052328, L_0x142ff8860, C4<0>, C4<0>;
L_0x142f4aec0 .functor NMOS 1, L_0x142ff6ea0, RS_0x158028390, C4<0>, C4<0>;
L_0x138052370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff71d0 .functor PMOS 1, L_0x138052370, RS_0x158028390, C4<0>, C4<0>;
L_0x1380523b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff7280 .functor PMOS 1, L_0x1380523b8, L_0x142ff8860, C4<0>, C4<0>;
v0x142f43dd0_0 .net/2s *"_ivl_0", 0 0, L_0x138052328;  1 drivers
v0x142f43e80_0 .net/2s *"_ivl_2", 0 0, L_0x138052370;  1 drivers
v0x142f43f30_0 .net/2s *"_ivl_4", 0 0, L_0x1380523b8;  1 drivers
v0x142f43ff0_0 .net8 "a", 0 0, RS_0x158028390;  alias, 3 drivers, strength-aware
v0x142f44100_0 .net "b", 0 0, L_0x142ff8860;  alias, 1 drivers
v0x142f441a0_0 .net8 "o1", 0 0, L_0x142ff6ea0;  1 drivers, strength-aware
v0x142f44240_0 .net8 "out", 0 0, RS_0x158028720;  alias, 3 drivers, strength-aware
S_0x142f44310 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f43990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138052400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff7350 .functor NMOS 1, L_0x138052400, RS_0x158028720, C4<0>, C4<0>;
L_0x142ff7440 .functor NMOS 1, L_0x142ff7350, RS_0x158028720, C4<0>, C4<0>;
L_0x138052448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff75f0 .functor PMOS 1, L_0x138052448, RS_0x158028720, C4<0>, C4<0>;
L_0x138052490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f4bf60 .functor PMOS 1, L_0x138052490, RS_0x158028720, C4<0>, C4<0>;
v0x142f44530_0 .net/2s *"_ivl_0", 0 0, L_0x138052400;  1 drivers
v0x142f445e0_0 .net/2s *"_ivl_2", 0 0, L_0x138052448;  1 drivers
v0x142f44690_0 .net/2s *"_ivl_4", 0 0, L_0x138052490;  1 drivers
v0x142f44750_0 .net8 "a", 0 0, RS_0x158028720;  alias, 3 drivers, strength-aware
v0x142f44800_0 .net8 "b", 0 0, RS_0x158028720;  alias, 3 drivers, strength-aware
v0x142f44910_0 .net8 "o1", 0 0, L_0x142ff7350;  1 drivers, strength-aware
v0x142f449a0_0 .net8 "out", 0 0, RS_0x1580288a0;  alias, 3 drivers, strength-aware
S_0x142f44d10 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x142f43820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f4a830_0 .net8 "a", 0 0, RS_0x158028390;  alias, 3 drivers, strength-aware
RS_0x158028c60 .resolv tri, L_0x142ff5850, L_0x142ff5a00, L_0x142ff5a90;
v0x142f4a8c0_0 .net8 "and1_out", 0 0, RS_0x158028c60;  3 drivers, strength-aware
RS_0x158029020 .resolv tri, L_0x142ff60d0, L_0x142ff6280, L_0x142ff62f0;
v0x142f4a950_0 .net8 "and2_out", 0 0, RS_0x158029020;  3 drivers, strength-aware
v0x142f4a9e0_0 .net "b", 0 0, L_0x142ff8860;  alias, 1 drivers
RS_0x158028e40 .resolv tri, L_0x142ff4d60, L_0x142ff4e10, L_0x142ff4f00;
v0x142f4aa70_0 .net8 "not_a", 0 0, RS_0x158028e40;  3 drivers, strength-aware
RS_0x158028a80 .resolv tri, L_0x142ff50c0, L_0x142ff5170, L_0x142ff5260;
v0x142f4abc0_0 .net8 "not_b", 0 0, RS_0x158028a80;  3 drivers, strength-aware
v0x142f4acd0_0 .net8 "out", 0 0, RS_0x158029890;  alias, 3 drivers, strength-aware
S_0x142f44f20 .scope module, "and1" "And" 7 30, 7 3 0, S_0x142f44d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f45fe0_0 .net8 "a", 0 0, RS_0x158028390;  alias, 3 drivers, strength-aware
v0x142f46080_0 .net8 "b", 0 0, RS_0x158028a80;  alias, 3 drivers, strength-aware
RS_0x158028ae0 .resolv tri, L_0x142f4ac50, L_0x142ff55a0, L_0x142ff5690;
v0x142f46120_0 .net8 "nand_out", 0 0, RS_0x158028ae0;  3 drivers, strength-aware
v0x142f461d0_0 .net8 "out", 0 0, RS_0x158028c60;  alias, 3 drivers, strength-aware
S_0x142f45150 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f44f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138051d40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff5330 .functor NMOS 1, L_0x138051d40, RS_0x158028a80, C4<0>, C4<0>;
L_0x142f4ac50 .functor NMOS 1, L_0x142ff5330, RS_0x158028390, C4<0>, C4<0>;
L_0x138051d88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff55a0 .functor PMOS 1, L_0x138051d88, RS_0x158028390, C4<0>, C4<0>;
L_0x138051dd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff5690 .functor PMOS 1, L_0x138051dd0, RS_0x158028a80, C4<0>, C4<0>;
v0x142f45390_0 .net/2s *"_ivl_0", 0 0, L_0x138051d40;  1 drivers
v0x142f45450_0 .net/2s *"_ivl_2", 0 0, L_0x138051d88;  1 drivers
v0x142f45500_0 .net/2s *"_ivl_4", 0 0, L_0x138051dd0;  1 drivers
v0x142f455c0_0 .net8 "a", 0 0, RS_0x158028390;  alias, 3 drivers, strength-aware
v0x142f45650_0 .net8 "b", 0 0, RS_0x158028a80;  alias, 3 drivers, strength-aware
v0x142f45730_0 .net8 "o1", 0 0, L_0x142ff5330;  1 drivers, strength-aware
v0x142f457d0_0 .net8 "out", 0 0, RS_0x158028ae0;  alias, 3 drivers, strength-aware
S_0x142f458a0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f44f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138051e18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff5760 .functor NMOS 1, L_0x138051e18, RS_0x158028ae0, C4<0>, C4<0>;
L_0x142ff5850 .functor NMOS 1, L_0x142ff5760, RS_0x158028ae0, C4<0>, C4<0>;
L_0x138051e60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff5a00 .functor PMOS 1, L_0x138051e60, RS_0x158028ae0, C4<0>, C4<0>;
L_0x138051ea8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff5a90 .functor PMOS 1, L_0x138051ea8, RS_0x158028ae0, C4<0>, C4<0>;
v0x142f45ac0_0 .net/2s *"_ivl_0", 0 0, L_0x138051e18;  1 drivers
v0x142f45b70_0 .net/2s *"_ivl_2", 0 0, L_0x138051e60;  1 drivers
v0x142f45c20_0 .net/2s *"_ivl_4", 0 0, L_0x138051ea8;  1 drivers
v0x142f45ce0_0 .net8 "a", 0 0, RS_0x158028ae0;  alias, 3 drivers, strength-aware
v0x142f45d90_0 .net8 "b", 0 0, RS_0x158028ae0;  alias, 3 drivers, strength-aware
v0x142f45ea0_0 .net8 "o1", 0 0, L_0x142ff5760;  1 drivers, strength-aware
v0x142f45f30_0 .net8 "out", 0 0, RS_0x158028c60;  alias, 3 drivers, strength-aware
S_0x142f462a0 .scope module, "and2" "And" 7 31, 7 3 0, S_0x142f44d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f47350_0 .net8 "a", 0 0, RS_0x158028e40;  alias, 3 drivers, strength-aware
v0x142f473f0_0 .net "b", 0 0, L_0x142ff8860;  alias, 1 drivers
RS_0x158028ea0 .resolv tri, L_0x142ff5cb0, L_0x142ff5ea0, L_0x142ff5f30;
v0x142f47480_0 .net8 "nand_out", 0 0, RS_0x158028ea0;  3 drivers, strength-aware
v0x142f47530_0 .net8 "out", 0 0, RS_0x158029020;  alias, 3 drivers, strength-aware
S_0x142f464b0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f462a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138051ef0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff5c00 .functor NMOS 1, L_0x138051ef0, L_0x142ff8860, C4<0>, C4<0>;
L_0x142ff5cb0 .functor NMOS 1, L_0x142ff5c00, RS_0x158028e40, C4<0>, C4<0>;
L_0x138051f38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff5ea0 .functor PMOS 1, L_0x138051f38, RS_0x158028e40, C4<0>, C4<0>;
L_0x138051f80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff5f30 .functor PMOS 1, L_0x138051f80, L_0x142ff8860, C4<0>, C4<0>;
v0x142f466e0_0 .net/2s *"_ivl_0", 0 0, L_0x138051ef0;  1 drivers
v0x142f467a0_0 .net/2s *"_ivl_2", 0 0, L_0x138051f38;  1 drivers
v0x142f46850_0 .net/2s *"_ivl_4", 0 0, L_0x138051f80;  1 drivers
v0x142f46910_0 .net8 "a", 0 0, RS_0x158028e40;  alias, 3 drivers, strength-aware
v0x142f469b0_0 .net "b", 0 0, L_0x142ff8860;  alias, 1 drivers
v0x142f46ac0_0 .net8 "o1", 0 0, L_0x142ff5c00;  1 drivers, strength-aware
v0x142f46b50_0 .net8 "out", 0 0, RS_0x158028ea0;  alias, 3 drivers, strength-aware
S_0x142f46c10 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f462a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138051fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff5fe0 .functor NMOS 1, L_0x138051fc8, RS_0x158028ea0, C4<0>, C4<0>;
L_0x142ff60d0 .functor NMOS 1, L_0x142ff5fe0, RS_0x158028ea0, C4<0>, C4<0>;
L_0x138052010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff6280 .functor PMOS 1, L_0x138052010, RS_0x158028ea0, C4<0>, C4<0>;
L_0x138052058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff62f0 .functor PMOS 1, L_0x138052058, RS_0x158028ea0, C4<0>, C4<0>;
v0x142f46e30_0 .net/2s *"_ivl_0", 0 0, L_0x138051fc8;  1 drivers
v0x142f46ee0_0 .net/2s *"_ivl_2", 0 0, L_0x138052010;  1 drivers
v0x142f46f90_0 .net/2s *"_ivl_4", 0 0, L_0x138052058;  1 drivers
v0x142f47050_0 .net8 "a", 0 0, RS_0x158028ea0;  alias, 3 drivers, strength-aware
v0x142f47100_0 .net8 "b", 0 0, RS_0x158028ea0;  alias, 3 drivers, strength-aware
v0x142f47210_0 .net8 "o1", 0 0, L_0x142ff5fe0;  1 drivers, strength-aware
v0x142f472a0_0 .net8 "out", 0 0, RS_0x158029020;  alias, 3 drivers, strength-aware
S_0x142f47600 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x142f44d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f47fe0_0 .net8 "a", 0 0, RS_0x158028390;  alias, 3 drivers, strength-aware
v0x142f48070_0 .net8 "out", 0 0, RS_0x158028e40;  alias, 3 drivers, strength-aware
S_0x142f477f0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f47600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138051b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff4c70 .functor NMOS 1, L_0x138051b90, RS_0x158028390, C4<0>, C4<0>;
L_0x142ff4d60 .functor NMOS 1, L_0x142ff4c70, RS_0x158028390, C4<0>, C4<0>;
L_0x138051bd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff4e10 .functor PMOS 1, L_0x138051bd8, RS_0x158028390, C4<0>, C4<0>;
L_0x138051c20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff4f00 .functor PMOS 1, L_0x138051c20, RS_0x158028390, C4<0>, C4<0>;
v0x142f47a30_0 .net/2s *"_ivl_0", 0 0, L_0x138051b90;  1 drivers
v0x142f47af0_0 .net/2s *"_ivl_2", 0 0, L_0x138051bd8;  1 drivers
v0x142f47ba0_0 .net/2s *"_ivl_4", 0 0, L_0x138051c20;  1 drivers
v0x142f47c60_0 .net8 "a", 0 0, RS_0x158028390;  alias, 3 drivers, strength-aware
v0x142f47df0_0 .net8 "b", 0 0, RS_0x158028390;  alias, 3 drivers, strength-aware
v0x142f47ec0_0 .net8 "o1", 0 0, L_0x142ff4c70;  1 drivers, strength-aware
v0x142f47f50_0 .net8 "out", 0 0, RS_0x158028e40;  alias, 3 drivers, strength-aware
S_0x142f48100 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x142f44d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f48a80_0 .net "a", 0 0, L_0x142ff8860;  alias, 1 drivers
v0x142f48b20_0 .net8 "out", 0 0, RS_0x158028a80;  alias, 3 drivers, strength-aware
S_0x142f482f0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f48100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138051c68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff4fd0 .functor NMOS 1, L_0x138051c68, L_0x142ff8860, C4<0>, C4<0>;
L_0x142ff50c0 .functor NMOS 1, L_0x142ff4fd0, L_0x142ff8860, C4<0>, C4<0>;
L_0x138051cb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff5170 .functor PMOS 1, L_0x138051cb0, L_0x142ff8860, C4<0>, C4<0>;
L_0x138051cf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff5260 .functor PMOS 1, L_0x138051cf8, L_0x142ff8860, C4<0>, C4<0>;
v0x142f48530_0 .net/2s *"_ivl_0", 0 0, L_0x138051c68;  1 drivers
v0x142f485f0_0 .net/2s *"_ivl_2", 0 0, L_0x138051cb0;  1 drivers
v0x142f486a0_0 .net/2s *"_ivl_4", 0 0, L_0x138051cf8;  1 drivers
v0x142f48760_0 .net "a", 0 0, L_0x142ff8860;  alias, 1 drivers
v0x142f48870_0 .net "b", 0 0, L_0x142ff8860;  alias, 1 drivers
v0x142f48900_0 .net8 "o1", 0 0, L_0x142ff4fd0;  1 drivers, strength-aware
v0x142f489a0_0 .net8 "out", 0 0, RS_0x158028a80;  alias, 3 drivers, strength-aware
S_0x142f48bc0 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x142f44d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f4a3d0_0 .net8 "a", 0 0, RS_0x158028c60;  alias, 3 drivers, strength-aware
v0x142f4a4f0_0 .net8 "b", 0 0, RS_0x158029020;  alias, 3 drivers, strength-aware
RS_0x158029590 .resolv tri, L_0x142ff6510, L_0x142ff65c0, L_0x142ff6710;
v0x142f4a600_0 .net8 "nand_out1", 0 0, RS_0x158029590;  3 drivers, strength-aware
RS_0x158029710 .resolv tri, L_0x142ff68b0, L_0x142ff6960, L_0x142ff6ab0;
v0x142f4a690_0 .net8 "nand_out2", 0 0, RS_0x158029710;  3 drivers, strength-aware
v0x142f4a760_0 .net8 "out", 0 0, RS_0x158029890;  alias, 3 drivers, strength-aware
S_0x142f48e10 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f48bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380520a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff6460 .functor NMOS 1, L_0x1380520a0, RS_0x158028c60, C4<0>, C4<0>;
L_0x142ff6510 .functor NMOS 1, L_0x142ff6460, RS_0x158028c60, C4<0>, C4<0>;
L_0x1380520e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff65c0 .functor PMOS 1, L_0x1380520e8, RS_0x158028c60, C4<0>, C4<0>;
L_0x138052130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff6710 .functor PMOS 1, L_0x138052130, RS_0x158028c60, C4<0>, C4<0>;
v0x142f49040_0 .net/2s *"_ivl_0", 0 0, L_0x1380520a0;  1 drivers
v0x142f49100_0 .net/2s *"_ivl_2", 0 0, L_0x1380520e8;  1 drivers
v0x142f491b0_0 .net/2s *"_ivl_4", 0 0, L_0x138052130;  1 drivers
v0x142f49270_0 .net8 "a", 0 0, RS_0x158028c60;  alias, 3 drivers, strength-aware
v0x142f49340_0 .net8 "b", 0 0, RS_0x158028c60;  alias, 3 drivers, strength-aware
v0x142f49410_0 .net8 "o1", 0 0, L_0x142ff6460;  1 drivers, strength-aware
v0x142f494a0_0 .net8 "out", 0 0, RS_0x158029590;  alias, 3 drivers, strength-aware
S_0x142f49560 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f48bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138052178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff67c0 .functor NMOS 1, L_0x138052178, RS_0x158029020, C4<0>, C4<0>;
L_0x142ff68b0 .functor NMOS 1, L_0x142ff67c0, RS_0x158029020, C4<0>, C4<0>;
L_0x1380521c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff6960 .functor PMOS 1, L_0x1380521c0, RS_0x158029020, C4<0>, C4<0>;
L_0x138052208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff6ab0 .functor PMOS 1, L_0x138052208, RS_0x158029020, C4<0>, C4<0>;
v0x142f49780_0 .net/2s *"_ivl_0", 0 0, L_0x138052178;  1 drivers
v0x142f49830_0 .net/2s *"_ivl_2", 0 0, L_0x1380521c0;  1 drivers
v0x142f498e0_0 .net/2s *"_ivl_4", 0 0, L_0x138052208;  1 drivers
v0x142f499a0_0 .net8 "a", 0 0, RS_0x158029020;  alias, 3 drivers, strength-aware
v0x142f49a70_0 .net8 "b", 0 0, RS_0x158029020;  alias, 3 drivers, strength-aware
v0x142f49b40_0 .net8 "o1", 0 0, L_0x142ff67c0;  1 drivers, strength-aware
v0x142f49bd0_0 .net8 "out", 0 0, RS_0x158029710;  alias, 3 drivers, strength-aware
S_0x142f49c90 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f48bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138052250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff6b60 .functor NMOS 1, L_0x138052250, RS_0x158029710, C4<0>, C4<0>;
L_0x142ff6c50 .functor NMOS 1, L_0x142ff6b60, RS_0x158029590, C4<0>, C4<0>;
L_0x138052298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff6d00 .functor PMOS 1, L_0x138052298, RS_0x158029590, C4<0>, C4<0>;
L_0x1380522e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff6dd0 .functor PMOS 1, L_0x1380522e0, RS_0x158029710, C4<0>, C4<0>;
v0x142f49ec0_0 .net/2s *"_ivl_0", 0 0, L_0x138052250;  1 drivers
v0x142f49f70_0 .net/2s *"_ivl_2", 0 0, L_0x138052298;  1 drivers
v0x142f4a020_0 .net/2s *"_ivl_4", 0 0, L_0x1380522e0;  1 drivers
v0x142f4a0e0_0 .net8 "a", 0 0, RS_0x158029590;  alias, 3 drivers, strength-aware
v0x142f4a190_0 .net8 "b", 0 0, RS_0x158029710;  alias, 3 drivers, strength-aware
v0x142f4a260_0 .net8 "o1", 0 0, L_0x142ff6b60;  1 drivers, strength-aware
v0x142f4a2f0_0 .net8 "out", 0 0, RS_0x158029890;  alias, 3 drivers, strength-aware
S_0x142f4b0a0 .scope module, "or_gate" "Or" 5 7, 7 9 0, S_0x142f3bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f4c850_0 .net8 "a", 0 0, RS_0x1580273a0;  alias, 3 drivers, strength-aware
v0x142f4c8f0_0 .net8 "b", 0 0, RS_0x1580288a0;  alias, 3 drivers, strength-aware
RS_0x158029bf0 .resolv tri, L_0x142ff78b0, L_0x142ff7960, L_0x142ff7ab0;
v0x142f4c990_0 .net8 "nand_out1", 0 0, RS_0x158029bf0;  3 drivers, strength-aware
RS_0x158029d70 .resolv tri, L_0x142ff7c50, L_0x142ff7d00, L_0x142ff7e50;
v0x142f4ca60_0 .net8 "nand_out2", 0 0, RS_0x158029d70;  3 drivers, strength-aware
v0x142f4cb30_0 .net8 "out", 0 0, RS_0x158029ef0;  alias, 3 drivers, strength-aware
S_0x142f4b260 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f4b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380524d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff77c0 .functor NMOS 1, L_0x1380524d8, RS_0x1580273a0, C4<0>, C4<0>;
L_0x142ff78b0 .functor NMOS 1, L_0x142ff77c0, RS_0x1580273a0, C4<0>, C4<0>;
L_0x138052520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff7960 .functor PMOS 1, L_0x138052520, RS_0x1580273a0, C4<0>, C4<0>;
L_0x138052568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff7ab0 .functor PMOS 1, L_0x138052568, RS_0x1580273a0, C4<0>, C4<0>;
v0x142f4b490_0 .net/2s *"_ivl_0", 0 0, L_0x1380524d8;  1 drivers
v0x142f4b540_0 .net/2s *"_ivl_2", 0 0, L_0x138052520;  1 drivers
v0x142f4b5f0_0 .net/2s *"_ivl_4", 0 0, L_0x138052568;  1 drivers
v0x142f4b6b0_0 .net8 "a", 0 0, RS_0x1580273a0;  alias, 3 drivers, strength-aware
v0x142f4b740_0 .net8 "b", 0 0, RS_0x1580273a0;  alias, 3 drivers, strength-aware
v0x142f4b890_0 .net8 "o1", 0 0, L_0x142ff77c0;  1 drivers, strength-aware
v0x142f4b920_0 .net8 "out", 0 0, RS_0x158029bf0;  alias, 3 drivers, strength-aware
S_0x142f4ba00 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f4b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380525b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff7b60 .functor NMOS 1, L_0x1380525b0, RS_0x1580288a0, C4<0>, C4<0>;
L_0x142ff7c50 .functor NMOS 1, L_0x142ff7b60, RS_0x1580288a0, C4<0>, C4<0>;
L_0x1380525f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff7d00 .functor PMOS 1, L_0x1380525f8, RS_0x1580288a0, C4<0>, C4<0>;
L_0x138052640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff7e50 .functor PMOS 1, L_0x138052640, RS_0x1580288a0, C4<0>, C4<0>;
v0x142f4bc10_0 .net/2s *"_ivl_0", 0 0, L_0x1380525b0;  1 drivers
v0x142f4bca0_0 .net/2s *"_ivl_2", 0 0, L_0x1380525f8;  1 drivers
v0x142f4bd40_0 .net/2s *"_ivl_4", 0 0, L_0x138052640;  1 drivers
v0x142f4be00_0 .net8 "a", 0 0, RS_0x1580288a0;  alias, 3 drivers, strength-aware
v0x142f4be90_0 .net8 "b", 0 0, RS_0x1580288a0;  alias, 3 drivers, strength-aware
v0x142f4bfe0_0 .net8 "o1", 0 0, L_0x142ff7b60;  1 drivers, strength-aware
v0x142f4c070_0 .net8 "out", 0 0, RS_0x158029d70;  alias, 3 drivers, strength-aware
S_0x142f4c150 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f4b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138052688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff7f00 .functor NMOS 1, L_0x138052688, RS_0x158029d70, C4<0>, C4<0>;
L_0x142ff7ff0 .functor NMOS 1, L_0x142ff7f00, RS_0x158029bf0, C4<0>, C4<0>;
L_0x1380526d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff80a0 .functor PMOS 1, L_0x1380526d0, RS_0x158029bf0, C4<0>, C4<0>;
L_0x138052718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff81d0 .functor PMOS 1, L_0x138052718, RS_0x158029d70, C4<0>, C4<0>;
v0x142f4c360_0 .net/2s *"_ivl_0", 0 0, L_0x138052688;  1 drivers
v0x142f4c3f0_0 .net/2s *"_ivl_2", 0 0, L_0x1380526d0;  1 drivers
v0x142f4c4a0_0 .net/2s *"_ivl_4", 0 0, L_0x138052718;  1 drivers
v0x142f4c560_0 .net8 "a", 0 0, RS_0x158029bf0;  alias, 3 drivers, strength-aware
v0x142f4c610_0 .net8 "b", 0 0, RS_0x158029d70;  alias, 3 drivers, strength-aware
v0x142f4c6e0_0 .net8 "o1", 0 0, L_0x142ff7f00;  1 drivers, strength-aware
v0x142f4c770_0 .net8 "out", 0 0, RS_0x158029ef0;  alias, 3 drivers, strength-aware
S_0x142f4d1b0 .scope module, "fa14" "FullAdder" 4 28, 5 3 0, S_0x152e13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x142f5e1f0_0 .net "a", 0 0, L_0x142ffec10;  1 drivers
v0x142f5e280_0 .net "b", 0 0, L_0x142ffecb0;  1 drivers
RS_0x15802a3d0 .resolv tri, L_0x142ffb280, L_0x142ffb430, L_0x142f5ce00;
v0x142f5e310_0 .net8 "carry1", 0 0, RS_0x15802a3d0;  3 drivers, strength-aware
RS_0x15802b8d0 .resolv tri, L_0x142ffddd0, L_0x142ffdf80, L_0x142f5d550;
v0x142f5e3a0_0 .net8 "carry2", 0 0, RS_0x15802b8d0;  3 drivers, strength-aware
v0x142f5e430_0 .net "cin", 0 0, L_0x142ff8900;  1 drivers
v0x142f5e500_0 .net8 "cout", 0 0, RS_0x15802cf20;  3 drivers, strength-aware
v0x142f5e5d0_0 .net8 "sum", 0 0, RS_0x15802c8c0;  3 drivers, strength-aware
RS_0x15802b3c0 .resolv tri, L_0x142ffa870, L_0x142ffa920, L_0x142ffa9f0;
v0x142f5e6e0_0 .net8 "sum1", 0 0, RS_0x15802b3c0;  3 drivers, strength-aware
S_0x142f4d3f0 .scope module, "ha1" "HalfAdder" 5 5, 6 3 0, S_0x142f4d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x142f549d0_0 .net "a", 0 0, L_0x142ffec10;  alias, 1 drivers
v0x142f54b60_0 .net "b", 0 0, L_0x142ffecb0;  alias, 1 drivers
v0x142f54cf0_0 .net8 "carry", 0 0, RS_0x15802a3d0;  alias, 3 drivers, strength-aware
v0x142f54d80_0 .net8 "sum", 0 0, RS_0x15802b3c0;  alias, 3 drivers, strength-aware
S_0x142f4d610 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x142f4d3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f4e6d0_0 .net "a", 0 0, L_0x142ffec10;  alias, 1 drivers
v0x142f4e770_0 .net "b", 0 0, L_0x142ffecb0;  alias, 1 drivers
RS_0x15802a250 .resolv tri, L_0x142f54c30, L_0x142f54a60, L_0x142ffb100;
v0x142f4e820_0 .net8 "nand_out", 0 0, RS_0x15802a250;  3 drivers, strength-aware
v0x142f4e8d0_0 .net8 "out", 0 0, RS_0x15802a3d0;  alias, 3 drivers, strength-aware
S_0x142f4d840 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f4d610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138052ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142f59340 .functor NMOS 1, L_0x138052ef8, L_0x142ffecb0, C4<0>, C4<0>;
L_0x142f54c30 .functor NMOS 1, L_0x142f59340, L_0x142ffec10, C4<0>, C4<0>;
L_0x138052f40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f54a60 .functor PMOS 1, L_0x138052f40, L_0x142ffec10, C4<0>, C4<0>;
L_0x138052f88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffb100 .functor PMOS 1, L_0x138052f88, L_0x142ffecb0, C4<0>, C4<0>;
v0x142f4da70_0 .net/2s *"_ivl_0", 0 0, L_0x138052ef8;  1 drivers
v0x142f4db30_0 .net/2s *"_ivl_2", 0 0, L_0x138052f40;  1 drivers
v0x142f4dbe0_0 .net/2s *"_ivl_4", 0 0, L_0x138052f88;  1 drivers
v0x142f4dca0_0 .net "a", 0 0, L_0x142ffec10;  alias, 1 drivers
v0x142f4dd40_0 .net "b", 0 0, L_0x142ffecb0;  alias, 1 drivers
v0x142f4de20_0 .net8 "o1", 0 0, L_0x142f59340;  1 drivers, strength-aware
v0x142f4dec0_0 .net8 "out", 0 0, RS_0x15802a250;  alias, 3 drivers, strength-aware
S_0x142f4df90 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f4d610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138052fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffb1b0 .functor NMOS 1, L_0x138052fd0, RS_0x15802a250, C4<0>, C4<0>;
L_0x142ffb280 .functor NMOS 1, L_0x142ffb1b0, RS_0x15802a250, C4<0>, C4<0>;
L_0x138053018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffb430 .functor PMOS 1, L_0x138053018, RS_0x15802a250, C4<0>, C4<0>;
L_0x138053060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f5ce00 .functor PMOS 1, L_0x138053060, RS_0x15802a250, C4<0>, C4<0>;
v0x142f4e1b0_0 .net/2s *"_ivl_0", 0 0, L_0x138052fd0;  1 drivers
v0x142f4e260_0 .net/2s *"_ivl_2", 0 0, L_0x138053018;  1 drivers
v0x142f4e310_0 .net/2s *"_ivl_4", 0 0, L_0x138053060;  1 drivers
v0x142f4e3d0_0 .net8 "a", 0 0, RS_0x15802a250;  alias, 3 drivers, strength-aware
v0x142f4e480_0 .net8 "b", 0 0, RS_0x15802a250;  alias, 3 drivers, strength-aware
v0x142f4e590_0 .net8 "o1", 0 0, L_0x142ffb1b0;  1 drivers, strength-aware
v0x142f4e620_0 .net8 "out", 0 0, RS_0x15802a3d0;  alias, 3 drivers, strength-aware
S_0x142f4e9a0 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x142f4d3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f544a0_0 .net "a", 0 0, L_0x142ffec10;  alias, 1 drivers
RS_0x15802a790 .resolv tri, L_0x142ff9470, L_0x142ff9620, L_0x142ff96b0;
v0x142f54530_0 .net8 "and1_out", 0 0, RS_0x15802a790;  3 drivers, strength-aware
RS_0x15802ab50 .resolv tri, L_0x142ff9cf0, L_0x142ff9ea0, L_0x142ff9f10;
v0x142f545c0_0 .net8 "and2_out", 0 0, RS_0x15802ab50;  3 drivers, strength-aware
v0x142f54650_0 .net "b", 0 0, L_0x142ffecb0;  alias, 1 drivers
RS_0x15802a970 .resolv tri, L_0x142ff8580, L_0x142ff8a50, L_0x142ff8b20;
v0x142f546e0_0 .net8 "not_a", 0 0, RS_0x15802a970;  3 drivers, strength-aware
RS_0x15802a5b0 .resolv tri, L_0x142ff8ce0, L_0x142ff8d90, L_0x142ff8e80;
v0x142f54830_0 .net8 "not_b", 0 0, RS_0x15802a5b0;  3 drivers, strength-aware
v0x142f54940_0 .net8 "out", 0 0, RS_0x15802b3c0;  alias, 3 drivers, strength-aware
S_0x142f4ebb0 .scope module, "and1" "And" 7 30, 7 3 0, S_0x142f4e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f4fc90_0 .net "a", 0 0, L_0x142ffec10;  alias, 1 drivers
v0x142f4fd30_0 .net8 "b", 0 0, RS_0x15802a5b0;  alias, 3 drivers, strength-aware
RS_0x15802a610 .resolv tri, L_0x142f548c0, L_0x142ff91c0, L_0x142ff92b0;
v0x142f4fdd0_0 .net8 "nand_out", 0 0, RS_0x15802a610;  3 drivers, strength-aware
v0x142f4fe80_0 .net8 "out", 0 0, RS_0x15802a790;  alias, 3 drivers, strength-aware
S_0x142f4ede0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f4ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138052910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff8f50 .functor NMOS 1, L_0x138052910, RS_0x15802a5b0, C4<0>, C4<0>;
L_0x142f548c0 .functor NMOS 1, L_0x142ff8f50, L_0x142ffec10, C4<0>, C4<0>;
L_0x138052958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff91c0 .functor PMOS 1, L_0x138052958, L_0x142ffec10, C4<0>, C4<0>;
L_0x1380529a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff92b0 .functor PMOS 1, L_0x1380529a0, RS_0x15802a5b0, C4<0>, C4<0>;
v0x142f4f020_0 .net/2s *"_ivl_0", 0 0, L_0x138052910;  1 drivers
v0x142f4f0e0_0 .net/2s *"_ivl_2", 0 0, L_0x138052958;  1 drivers
v0x142f4f190_0 .net/2s *"_ivl_4", 0 0, L_0x1380529a0;  1 drivers
v0x142f4f250_0 .net "a", 0 0, L_0x142ffec10;  alias, 1 drivers
v0x142f4f320_0 .net8 "b", 0 0, RS_0x15802a5b0;  alias, 3 drivers, strength-aware
v0x142f4f3f0_0 .net8 "o1", 0 0, L_0x142ff8f50;  1 drivers, strength-aware
v0x142f4f480_0 .net8 "out", 0 0, RS_0x15802a610;  alias, 3 drivers, strength-aware
S_0x142f4f550 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f4ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380529e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff9380 .functor NMOS 1, L_0x1380529e8, RS_0x15802a610, C4<0>, C4<0>;
L_0x142ff9470 .functor NMOS 1, L_0x142ff9380, RS_0x15802a610, C4<0>, C4<0>;
L_0x138052a30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff9620 .functor PMOS 1, L_0x138052a30, RS_0x15802a610, C4<0>, C4<0>;
L_0x138052a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff96b0 .functor PMOS 1, L_0x138052a78, RS_0x15802a610, C4<0>, C4<0>;
v0x142f4f770_0 .net/2s *"_ivl_0", 0 0, L_0x1380529e8;  1 drivers
v0x142f4f820_0 .net/2s *"_ivl_2", 0 0, L_0x138052a30;  1 drivers
v0x142f4f8d0_0 .net/2s *"_ivl_4", 0 0, L_0x138052a78;  1 drivers
v0x142f4f990_0 .net8 "a", 0 0, RS_0x15802a610;  alias, 3 drivers, strength-aware
v0x142f4fa40_0 .net8 "b", 0 0, RS_0x15802a610;  alias, 3 drivers, strength-aware
v0x142f4fb50_0 .net8 "o1", 0 0, L_0x142ff9380;  1 drivers, strength-aware
v0x142f4fbe0_0 .net8 "out", 0 0, RS_0x15802a790;  alias, 3 drivers, strength-aware
S_0x142f4ff50 .scope module, "and2" "And" 7 31, 7 3 0, S_0x142f4e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f51000_0 .net8 "a", 0 0, RS_0x15802a970;  alias, 3 drivers, strength-aware
v0x142f510a0_0 .net "b", 0 0, L_0x142ffecb0;  alias, 1 drivers
RS_0x15802a9d0 .resolv tri, L_0x142ff98d0, L_0x142ff9ac0, L_0x142ff9b50;
v0x142f51130_0 .net8 "nand_out", 0 0, RS_0x15802a9d0;  3 drivers, strength-aware
v0x142f511e0_0 .net8 "out", 0 0, RS_0x15802ab50;  alias, 3 drivers, strength-aware
S_0x142f50160 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f4ff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138052ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff9820 .functor NMOS 1, L_0x138052ac0, L_0x142ffecb0, C4<0>, C4<0>;
L_0x142ff98d0 .functor NMOS 1, L_0x142ff9820, RS_0x15802a970, C4<0>, C4<0>;
L_0x138052b08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff9ac0 .functor PMOS 1, L_0x138052b08, RS_0x15802a970, C4<0>, C4<0>;
L_0x138052b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff9b50 .functor PMOS 1, L_0x138052b50, L_0x142ffecb0, C4<0>, C4<0>;
v0x142f50390_0 .net/2s *"_ivl_0", 0 0, L_0x138052ac0;  1 drivers
v0x142f50450_0 .net/2s *"_ivl_2", 0 0, L_0x138052b08;  1 drivers
v0x142f50500_0 .net/2s *"_ivl_4", 0 0, L_0x138052b50;  1 drivers
v0x142f505c0_0 .net8 "a", 0 0, RS_0x15802a970;  alias, 3 drivers, strength-aware
v0x142f50660_0 .net "b", 0 0, L_0x142ffecb0;  alias, 1 drivers
v0x142f50770_0 .net8 "o1", 0 0, L_0x142ff9820;  1 drivers, strength-aware
v0x142f50800_0 .net8 "out", 0 0, RS_0x15802a9d0;  alias, 3 drivers, strength-aware
S_0x142f508c0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f4ff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138052b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff9c00 .functor NMOS 1, L_0x138052b98, RS_0x15802a9d0, C4<0>, C4<0>;
L_0x142ff9cf0 .functor NMOS 1, L_0x142ff9c00, RS_0x15802a9d0, C4<0>, C4<0>;
L_0x138052be0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff9ea0 .functor PMOS 1, L_0x138052be0, RS_0x15802a9d0, C4<0>, C4<0>;
L_0x138052c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff9f10 .functor PMOS 1, L_0x138052c28, RS_0x15802a9d0, C4<0>, C4<0>;
v0x142f50ae0_0 .net/2s *"_ivl_0", 0 0, L_0x138052b98;  1 drivers
v0x142f50b90_0 .net/2s *"_ivl_2", 0 0, L_0x138052be0;  1 drivers
v0x142f50c40_0 .net/2s *"_ivl_4", 0 0, L_0x138052c28;  1 drivers
v0x142f50d00_0 .net8 "a", 0 0, RS_0x15802a9d0;  alias, 3 drivers, strength-aware
v0x142f50db0_0 .net8 "b", 0 0, RS_0x15802a9d0;  alias, 3 drivers, strength-aware
v0x142f50ec0_0 .net8 "o1", 0 0, L_0x142ff9c00;  1 drivers, strength-aware
v0x142f50f50_0 .net8 "out", 0 0, RS_0x15802ab50;  alias, 3 drivers, strength-aware
S_0x142f512b0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x142f4e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f51c30_0 .net "a", 0 0, L_0x142ffec10;  alias, 1 drivers
v0x142f51cd0_0 .net8 "out", 0 0, RS_0x15802a970;  alias, 3 drivers, strength-aware
S_0x142f514a0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f512b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138052760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff1ee0 .functor NMOS 1, L_0x138052760, L_0x142ffec10, C4<0>, C4<0>;
L_0x142ff8580 .functor NMOS 1, L_0x142ff1ee0, L_0x142ffec10, C4<0>, C4<0>;
L_0x1380527a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff8a50 .functor PMOS 1, L_0x1380527a8, L_0x142ffec10, C4<0>, C4<0>;
L_0x1380527f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff8b20 .functor PMOS 1, L_0x1380527f0, L_0x142ffec10, C4<0>, C4<0>;
v0x142f516e0_0 .net/2s *"_ivl_0", 0 0, L_0x138052760;  1 drivers
v0x142f517a0_0 .net/2s *"_ivl_2", 0 0, L_0x1380527a8;  1 drivers
v0x142f51850_0 .net/2s *"_ivl_4", 0 0, L_0x1380527f0;  1 drivers
v0x142f51910_0 .net "a", 0 0, L_0x142ffec10;  alias, 1 drivers
v0x142f51a20_0 .net "b", 0 0, L_0x142ffec10;  alias, 1 drivers
v0x142f51ab0_0 .net8 "o1", 0 0, L_0x142ff1ee0;  1 drivers, strength-aware
v0x142f51b50_0 .net8 "out", 0 0, RS_0x15802a970;  alias, 3 drivers, strength-aware
S_0x142f51d70 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x142f4e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f526f0_0 .net "a", 0 0, L_0x142ffecb0;  alias, 1 drivers
v0x142f52790_0 .net8 "out", 0 0, RS_0x15802a5b0;  alias, 3 drivers, strength-aware
S_0x142f51f60 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f51d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138052838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ff8bf0 .functor NMOS 1, L_0x138052838, L_0x142ffecb0, C4<0>, C4<0>;
L_0x142ff8ce0 .functor NMOS 1, L_0x142ff8bf0, L_0x142ffecb0, C4<0>, C4<0>;
L_0x138052880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff8d90 .functor PMOS 1, L_0x138052880, L_0x142ffecb0, C4<0>, C4<0>;
L_0x1380528c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ff8e80 .functor PMOS 1, L_0x1380528c8, L_0x142ffecb0, C4<0>, C4<0>;
v0x142f521a0_0 .net/2s *"_ivl_0", 0 0, L_0x138052838;  1 drivers
v0x142f52260_0 .net/2s *"_ivl_2", 0 0, L_0x138052880;  1 drivers
v0x142f52310_0 .net/2s *"_ivl_4", 0 0, L_0x1380528c8;  1 drivers
v0x142f523d0_0 .net "a", 0 0, L_0x142ffecb0;  alias, 1 drivers
v0x142f524e0_0 .net "b", 0 0, L_0x142ffecb0;  alias, 1 drivers
v0x142f52570_0 .net8 "o1", 0 0, L_0x142ff8bf0;  1 drivers, strength-aware
v0x142f52610_0 .net8 "out", 0 0, RS_0x15802a5b0;  alias, 3 drivers, strength-aware
S_0x142f52830 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x142f4e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f54040_0 .net8 "a", 0 0, RS_0x15802a790;  alias, 3 drivers, strength-aware
v0x142f54160_0 .net8 "b", 0 0, RS_0x15802ab50;  alias, 3 drivers, strength-aware
RS_0x15802b0c0 .resolv tri, L_0x142ffa130, L_0x142ffa1e0, L_0x142ffa330;
v0x142f54270_0 .net8 "nand_out1", 0 0, RS_0x15802b0c0;  3 drivers, strength-aware
RS_0x15802b240 .resolv tri, L_0x142ffa4d0, L_0x142ffa580, L_0x142ffa6d0;
v0x142f54300_0 .net8 "nand_out2", 0 0, RS_0x15802b240;  3 drivers, strength-aware
v0x142f543d0_0 .net8 "out", 0 0, RS_0x15802b3c0;  alias, 3 drivers, strength-aware
S_0x142f52a80 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f52830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138052c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffa080 .functor NMOS 1, L_0x138052c70, RS_0x15802a790, C4<0>, C4<0>;
L_0x142ffa130 .functor NMOS 1, L_0x142ffa080, RS_0x15802a790, C4<0>, C4<0>;
L_0x138052cb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffa1e0 .functor PMOS 1, L_0x138052cb8, RS_0x15802a790, C4<0>, C4<0>;
L_0x138052d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffa330 .functor PMOS 1, L_0x138052d00, RS_0x15802a790, C4<0>, C4<0>;
v0x142f52cb0_0 .net/2s *"_ivl_0", 0 0, L_0x138052c70;  1 drivers
v0x142f52d70_0 .net/2s *"_ivl_2", 0 0, L_0x138052cb8;  1 drivers
v0x142f52e20_0 .net/2s *"_ivl_4", 0 0, L_0x138052d00;  1 drivers
v0x142f52ee0_0 .net8 "a", 0 0, RS_0x15802a790;  alias, 3 drivers, strength-aware
v0x142f52fb0_0 .net8 "b", 0 0, RS_0x15802a790;  alias, 3 drivers, strength-aware
v0x142f53080_0 .net8 "o1", 0 0, L_0x142ffa080;  1 drivers, strength-aware
v0x142f53110_0 .net8 "out", 0 0, RS_0x15802b0c0;  alias, 3 drivers, strength-aware
S_0x142f531d0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f52830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138052d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffa3e0 .functor NMOS 1, L_0x138052d48, RS_0x15802ab50, C4<0>, C4<0>;
L_0x142ffa4d0 .functor NMOS 1, L_0x142ffa3e0, RS_0x15802ab50, C4<0>, C4<0>;
L_0x138052d90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffa580 .functor PMOS 1, L_0x138052d90, RS_0x15802ab50, C4<0>, C4<0>;
L_0x138052dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffa6d0 .functor PMOS 1, L_0x138052dd8, RS_0x15802ab50, C4<0>, C4<0>;
v0x142f533f0_0 .net/2s *"_ivl_0", 0 0, L_0x138052d48;  1 drivers
v0x142f534a0_0 .net/2s *"_ivl_2", 0 0, L_0x138052d90;  1 drivers
v0x142f53550_0 .net/2s *"_ivl_4", 0 0, L_0x138052dd8;  1 drivers
v0x142f53610_0 .net8 "a", 0 0, RS_0x15802ab50;  alias, 3 drivers, strength-aware
v0x142f536e0_0 .net8 "b", 0 0, RS_0x15802ab50;  alias, 3 drivers, strength-aware
v0x142f537b0_0 .net8 "o1", 0 0, L_0x142ffa3e0;  1 drivers, strength-aware
v0x142f53840_0 .net8 "out", 0 0, RS_0x15802b240;  alias, 3 drivers, strength-aware
S_0x142f53900 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f52830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138052e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffa780 .functor NMOS 1, L_0x138052e20, RS_0x15802b240, C4<0>, C4<0>;
L_0x142ffa870 .functor NMOS 1, L_0x142ffa780, RS_0x15802b0c0, C4<0>, C4<0>;
L_0x138052e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffa920 .functor PMOS 1, L_0x138052e68, RS_0x15802b0c0, C4<0>, C4<0>;
L_0x138052eb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffa9f0 .functor PMOS 1, L_0x138052eb0, RS_0x15802b240, C4<0>, C4<0>;
v0x142f53b30_0 .net/2s *"_ivl_0", 0 0, L_0x138052e20;  1 drivers
v0x142f53be0_0 .net/2s *"_ivl_2", 0 0, L_0x138052e68;  1 drivers
v0x142f53c90_0 .net/2s *"_ivl_4", 0 0, L_0x138052eb0;  1 drivers
v0x142f53d50_0 .net8 "a", 0 0, RS_0x15802b0c0;  alias, 3 drivers, strength-aware
v0x142f53e00_0 .net8 "b", 0 0, RS_0x15802b240;  alias, 3 drivers, strength-aware
v0x142f53ed0_0 .net8 "o1", 0 0, L_0x142ffa780;  1 drivers, strength-aware
v0x142f53f60_0 .net8 "out", 0 0, RS_0x15802b3c0;  alias, 3 drivers, strength-aware
S_0x142f54e10 .scope module, "ha2" "HalfAdder" 5 6, 6 3 0, S_0x142f4d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x142f5c350_0 .net8 "a", 0 0, RS_0x15802b3c0;  alias, 3 drivers, strength-aware
v0x142f5c3e0_0 .net "b", 0 0, L_0x142ff8900;  alias, 1 drivers
v0x142f5c570_0 .net8 "carry", 0 0, RS_0x15802b8d0;  alias, 3 drivers, strength-aware
v0x142f5c600_0 .net8 "sum", 0 0, RS_0x15802c8c0;  alias, 3 drivers, strength-aware
S_0x142f54f80 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x142f54e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f56040_0 .net8 "a", 0 0, RS_0x15802b3c0;  alias, 3 drivers, strength-aware
v0x142f560e0_0 .net "b", 0 0, L_0x142ff8900;  alias, 1 drivers
RS_0x15802b750 .resolv tri, L_0x142f5c4b0, L_0x142ffdb60, L_0x142ffdc10;
v0x142f56180_0 .net8 "nand_out", 0 0, RS_0x15802b750;  3 drivers, strength-aware
v0x142f56230_0 .net8 "out", 0 0, RS_0x15802b8d0;  alias, 3 drivers, strength-aware
S_0x142f55190 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f54f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138053840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffd830 .functor NMOS 1, L_0x138053840, L_0x142ff8900, C4<0>, C4<0>;
L_0x142f5c4b0 .functor NMOS 1, L_0x142ffd830, RS_0x15802b3c0, C4<0>, C4<0>;
L_0x138053888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffdb60 .functor PMOS 1, L_0x138053888, RS_0x15802b3c0, C4<0>, C4<0>;
L_0x1380538d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffdc10 .functor PMOS 1, L_0x1380538d0, L_0x142ff8900, C4<0>, C4<0>;
v0x142f553c0_0 .net/2s *"_ivl_0", 0 0, L_0x138053840;  1 drivers
v0x142f55470_0 .net/2s *"_ivl_2", 0 0, L_0x138053888;  1 drivers
v0x142f55520_0 .net/2s *"_ivl_4", 0 0, L_0x1380538d0;  1 drivers
v0x142f555e0_0 .net8 "a", 0 0, RS_0x15802b3c0;  alias, 3 drivers, strength-aware
v0x142f556f0_0 .net "b", 0 0, L_0x142ff8900;  alias, 1 drivers
v0x142f55790_0 .net8 "o1", 0 0, L_0x142ffd830;  1 drivers, strength-aware
v0x142f55830_0 .net8 "out", 0 0, RS_0x15802b750;  alias, 3 drivers, strength-aware
S_0x142f55900 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f54f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138053918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffdce0 .functor NMOS 1, L_0x138053918, RS_0x15802b750, C4<0>, C4<0>;
L_0x142ffddd0 .functor NMOS 1, L_0x142ffdce0, RS_0x15802b750, C4<0>, C4<0>;
L_0x138053960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffdf80 .functor PMOS 1, L_0x138053960, RS_0x15802b750, C4<0>, C4<0>;
L_0x1380539a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f5d550 .functor PMOS 1, L_0x1380539a8, RS_0x15802b750, C4<0>, C4<0>;
v0x142f55b20_0 .net/2s *"_ivl_0", 0 0, L_0x138053918;  1 drivers
v0x142f55bd0_0 .net/2s *"_ivl_2", 0 0, L_0x138053960;  1 drivers
v0x142f55c80_0 .net/2s *"_ivl_4", 0 0, L_0x1380539a8;  1 drivers
v0x142f55d40_0 .net8 "a", 0 0, RS_0x15802b750;  alias, 3 drivers, strength-aware
v0x142f55df0_0 .net8 "b", 0 0, RS_0x15802b750;  alias, 3 drivers, strength-aware
v0x142f55f00_0 .net8 "o1", 0 0, L_0x142ffdce0;  1 drivers, strength-aware
v0x142f55f90_0 .net8 "out", 0 0, RS_0x15802b8d0;  alias, 3 drivers, strength-aware
S_0x142f56300 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x142f54e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f5be20_0 .net8 "a", 0 0, RS_0x15802b3c0;  alias, 3 drivers, strength-aware
RS_0x15802bc90 .resolv tri, L_0x142ffc1e0, L_0x142ffc390, L_0x142ffc420;
v0x142f5beb0_0 .net8 "and1_out", 0 0, RS_0x15802bc90;  3 drivers, strength-aware
RS_0x15802c050 .resolv tri, L_0x142ffca60, L_0x142ffcc10, L_0x142ffcc80;
v0x142f5bf40_0 .net8 "and2_out", 0 0, RS_0x15802c050;  3 drivers, strength-aware
v0x142f5bfd0_0 .net "b", 0 0, L_0x142ff8900;  alias, 1 drivers
RS_0x15802be70 .resolv tri, L_0x142ffb6f0, L_0x142ffb7a0, L_0x142ffb890;
v0x142f5c060_0 .net8 "not_a", 0 0, RS_0x15802be70;  3 drivers, strength-aware
RS_0x15802bab0 .resolv tri, L_0x142ffba50, L_0x142ffbb00, L_0x142ffbbf0;
v0x142f5c1b0_0 .net8 "not_b", 0 0, RS_0x15802bab0;  3 drivers, strength-aware
v0x142f5c2c0_0 .net8 "out", 0 0, RS_0x15802c8c0;  alias, 3 drivers, strength-aware
S_0x142f56510 .scope module, "and1" "And" 7 30, 7 3 0, S_0x142f56300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f575d0_0 .net8 "a", 0 0, RS_0x15802b3c0;  alias, 3 drivers, strength-aware
v0x142f57670_0 .net8 "b", 0 0, RS_0x15802bab0;  alias, 3 drivers, strength-aware
RS_0x15802bb10 .resolv tri, L_0x142f5c240, L_0x142ffbf30, L_0x142ffc020;
v0x142f57710_0 .net8 "nand_out", 0 0, RS_0x15802bb10;  3 drivers, strength-aware
v0x142f577c0_0 .net8 "out", 0 0, RS_0x15802bc90;  alias, 3 drivers, strength-aware
S_0x142f56740 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f56510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138053258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffbcc0 .functor NMOS 1, L_0x138053258, RS_0x15802bab0, C4<0>, C4<0>;
L_0x142f5c240 .functor NMOS 1, L_0x142ffbcc0, RS_0x15802b3c0, C4<0>, C4<0>;
L_0x1380532a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffbf30 .functor PMOS 1, L_0x1380532a0, RS_0x15802b3c0, C4<0>, C4<0>;
L_0x1380532e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffc020 .functor PMOS 1, L_0x1380532e8, RS_0x15802bab0, C4<0>, C4<0>;
v0x142f56980_0 .net/2s *"_ivl_0", 0 0, L_0x138053258;  1 drivers
v0x142f56a40_0 .net/2s *"_ivl_2", 0 0, L_0x1380532a0;  1 drivers
v0x142f56af0_0 .net/2s *"_ivl_4", 0 0, L_0x1380532e8;  1 drivers
v0x142f56bb0_0 .net8 "a", 0 0, RS_0x15802b3c0;  alias, 3 drivers, strength-aware
v0x142f56c40_0 .net8 "b", 0 0, RS_0x15802bab0;  alias, 3 drivers, strength-aware
v0x142f56d20_0 .net8 "o1", 0 0, L_0x142ffbcc0;  1 drivers, strength-aware
v0x142f56dc0_0 .net8 "out", 0 0, RS_0x15802bb10;  alias, 3 drivers, strength-aware
S_0x142f56e90 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f56510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138053330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffc0f0 .functor NMOS 1, L_0x138053330, RS_0x15802bb10, C4<0>, C4<0>;
L_0x142ffc1e0 .functor NMOS 1, L_0x142ffc0f0, RS_0x15802bb10, C4<0>, C4<0>;
L_0x138053378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffc390 .functor PMOS 1, L_0x138053378, RS_0x15802bb10, C4<0>, C4<0>;
L_0x1380533c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffc420 .functor PMOS 1, L_0x1380533c0, RS_0x15802bb10, C4<0>, C4<0>;
v0x142f570b0_0 .net/2s *"_ivl_0", 0 0, L_0x138053330;  1 drivers
v0x142f57160_0 .net/2s *"_ivl_2", 0 0, L_0x138053378;  1 drivers
v0x142f57210_0 .net/2s *"_ivl_4", 0 0, L_0x1380533c0;  1 drivers
v0x142f572d0_0 .net8 "a", 0 0, RS_0x15802bb10;  alias, 3 drivers, strength-aware
v0x142f57380_0 .net8 "b", 0 0, RS_0x15802bb10;  alias, 3 drivers, strength-aware
v0x142f57490_0 .net8 "o1", 0 0, L_0x142ffc0f0;  1 drivers, strength-aware
v0x142f57520_0 .net8 "out", 0 0, RS_0x15802bc90;  alias, 3 drivers, strength-aware
S_0x142f57890 .scope module, "and2" "And" 7 31, 7 3 0, S_0x142f56300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f58940_0 .net8 "a", 0 0, RS_0x15802be70;  alias, 3 drivers, strength-aware
v0x142f589e0_0 .net "b", 0 0, L_0x142ff8900;  alias, 1 drivers
RS_0x15802bed0 .resolv tri, L_0x142ffc640, L_0x142ffc830, L_0x142ffc8c0;
v0x142f58a70_0 .net8 "nand_out", 0 0, RS_0x15802bed0;  3 drivers, strength-aware
v0x142f58b20_0 .net8 "out", 0 0, RS_0x15802c050;  alias, 3 drivers, strength-aware
S_0x142f57aa0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f57890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138053408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffc590 .functor NMOS 1, L_0x138053408, L_0x142ff8900, C4<0>, C4<0>;
L_0x142ffc640 .functor NMOS 1, L_0x142ffc590, RS_0x15802be70, C4<0>, C4<0>;
L_0x138053450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffc830 .functor PMOS 1, L_0x138053450, RS_0x15802be70, C4<0>, C4<0>;
L_0x138053498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffc8c0 .functor PMOS 1, L_0x138053498, L_0x142ff8900, C4<0>, C4<0>;
v0x142f57cd0_0 .net/2s *"_ivl_0", 0 0, L_0x138053408;  1 drivers
v0x142f57d90_0 .net/2s *"_ivl_2", 0 0, L_0x138053450;  1 drivers
v0x142f57e40_0 .net/2s *"_ivl_4", 0 0, L_0x138053498;  1 drivers
v0x142f57f00_0 .net8 "a", 0 0, RS_0x15802be70;  alias, 3 drivers, strength-aware
v0x142f57fa0_0 .net "b", 0 0, L_0x142ff8900;  alias, 1 drivers
v0x142f580b0_0 .net8 "o1", 0 0, L_0x142ffc590;  1 drivers, strength-aware
v0x142f58140_0 .net8 "out", 0 0, RS_0x15802bed0;  alias, 3 drivers, strength-aware
S_0x142f58200 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f57890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380534e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffc970 .functor NMOS 1, L_0x1380534e0, RS_0x15802bed0, C4<0>, C4<0>;
L_0x142ffca60 .functor NMOS 1, L_0x142ffc970, RS_0x15802bed0, C4<0>, C4<0>;
L_0x138053528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffcc10 .functor PMOS 1, L_0x138053528, RS_0x15802bed0, C4<0>, C4<0>;
L_0x138053570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffcc80 .functor PMOS 1, L_0x138053570, RS_0x15802bed0, C4<0>, C4<0>;
v0x142f58420_0 .net/2s *"_ivl_0", 0 0, L_0x1380534e0;  1 drivers
v0x142f584d0_0 .net/2s *"_ivl_2", 0 0, L_0x138053528;  1 drivers
v0x142f58580_0 .net/2s *"_ivl_4", 0 0, L_0x138053570;  1 drivers
v0x142f58640_0 .net8 "a", 0 0, RS_0x15802bed0;  alias, 3 drivers, strength-aware
v0x142f586f0_0 .net8 "b", 0 0, RS_0x15802bed0;  alias, 3 drivers, strength-aware
v0x142f58800_0 .net8 "o1", 0 0, L_0x142ffc970;  1 drivers, strength-aware
v0x142f58890_0 .net8 "out", 0 0, RS_0x15802c050;  alias, 3 drivers, strength-aware
S_0x142f58bf0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x142f56300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f595d0_0 .net8 "a", 0 0, RS_0x15802b3c0;  alias, 3 drivers, strength-aware
v0x142f59660_0 .net8 "out", 0 0, RS_0x15802be70;  alias, 3 drivers, strength-aware
S_0x142f58de0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f58bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380530a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffb600 .functor NMOS 1, L_0x1380530a8, RS_0x15802b3c0, C4<0>, C4<0>;
L_0x142ffb6f0 .functor NMOS 1, L_0x142ffb600, RS_0x15802b3c0, C4<0>, C4<0>;
L_0x1380530f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffb7a0 .functor PMOS 1, L_0x1380530f0, RS_0x15802b3c0, C4<0>, C4<0>;
L_0x138053138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffb890 .functor PMOS 1, L_0x138053138, RS_0x15802b3c0, C4<0>, C4<0>;
v0x142f59020_0 .net/2s *"_ivl_0", 0 0, L_0x1380530a8;  1 drivers
v0x142f590e0_0 .net/2s *"_ivl_2", 0 0, L_0x1380530f0;  1 drivers
v0x142f59190_0 .net/2s *"_ivl_4", 0 0, L_0x138053138;  1 drivers
v0x142f59250_0 .net8 "a", 0 0, RS_0x15802b3c0;  alias, 3 drivers, strength-aware
v0x142f593e0_0 .net8 "b", 0 0, RS_0x15802b3c0;  alias, 3 drivers, strength-aware
v0x142f594b0_0 .net8 "o1", 0 0, L_0x142ffb600;  1 drivers, strength-aware
v0x142f59540_0 .net8 "out", 0 0, RS_0x15802be70;  alias, 3 drivers, strength-aware
S_0x142f596f0 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x142f56300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f5a070_0 .net "a", 0 0, L_0x142ff8900;  alias, 1 drivers
v0x142f5a110_0 .net8 "out", 0 0, RS_0x15802bab0;  alias, 3 drivers, strength-aware
S_0x142f598e0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f596f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138053180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffb960 .functor NMOS 1, L_0x138053180, L_0x142ff8900, C4<0>, C4<0>;
L_0x142ffba50 .functor NMOS 1, L_0x142ffb960, L_0x142ff8900, C4<0>, C4<0>;
L_0x1380531c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffbb00 .functor PMOS 1, L_0x1380531c8, L_0x142ff8900, C4<0>, C4<0>;
L_0x138053210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffbbf0 .functor PMOS 1, L_0x138053210, L_0x142ff8900, C4<0>, C4<0>;
v0x142f59b20_0 .net/2s *"_ivl_0", 0 0, L_0x138053180;  1 drivers
v0x142f59be0_0 .net/2s *"_ivl_2", 0 0, L_0x1380531c8;  1 drivers
v0x142f59c90_0 .net/2s *"_ivl_4", 0 0, L_0x138053210;  1 drivers
v0x142f59d50_0 .net "a", 0 0, L_0x142ff8900;  alias, 1 drivers
v0x142f59e60_0 .net "b", 0 0, L_0x142ff8900;  alias, 1 drivers
v0x142f59ef0_0 .net8 "o1", 0 0, L_0x142ffb960;  1 drivers, strength-aware
v0x142f59f90_0 .net8 "out", 0 0, RS_0x15802bab0;  alias, 3 drivers, strength-aware
S_0x142f5a1b0 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x142f56300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f5b9c0_0 .net8 "a", 0 0, RS_0x15802bc90;  alias, 3 drivers, strength-aware
v0x142f5bae0_0 .net8 "b", 0 0, RS_0x15802c050;  alias, 3 drivers, strength-aware
RS_0x15802c5c0 .resolv tri, L_0x142ffcea0, L_0x142ffcf50, L_0x142ffd0a0;
v0x142f5bbf0_0 .net8 "nand_out1", 0 0, RS_0x15802c5c0;  3 drivers, strength-aware
RS_0x15802c740 .resolv tri, L_0x142ffd240, L_0x142ffd2f0, L_0x142ffd440;
v0x142f5bc80_0 .net8 "nand_out2", 0 0, RS_0x15802c740;  3 drivers, strength-aware
v0x142f5bd50_0 .net8 "out", 0 0, RS_0x15802c8c0;  alias, 3 drivers, strength-aware
S_0x142f5a400 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f5a1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380535b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffcdf0 .functor NMOS 1, L_0x1380535b8, RS_0x15802bc90, C4<0>, C4<0>;
L_0x142ffcea0 .functor NMOS 1, L_0x142ffcdf0, RS_0x15802bc90, C4<0>, C4<0>;
L_0x138053600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffcf50 .functor PMOS 1, L_0x138053600, RS_0x15802bc90, C4<0>, C4<0>;
L_0x138053648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffd0a0 .functor PMOS 1, L_0x138053648, RS_0x15802bc90, C4<0>, C4<0>;
v0x142f5a630_0 .net/2s *"_ivl_0", 0 0, L_0x1380535b8;  1 drivers
v0x142f5a6f0_0 .net/2s *"_ivl_2", 0 0, L_0x138053600;  1 drivers
v0x142f5a7a0_0 .net/2s *"_ivl_4", 0 0, L_0x138053648;  1 drivers
v0x142f5a860_0 .net8 "a", 0 0, RS_0x15802bc90;  alias, 3 drivers, strength-aware
v0x142f5a930_0 .net8 "b", 0 0, RS_0x15802bc90;  alias, 3 drivers, strength-aware
v0x142f5aa00_0 .net8 "o1", 0 0, L_0x142ffcdf0;  1 drivers, strength-aware
v0x142f5aa90_0 .net8 "out", 0 0, RS_0x15802c5c0;  alias, 3 drivers, strength-aware
S_0x142f5ab50 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f5a1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138053690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffd150 .functor NMOS 1, L_0x138053690, RS_0x15802c050, C4<0>, C4<0>;
L_0x142ffd240 .functor NMOS 1, L_0x142ffd150, RS_0x15802c050, C4<0>, C4<0>;
L_0x1380536d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffd2f0 .functor PMOS 1, L_0x1380536d8, RS_0x15802c050, C4<0>, C4<0>;
L_0x138053720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffd440 .functor PMOS 1, L_0x138053720, RS_0x15802c050, C4<0>, C4<0>;
v0x142f5ad70_0 .net/2s *"_ivl_0", 0 0, L_0x138053690;  1 drivers
v0x142f5ae20_0 .net/2s *"_ivl_2", 0 0, L_0x1380536d8;  1 drivers
v0x142f5aed0_0 .net/2s *"_ivl_4", 0 0, L_0x138053720;  1 drivers
v0x142f5af90_0 .net8 "a", 0 0, RS_0x15802c050;  alias, 3 drivers, strength-aware
v0x142f5b060_0 .net8 "b", 0 0, RS_0x15802c050;  alias, 3 drivers, strength-aware
v0x142f5b130_0 .net8 "o1", 0 0, L_0x142ffd150;  1 drivers, strength-aware
v0x142f5b1c0_0 .net8 "out", 0 0, RS_0x15802c740;  alias, 3 drivers, strength-aware
S_0x142f5b280 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f5a1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138053768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffd4f0 .functor NMOS 1, L_0x138053768, RS_0x15802c740, C4<0>, C4<0>;
L_0x142ffd5e0 .functor NMOS 1, L_0x142ffd4f0, RS_0x15802c5c0, C4<0>, C4<0>;
L_0x1380537b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffd690 .functor PMOS 1, L_0x1380537b0, RS_0x15802c5c0, C4<0>, C4<0>;
L_0x1380537f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffd760 .functor PMOS 1, L_0x1380537f8, RS_0x15802c740, C4<0>, C4<0>;
v0x142f5b4b0_0 .net/2s *"_ivl_0", 0 0, L_0x138053768;  1 drivers
v0x142f5b560_0 .net/2s *"_ivl_2", 0 0, L_0x1380537b0;  1 drivers
v0x142f5b610_0 .net/2s *"_ivl_4", 0 0, L_0x1380537f8;  1 drivers
v0x142f5b6d0_0 .net8 "a", 0 0, RS_0x15802c5c0;  alias, 3 drivers, strength-aware
v0x142f5b780_0 .net8 "b", 0 0, RS_0x15802c740;  alias, 3 drivers, strength-aware
v0x142f5b850_0 .net8 "o1", 0 0, L_0x142ffd4f0;  1 drivers, strength-aware
v0x142f5b8e0_0 .net8 "out", 0 0, RS_0x15802c8c0;  alias, 3 drivers, strength-aware
S_0x142f5c690 .scope module, "or_gate" "Or" 5 7, 7 9 0, S_0x142f4d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f5de40_0 .net8 "a", 0 0, RS_0x15802a3d0;  alias, 3 drivers, strength-aware
v0x142f5dee0_0 .net8 "b", 0 0, RS_0x15802b8d0;  alias, 3 drivers, strength-aware
RS_0x15802cc20 .resolv tri, L_0x142ffe240, L_0x142ffe2f0, L_0x142ffe440;
v0x142f5df80_0 .net8 "nand_out1", 0 0, RS_0x15802cc20;  3 drivers, strength-aware
RS_0x15802cda0 .resolv tri, L_0x142ffe5e0, L_0x142ffe690, L_0x142ffe7e0;
v0x142f5e050_0 .net8 "nand_out2", 0 0, RS_0x15802cda0;  3 drivers, strength-aware
v0x142f5e120_0 .net8 "out", 0 0, RS_0x15802cf20;  alias, 3 drivers, strength-aware
S_0x142f5c850 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f5c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380539f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffe150 .functor NMOS 1, L_0x1380539f0, RS_0x15802a3d0, C4<0>, C4<0>;
L_0x142ffe240 .functor NMOS 1, L_0x142ffe150, RS_0x15802a3d0, C4<0>, C4<0>;
L_0x138053a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffe2f0 .functor PMOS 1, L_0x138053a38, RS_0x15802a3d0, C4<0>, C4<0>;
L_0x138053a80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffe440 .functor PMOS 1, L_0x138053a80, RS_0x15802a3d0, C4<0>, C4<0>;
v0x142f5ca80_0 .net/2s *"_ivl_0", 0 0, L_0x1380539f0;  1 drivers
v0x142f5cb30_0 .net/2s *"_ivl_2", 0 0, L_0x138053a38;  1 drivers
v0x142f5cbe0_0 .net/2s *"_ivl_4", 0 0, L_0x138053a80;  1 drivers
v0x142f5cca0_0 .net8 "a", 0 0, RS_0x15802a3d0;  alias, 3 drivers, strength-aware
v0x142f5cd30_0 .net8 "b", 0 0, RS_0x15802a3d0;  alias, 3 drivers, strength-aware
v0x142f5ce80_0 .net8 "o1", 0 0, L_0x142ffe150;  1 drivers, strength-aware
v0x142f5cf10_0 .net8 "out", 0 0, RS_0x15802cc20;  alias, 3 drivers, strength-aware
S_0x142f5cff0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f5c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138053ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffe4f0 .functor NMOS 1, L_0x138053ac8, RS_0x15802b8d0, C4<0>, C4<0>;
L_0x142ffe5e0 .functor NMOS 1, L_0x142ffe4f0, RS_0x15802b8d0, C4<0>, C4<0>;
L_0x138053b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffe690 .functor PMOS 1, L_0x138053b10, RS_0x15802b8d0, C4<0>, C4<0>;
L_0x138053b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffe7e0 .functor PMOS 1, L_0x138053b58, RS_0x15802b8d0, C4<0>, C4<0>;
v0x142f5d200_0 .net/2s *"_ivl_0", 0 0, L_0x138053ac8;  1 drivers
v0x142f5d290_0 .net/2s *"_ivl_2", 0 0, L_0x138053b10;  1 drivers
v0x142f5d330_0 .net/2s *"_ivl_4", 0 0, L_0x138053b58;  1 drivers
v0x142f5d3f0_0 .net8 "a", 0 0, RS_0x15802b8d0;  alias, 3 drivers, strength-aware
v0x142f5d480_0 .net8 "b", 0 0, RS_0x15802b8d0;  alias, 3 drivers, strength-aware
v0x142f5d5d0_0 .net8 "o1", 0 0, L_0x142ffe4f0;  1 drivers, strength-aware
v0x142f5d660_0 .net8 "out", 0 0, RS_0x15802cda0;  alias, 3 drivers, strength-aware
S_0x142f5d740 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f5c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138053ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffe890 .functor NMOS 1, L_0x138053ba0, RS_0x15802cda0, C4<0>, C4<0>;
L_0x142ffe980 .functor NMOS 1, L_0x142ffe890, RS_0x15802cc20, C4<0>, C4<0>;
L_0x138053be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffea30 .functor PMOS 1, L_0x138053be8, RS_0x15802cc20, C4<0>, C4<0>;
L_0x138053c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142ffeb60 .functor PMOS 1, L_0x138053c30, RS_0x15802cda0, C4<0>, C4<0>;
v0x142f5d950_0 .net/2s *"_ivl_0", 0 0, L_0x138053ba0;  1 drivers
v0x142f5d9e0_0 .net/2s *"_ivl_2", 0 0, L_0x138053be8;  1 drivers
v0x142f5da90_0 .net/2s *"_ivl_4", 0 0, L_0x138053c30;  1 drivers
v0x142f5db50_0 .net8 "a", 0 0, RS_0x15802cc20;  alias, 3 drivers, strength-aware
v0x142f5dc00_0 .net8 "b", 0 0, RS_0x15802cda0;  alias, 3 drivers, strength-aware
v0x142f5dcd0_0 .net8 "o1", 0 0, L_0x142ffe890;  1 drivers, strength-aware
v0x142f5dd60_0 .net8 "out", 0 0, RS_0x15802cf20;  alias, 3 drivers, strength-aware
S_0x142f5e7a0 .scope module, "fa15" "FullAdder" 4 31, 5 3 0, S_0x152e13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x142f6f7e0_0 .net "a", 0 0, L_0x132e09310;  1 drivers
v0x142f6f870_0 .net "b", 0 0, L_0x132e093b0;  1 drivers
RS_0x15802d400 .resolv tri, L_0x132e059c0, L_0x132e05b70, L_0x142f6e3f0;
v0x142f6f900_0 .net8 "carry1", 0 0, RS_0x15802d400;  3 drivers, strength-aware
RS_0x15802e900 .resolv tri, L_0x132e08510, L_0x132e086c0, L_0x142f6eb40;
v0x142f6f990_0 .net8 "carry2", 0 0, RS_0x15802e900;  3 drivers, strength-aware
v0x142f6fa20_0 .net "cin", 0 0, L_0x142ffef30;  1 drivers
v0x142f6faf0_0 .net8 "cout", 0 0, RS_0x15802ff50;  alias, 3 drivers, strength-aware
v0x142f6fbc0_0 .net8 "sum", 0 0, RS_0x15802f8f0;  3 drivers, strength-aware
RS_0x15802e3f0 .resolv tri, L_0x132e04fb0, L_0x132e05060, L_0x132e05130;
v0x142f6fcd0_0 .net8 "sum1", 0 0, RS_0x15802e3f0;  3 drivers, strength-aware
S_0x142f5e9e0 .scope module, "ha1" "HalfAdder" 5 5, 6 3 0, S_0x142f5e7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x142f65fc0_0 .net "a", 0 0, L_0x132e09310;  alias, 1 drivers
v0x142f66150_0 .net "b", 0 0, L_0x132e093b0;  alias, 1 drivers
v0x142f662e0_0 .net8 "carry", 0 0, RS_0x15802d400;  alias, 3 drivers, strength-aware
v0x142f66370_0 .net8 "sum", 0 0, RS_0x15802e3f0;  alias, 3 drivers, strength-aware
S_0x142f5ec00 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x142f5e9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f5fcc0_0 .net "a", 0 0, L_0x132e09310;  alias, 1 drivers
v0x142f5fd60_0 .net "b", 0 0, L_0x132e093b0;  alias, 1 drivers
RS_0x15802d280 .resolv tri, L_0x142f66220, L_0x142f66050, L_0x132e05840;
v0x142f5fe10_0 .net8 "nand_out", 0 0, RS_0x15802d280;  3 drivers, strength-aware
v0x142f5fec0_0 .net8 "out", 0 0, RS_0x15802d400;  alias, 3 drivers, strength-aware
S_0x142f5ee30 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f5ec00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138054410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142f6a930 .functor NMOS 1, L_0x138054410, L_0x132e093b0, C4<0>, C4<0>;
L_0x142f66220 .functor NMOS 1, L_0x142f6a930, L_0x132e09310, C4<0>, C4<0>;
L_0x138054458 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f66050 .functor PMOS 1, L_0x138054458, L_0x132e09310, C4<0>, C4<0>;
L_0x1380544a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e05840 .functor PMOS 1, L_0x1380544a0, L_0x132e093b0, C4<0>, C4<0>;
v0x142f5f060_0 .net/2s *"_ivl_0", 0 0, L_0x138054410;  1 drivers
v0x142f5f120_0 .net/2s *"_ivl_2", 0 0, L_0x138054458;  1 drivers
v0x142f5f1d0_0 .net/2s *"_ivl_4", 0 0, L_0x1380544a0;  1 drivers
v0x142f5f290_0 .net "a", 0 0, L_0x132e09310;  alias, 1 drivers
v0x142f5f330_0 .net "b", 0 0, L_0x132e093b0;  alias, 1 drivers
v0x142f5f410_0 .net8 "o1", 0 0, L_0x142f6a930;  1 drivers, strength-aware
v0x142f5f4b0_0 .net8 "out", 0 0, RS_0x15802d280;  alias, 3 drivers, strength-aware
S_0x142f5f580 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f5ec00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380544e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e058f0 .functor NMOS 1, L_0x1380544e8, RS_0x15802d280, C4<0>, C4<0>;
L_0x132e059c0 .functor NMOS 1, L_0x132e058f0, RS_0x15802d280, C4<0>, C4<0>;
L_0x138054530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e05b70 .functor PMOS 1, L_0x138054530, RS_0x15802d280, C4<0>, C4<0>;
L_0x138054578 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f6e3f0 .functor PMOS 1, L_0x138054578, RS_0x15802d280, C4<0>, C4<0>;
v0x142f5f7a0_0 .net/2s *"_ivl_0", 0 0, L_0x1380544e8;  1 drivers
v0x142f5f850_0 .net/2s *"_ivl_2", 0 0, L_0x138054530;  1 drivers
v0x142f5f900_0 .net/2s *"_ivl_4", 0 0, L_0x138054578;  1 drivers
v0x142f5f9c0_0 .net8 "a", 0 0, RS_0x15802d280;  alias, 3 drivers, strength-aware
v0x142f5fa70_0 .net8 "b", 0 0, RS_0x15802d280;  alias, 3 drivers, strength-aware
v0x142f5fb80_0 .net8 "o1", 0 0, L_0x132e058f0;  1 drivers, strength-aware
v0x142f5fc10_0 .net8 "out", 0 0, RS_0x15802d400;  alias, 3 drivers, strength-aware
S_0x142f5ff90 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x142f5e9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f65a90_0 .net "a", 0 0, L_0x132e09310;  alias, 1 drivers
RS_0x15802d7c0 .resolv tri, L_0x142fffb20, L_0x142fffcd0, L_0x142fffd60;
v0x142f65b20_0 .net8 "and1_out", 0 0, RS_0x15802d7c0;  3 drivers, strength-aware
RS_0x15802db80 .resolv tri, L_0x132e04430, L_0x132e045e0, L_0x132e04650;
v0x142f65bb0_0 .net8 "and2_out", 0 0, RS_0x15802db80;  3 drivers, strength-aware
v0x142f65c40_0 .net "b", 0 0, L_0x132e093b0;  alias, 1 drivers
RS_0x15802d9a0 .resolv tri, L_0x142ffee40, L_0x142fff0e0, L_0x142fff1d0;
v0x142f65cd0_0 .net8 "not_a", 0 0, RS_0x15802d9a0;  3 drivers, strength-aware
RS_0x15802d5e0 .resolv tri, L_0x142fff390, L_0x142fff440, L_0x142fff530;
v0x142f65e20_0 .net8 "not_b", 0 0, RS_0x15802d5e0;  3 drivers, strength-aware
v0x142f65f30_0 .net8 "out", 0 0, RS_0x15802e3f0;  alias, 3 drivers, strength-aware
S_0x142f601a0 .scope module, "and1" "And" 7 30, 7 3 0, S_0x142f5ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f61280_0 .net "a", 0 0, L_0x132e09310;  alias, 1 drivers
v0x142f61320_0 .net8 "b", 0 0, RS_0x15802d5e0;  alias, 3 drivers, strength-aware
RS_0x15802d640 .resolv tri, L_0x142f65eb0, L_0x142fff870, L_0x142fff960;
v0x142f613c0_0 .net8 "nand_out", 0 0, RS_0x15802d640;  3 drivers, strength-aware
v0x142f61470_0 .net8 "out", 0 0, RS_0x15802d7c0;  alias, 3 drivers, strength-aware
S_0x142f603d0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f601a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138053e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fff600 .functor NMOS 1, L_0x138053e28, RS_0x15802d5e0, C4<0>, C4<0>;
L_0x142f65eb0 .functor NMOS 1, L_0x142fff600, L_0x132e09310, C4<0>, C4<0>;
L_0x138053e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fff870 .functor PMOS 1, L_0x138053e70, L_0x132e09310, C4<0>, C4<0>;
L_0x138053eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fff960 .functor PMOS 1, L_0x138053eb8, RS_0x15802d5e0, C4<0>, C4<0>;
v0x142f60610_0 .net/2s *"_ivl_0", 0 0, L_0x138053e28;  1 drivers
v0x142f606d0_0 .net/2s *"_ivl_2", 0 0, L_0x138053e70;  1 drivers
v0x142f60780_0 .net/2s *"_ivl_4", 0 0, L_0x138053eb8;  1 drivers
v0x142f60840_0 .net "a", 0 0, L_0x132e09310;  alias, 1 drivers
v0x142f60910_0 .net8 "b", 0 0, RS_0x15802d5e0;  alias, 3 drivers, strength-aware
v0x142f609e0_0 .net8 "o1", 0 0, L_0x142fff600;  1 drivers, strength-aware
v0x142f60a70_0 .net8 "out", 0 0, RS_0x15802d640;  alias, 3 drivers, strength-aware
S_0x142f60b40 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f601a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138053f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fffa30 .functor NMOS 1, L_0x138053f00, RS_0x15802d640, C4<0>, C4<0>;
L_0x142fffb20 .functor NMOS 1, L_0x142fffa30, RS_0x15802d640, C4<0>, C4<0>;
L_0x138053f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fffcd0 .functor PMOS 1, L_0x138053f48, RS_0x15802d640, C4<0>, C4<0>;
L_0x138053f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fffd60 .functor PMOS 1, L_0x138053f90, RS_0x15802d640, C4<0>, C4<0>;
v0x142f60d60_0 .net/2s *"_ivl_0", 0 0, L_0x138053f00;  1 drivers
v0x142f60e10_0 .net/2s *"_ivl_2", 0 0, L_0x138053f48;  1 drivers
v0x142f60ec0_0 .net/2s *"_ivl_4", 0 0, L_0x138053f90;  1 drivers
v0x142f60f80_0 .net8 "a", 0 0, RS_0x15802d640;  alias, 3 drivers, strength-aware
v0x142f61030_0 .net8 "b", 0 0, RS_0x15802d640;  alias, 3 drivers, strength-aware
v0x142f61140_0 .net8 "o1", 0 0, L_0x142fffa30;  1 drivers, strength-aware
v0x142f611d0_0 .net8 "out", 0 0, RS_0x15802d7c0;  alias, 3 drivers, strength-aware
S_0x142f61540 .scope module, "and2" "And" 7 31, 7 3 0, S_0x142f5ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f625f0_0 .net8 "a", 0 0, RS_0x15802d9a0;  alias, 3 drivers, strength-aware
v0x142f62690_0 .net "b", 0 0, L_0x132e093b0;  alias, 1 drivers
RS_0x15802da00 .resolv tri, L_0x142ffff80, L_0x132e04200, L_0x132e04290;
v0x142f62720_0 .net8 "nand_out", 0 0, RS_0x15802da00;  3 drivers, strength-aware
v0x142f627d0_0 .net8 "out", 0 0, RS_0x15802db80;  alias, 3 drivers, strength-aware
S_0x142f61750 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f61540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138053fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fffed0 .functor NMOS 1, L_0x138053fd8, L_0x132e093b0, C4<0>, C4<0>;
L_0x142ffff80 .functor NMOS 1, L_0x142fffed0, RS_0x15802d9a0, C4<0>, C4<0>;
L_0x138054020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e04200 .functor PMOS 1, L_0x138054020, RS_0x15802d9a0, C4<0>, C4<0>;
L_0x138054068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e04290 .functor PMOS 1, L_0x138054068, L_0x132e093b0, C4<0>, C4<0>;
v0x142f61980_0 .net/2s *"_ivl_0", 0 0, L_0x138053fd8;  1 drivers
v0x142f61a40_0 .net/2s *"_ivl_2", 0 0, L_0x138054020;  1 drivers
v0x142f61af0_0 .net/2s *"_ivl_4", 0 0, L_0x138054068;  1 drivers
v0x142f61bb0_0 .net8 "a", 0 0, RS_0x15802d9a0;  alias, 3 drivers, strength-aware
v0x142f61c50_0 .net "b", 0 0, L_0x132e093b0;  alias, 1 drivers
v0x142f61d60_0 .net8 "o1", 0 0, L_0x142fffed0;  1 drivers, strength-aware
v0x142f61df0_0 .net8 "out", 0 0, RS_0x15802da00;  alias, 3 drivers, strength-aware
S_0x142f61eb0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f61540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380540b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e04340 .functor NMOS 1, L_0x1380540b0, RS_0x15802da00, C4<0>, C4<0>;
L_0x132e04430 .functor NMOS 1, L_0x132e04340, RS_0x15802da00, C4<0>, C4<0>;
L_0x1380540f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e045e0 .functor PMOS 1, L_0x1380540f8, RS_0x15802da00, C4<0>, C4<0>;
L_0x138054140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e04650 .functor PMOS 1, L_0x138054140, RS_0x15802da00, C4<0>, C4<0>;
v0x142f620d0_0 .net/2s *"_ivl_0", 0 0, L_0x1380540b0;  1 drivers
v0x142f62180_0 .net/2s *"_ivl_2", 0 0, L_0x1380540f8;  1 drivers
v0x142f62230_0 .net/2s *"_ivl_4", 0 0, L_0x138054140;  1 drivers
v0x142f622f0_0 .net8 "a", 0 0, RS_0x15802da00;  alias, 3 drivers, strength-aware
v0x142f623a0_0 .net8 "b", 0 0, RS_0x15802da00;  alias, 3 drivers, strength-aware
v0x142f624b0_0 .net8 "o1", 0 0, L_0x132e04340;  1 drivers, strength-aware
v0x142f62540_0 .net8 "out", 0 0, RS_0x15802db80;  alias, 3 drivers, strength-aware
S_0x142f628a0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x142f5ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f63220_0 .net "a", 0 0, L_0x132e09310;  alias, 1 drivers
v0x142f632c0_0 .net8 "out", 0 0, RS_0x15802d9a0;  alias, 3 drivers, strength-aware
S_0x142f62a90 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f628a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138053c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142ffed50 .functor NMOS 1, L_0x138053c78, L_0x132e09310, C4<0>, C4<0>;
L_0x142ffee40 .functor NMOS 1, L_0x142ffed50, L_0x132e09310, C4<0>, C4<0>;
L_0x138053cc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fff0e0 .functor PMOS 1, L_0x138053cc0, L_0x132e09310, C4<0>, C4<0>;
L_0x138053d08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fff1d0 .functor PMOS 1, L_0x138053d08, L_0x132e09310, C4<0>, C4<0>;
v0x142f62cd0_0 .net/2s *"_ivl_0", 0 0, L_0x138053c78;  1 drivers
v0x142f62d90_0 .net/2s *"_ivl_2", 0 0, L_0x138053cc0;  1 drivers
v0x142f62e40_0 .net/2s *"_ivl_4", 0 0, L_0x138053d08;  1 drivers
v0x142f62f00_0 .net "a", 0 0, L_0x132e09310;  alias, 1 drivers
v0x142f63010_0 .net "b", 0 0, L_0x132e09310;  alias, 1 drivers
v0x142f630a0_0 .net8 "o1", 0 0, L_0x142ffed50;  1 drivers, strength-aware
v0x142f63140_0 .net8 "out", 0 0, RS_0x15802d9a0;  alias, 3 drivers, strength-aware
S_0x142f63360 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x142f5ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f63ce0_0 .net "a", 0 0, L_0x132e093b0;  alias, 1 drivers
v0x142f63d80_0 .net8 "out", 0 0, RS_0x15802d5e0;  alias, 3 drivers, strength-aware
S_0x142f63550 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f63360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138053d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fff2a0 .functor NMOS 1, L_0x138053d50, L_0x132e093b0, C4<0>, C4<0>;
L_0x142fff390 .functor NMOS 1, L_0x142fff2a0, L_0x132e093b0, C4<0>, C4<0>;
L_0x138053d98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fff440 .functor PMOS 1, L_0x138053d98, L_0x132e093b0, C4<0>, C4<0>;
L_0x138053de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fff530 .functor PMOS 1, L_0x138053de0, L_0x132e093b0, C4<0>, C4<0>;
v0x142f63790_0 .net/2s *"_ivl_0", 0 0, L_0x138053d50;  1 drivers
v0x142f63850_0 .net/2s *"_ivl_2", 0 0, L_0x138053d98;  1 drivers
v0x142f63900_0 .net/2s *"_ivl_4", 0 0, L_0x138053de0;  1 drivers
v0x142f639c0_0 .net "a", 0 0, L_0x132e093b0;  alias, 1 drivers
v0x142f63ad0_0 .net "b", 0 0, L_0x132e093b0;  alias, 1 drivers
v0x142f63b60_0 .net8 "o1", 0 0, L_0x142fff2a0;  1 drivers, strength-aware
v0x142f63c00_0 .net8 "out", 0 0, RS_0x15802d5e0;  alias, 3 drivers, strength-aware
S_0x142f63e20 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x142f5ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f65630_0 .net8 "a", 0 0, RS_0x15802d7c0;  alias, 3 drivers, strength-aware
v0x142f65750_0 .net8 "b", 0 0, RS_0x15802db80;  alias, 3 drivers, strength-aware
RS_0x15802e0f0 .resolv tri, L_0x132e04870, L_0x132e04920, L_0x132e04a70;
v0x142f65860_0 .net8 "nand_out1", 0 0, RS_0x15802e0f0;  3 drivers, strength-aware
RS_0x15802e270 .resolv tri, L_0x132e04c10, L_0x132e04cc0, L_0x132e04e10;
v0x142f658f0_0 .net8 "nand_out2", 0 0, RS_0x15802e270;  3 drivers, strength-aware
v0x142f659c0_0 .net8 "out", 0 0, RS_0x15802e3f0;  alias, 3 drivers, strength-aware
S_0x142f64070 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f63e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138054188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e047c0 .functor NMOS 1, L_0x138054188, RS_0x15802d7c0, C4<0>, C4<0>;
L_0x132e04870 .functor NMOS 1, L_0x132e047c0, RS_0x15802d7c0, C4<0>, C4<0>;
L_0x1380541d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e04920 .functor PMOS 1, L_0x1380541d0, RS_0x15802d7c0, C4<0>, C4<0>;
L_0x138054218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e04a70 .functor PMOS 1, L_0x138054218, RS_0x15802d7c0, C4<0>, C4<0>;
v0x142f642a0_0 .net/2s *"_ivl_0", 0 0, L_0x138054188;  1 drivers
v0x142f64360_0 .net/2s *"_ivl_2", 0 0, L_0x1380541d0;  1 drivers
v0x142f64410_0 .net/2s *"_ivl_4", 0 0, L_0x138054218;  1 drivers
v0x142f644d0_0 .net8 "a", 0 0, RS_0x15802d7c0;  alias, 3 drivers, strength-aware
v0x142f645a0_0 .net8 "b", 0 0, RS_0x15802d7c0;  alias, 3 drivers, strength-aware
v0x142f64670_0 .net8 "o1", 0 0, L_0x132e047c0;  1 drivers, strength-aware
v0x142f64700_0 .net8 "out", 0 0, RS_0x15802e0f0;  alias, 3 drivers, strength-aware
S_0x142f647c0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f63e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138054260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e04b20 .functor NMOS 1, L_0x138054260, RS_0x15802db80, C4<0>, C4<0>;
L_0x132e04c10 .functor NMOS 1, L_0x132e04b20, RS_0x15802db80, C4<0>, C4<0>;
L_0x1380542a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e04cc0 .functor PMOS 1, L_0x1380542a8, RS_0x15802db80, C4<0>, C4<0>;
L_0x1380542f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e04e10 .functor PMOS 1, L_0x1380542f0, RS_0x15802db80, C4<0>, C4<0>;
v0x142f649e0_0 .net/2s *"_ivl_0", 0 0, L_0x138054260;  1 drivers
v0x142f64a90_0 .net/2s *"_ivl_2", 0 0, L_0x1380542a8;  1 drivers
v0x142f64b40_0 .net/2s *"_ivl_4", 0 0, L_0x1380542f0;  1 drivers
v0x142f64c00_0 .net8 "a", 0 0, RS_0x15802db80;  alias, 3 drivers, strength-aware
v0x142f64cd0_0 .net8 "b", 0 0, RS_0x15802db80;  alias, 3 drivers, strength-aware
v0x142f64da0_0 .net8 "o1", 0 0, L_0x132e04b20;  1 drivers, strength-aware
v0x142f64e30_0 .net8 "out", 0 0, RS_0x15802e270;  alias, 3 drivers, strength-aware
S_0x142f64ef0 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f63e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138054338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e04ec0 .functor NMOS 1, L_0x138054338, RS_0x15802e270, C4<0>, C4<0>;
L_0x132e04fb0 .functor NMOS 1, L_0x132e04ec0, RS_0x15802e0f0, C4<0>, C4<0>;
L_0x138054380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e05060 .functor PMOS 1, L_0x138054380, RS_0x15802e0f0, C4<0>, C4<0>;
L_0x1380543c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e05130 .functor PMOS 1, L_0x1380543c8, RS_0x15802e270, C4<0>, C4<0>;
v0x142f65120_0 .net/2s *"_ivl_0", 0 0, L_0x138054338;  1 drivers
v0x142f651d0_0 .net/2s *"_ivl_2", 0 0, L_0x138054380;  1 drivers
v0x142f65280_0 .net/2s *"_ivl_4", 0 0, L_0x1380543c8;  1 drivers
v0x142f65340_0 .net8 "a", 0 0, RS_0x15802e0f0;  alias, 3 drivers, strength-aware
v0x142f653f0_0 .net8 "b", 0 0, RS_0x15802e270;  alias, 3 drivers, strength-aware
v0x142f654c0_0 .net8 "o1", 0 0, L_0x132e04ec0;  1 drivers, strength-aware
v0x142f65550_0 .net8 "out", 0 0, RS_0x15802e3f0;  alias, 3 drivers, strength-aware
S_0x142f66400 .scope module, "ha2" "HalfAdder" 5 6, 6 3 0, S_0x142f5e7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x142f6d940_0 .net8 "a", 0 0, RS_0x15802e3f0;  alias, 3 drivers, strength-aware
v0x142f6d9d0_0 .net "b", 0 0, L_0x142ffef30;  alias, 1 drivers
v0x142f6db60_0 .net8 "carry", 0 0, RS_0x15802e900;  alias, 3 drivers, strength-aware
v0x142f6dbf0_0 .net8 "sum", 0 0, RS_0x15802f8f0;  alias, 3 drivers, strength-aware
S_0x142f66570 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x142f66400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f67630_0 .net8 "a", 0 0, RS_0x15802e3f0;  alias, 3 drivers, strength-aware
v0x142f676d0_0 .net "b", 0 0, L_0x142ffef30;  alias, 1 drivers
RS_0x15802e780 .resolv tri, L_0x142f6daa0, L_0x132e082a0, L_0x132e08350;
v0x142f67770_0 .net8 "nand_out", 0 0, RS_0x15802e780;  3 drivers, strength-aware
v0x142f67820_0 .net8 "out", 0 0, RS_0x15802e900;  alias, 3 drivers, strength-aware
S_0x142f66780 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f66570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138054d58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e07f70 .functor NMOS 1, L_0x138054d58, L_0x142ffef30, C4<0>, C4<0>;
L_0x142f6daa0 .functor NMOS 1, L_0x132e07f70, RS_0x15802e3f0, C4<0>, C4<0>;
L_0x138054da0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e082a0 .functor PMOS 1, L_0x138054da0, RS_0x15802e3f0, C4<0>, C4<0>;
L_0x138054de8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e08350 .functor PMOS 1, L_0x138054de8, L_0x142ffef30, C4<0>, C4<0>;
v0x142f669b0_0 .net/2s *"_ivl_0", 0 0, L_0x138054d58;  1 drivers
v0x142f66a60_0 .net/2s *"_ivl_2", 0 0, L_0x138054da0;  1 drivers
v0x142f66b10_0 .net/2s *"_ivl_4", 0 0, L_0x138054de8;  1 drivers
v0x142f66bd0_0 .net8 "a", 0 0, RS_0x15802e3f0;  alias, 3 drivers, strength-aware
v0x142f66ce0_0 .net "b", 0 0, L_0x142ffef30;  alias, 1 drivers
v0x142f66d80_0 .net8 "o1", 0 0, L_0x132e07f70;  1 drivers, strength-aware
v0x142f66e20_0 .net8 "out", 0 0, RS_0x15802e780;  alias, 3 drivers, strength-aware
S_0x142f66ef0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f66570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138054e30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e08420 .functor NMOS 1, L_0x138054e30, RS_0x15802e780, C4<0>, C4<0>;
L_0x132e08510 .functor NMOS 1, L_0x132e08420, RS_0x15802e780, C4<0>, C4<0>;
L_0x138054e78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e086c0 .functor PMOS 1, L_0x138054e78, RS_0x15802e780, C4<0>, C4<0>;
L_0x138054ec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f6eb40 .functor PMOS 1, L_0x138054ec0, RS_0x15802e780, C4<0>, C4<0>;
v0x142f67110_0 .net/2s *"_ivl_0", 0 0, L_0x138054e30;  1 drivers
v0x142f671c0_0 .net/2s *"_ivl_2", 0 0, L_0x138054e78;  1 drivers
v0x142f67270_0 .net/2s *"_ivl_4", 0 0, L_0x138054ec0;  1 drivers
v0x142f67330_0 .net8 "a", 0 0, RS_0x15802e780;  alias, 3 drivers, strength-aware
v0x142f673e0_0 .net8 "b", 0 0, RS_0x15802e780;  alias, 3 drivers, strength-aware
v0x142f674f0_0 .net8 "o1", 0 0, L_0x132e08420;  1 drivers, strength-aware
v0x142f67580_0 .net8 "out", 0 0, RS_0x15802e900;  alias, 3 drivers, strength-aware
S_0x142f678f0 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x142f66400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f6d410_0 .net8 "a", 0 0, RS_0x15802e3f0;  alias, 3 drivers, strength-aware
RS_0x15802ecc0 .resolv tri, L_0x132e06920, L_0x132e06ad0, L_0x132e06b60;
v0x142f6d4a0_0 .net8 "and1_out", 0 0, RS_0x15802ecc0;  3 drivers, strength-aware
RS_0x15802f080 .resolv tri, L_0x132e071a0, L_0x132e07350, L_0x132e073c0;
v0x142f6d530_0 .net8 "and2_out", 0 0, RS_0x15802f080;  3 drivers, strength-aware
v0x142f6d5c0_0 .net "b", 0 0, L_0x142ffef30;  alias, 1 drivers
RS_0x15802eea0 .resolv tri, L_0x132e05e30, L_0x132e05ee0, L_0x132e05fd0;
v0x142f6d650_0 .net8 "not_a", 0 0, RS_0x15802eea0;  3 drivers, strength-aware
RS_0x15802eae0 .resolv tri, L_0x132e06190, L_0x132e06240, L_0x132e06330;
v0x142f6d7a0_0 .net8 "not_b", 0 0, RS_0x15802eae0;  3 drivers, strength-aware
v0x142f6d8b0_0 .net8 "out", 0 0, RS_0x15802f8f0;  alias, 3 drivers, strength-aware
S_0x142f67b00 .scope module, "and1" "And" 7 30, 7 3 0, S_0x142f678f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f68bc0_0 .net8 "a", 0 0, RS_0x15802e3f0;  alias, 3 drivers, strength-aware
v0x142f68c60_0 .net8 "b", 0 0, RS_0x15802eae0;  alias, 3 drivers, strength-aware
RS_0x15802eb40 .resolv tri, L_0x142f6d830, L_0x132e06670, L_0x132e06760;
v0x142f68d00_0 .net8 "nand_out", 0 0, RS_0x15802eb40;  3 drivers, strength-aware
v0x142f68db0_0 .net8 "out", 0 0, RS_0x15802ecc0;  alias, 3 drivers, strength-aware
S_0x142f67d30 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f67b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138054770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e06400 .functor NMOS 1, L_0x138054770, RS_0x15802eae0, C4<0>, C4<0>;
L_0x142f6d830 .functor NMOS 1, L_0x132e06400, RS_0x15802e3f0, C4<0>, C4<0>;
L_0x1380547b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e06670 .functor PMOS 1, L_0x1380547b8, RS_0x15802e3f0, C4<0>, C4<0>;
L_0x138054800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e06760 .functor PMOS 1, L_0x138054800, RS_0x15802eae0, C4<0>, C4<0>;
v0x142f67f70_0 .net/2s *"_ivl_0", 0 0, L_0x138054770;  1 drivers
v0x142f68030_0 .net/2s *"_ivl_2", 0 0, L_0x1380547b8;  1 drivers
v0x142f680e0_0 .net/2s *"_ivl_4", 0 0, L_0x138054800;  1 drivers
v0x142f681a0_0 .net8 "a", 0 0, RS_0x15802e3f0;  alias, 3 drivers, strength-aware
v0x142f68230_0 .net8 "b", 0 0, RS_0x15802eae0;  alias, 3 drivers, strength-aware
v0x142f68310_0 .net8 "o1", 0 0, L_0x132e06400;  1 drivers, strength-aware
v0x142f683b0_0 .net8 "out", 0 0, RS_0x15802eb40;  alias, 3 drivers, strength-aware
S_0x142f68480 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f67b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138054848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e06830 .functor NMOS 1, L_0x138054848, RS_0x15802eb40, C4<0>, C4<0>;
L_0x132e06920 .functor NMOS 1, L_0x132e06830, RS_0x15802eb40, C4<0>, C4<0>;
L_0x138054890 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e06ad0 .functor PMOS 1, L_0x138054890, RS_0x15802eb40, C4<0>, C4<0>;
L_0x1380548d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e06b60 .functor PMOS 1, L_0x1380548d8, RS_0x15802eb40, C4<0>, C4<0>;
v0x142f686a0_0 .net/2s *"_ivl_0", 0 0, L_0x138054848;  1 drivers
v0x142f68750_0 .net/2s *"_ivl_2", 0 0, L_0x138054890;  1 drivers
v0x142f68800_0 .net/2s *"_ivl_4", 0 0, L_0x1380548d8;  1 drivers
v0x142f688c0_0 .net8 "a", 0 0, RS_0x15802eb40;  alias, 3 drivers, strength-aware
v0x142f68970_0 .net8 "b", 0 0, RS_0x15802eb40;  alias, 3 drivers, strength-aware
v0x142f68a80_0 .net8 "o1", 0 0, L_0x132e06830;  1 drivers, strength-aware
v0x142f68b10_0 .net8 "out", 0 0, RS_0x15802ecc0;  alias, 3 drivers, strength-aware
S_0x142f68e80 .scope module, "and2" "And" 7 31, 7 3 0, S_0x142f678f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f69f30_0 .net8 "a", 0 0, RS_0x15802eea0;  alias, 3 drivers, strength-aware
v0x142f69fd0_0 .net "b", 0 0, L_0x142ffef30;  alias, 1 drivers
RS_0x15802ef00 .resolv tri, L_0x132e06d80, L_0x132e06f70, L_0x132e07000;
v0x142f6a060_0 .net8 "nand_out", 0 0, RS_0x15802ef00;  3 drivers, strength-aware
v0x142f6a110_0 .net8 "out", 0 0, RS_0x15802f080;  alias, 3 drivers, strength-aware
S_0x142f69090 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f68e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138054920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e06cd0 .functor NMOS 1, L_0x138054920, L_0x142ffef30, C4<0>, C4<0>;
L_0x132e06d80 .functor NMOS 1, L_0x132e06cd0, RS_0x15802eea0, C4<0>, C4<0>;
L_0x138054968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e06f70 .functor PMOS 1, L_0x138054968, RS_0x15802eea0, C4<0>, C4<0>;
L_0x1380549b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e07000 .functor PMOS 1, L_0x1380549b0, L_0x142ffef30, C4<0>, C4<0>;
v0x142f692c0_0 .net/2s *"_ivl_0", 0 0, L_0x138054920;  1 drivers
v0x142f69380_0 .net/2s *"_ivl_2", 0 0, L_0x138054968;  1 drivers
v0x142f69430_0 .net/2s *"_ivl_4", 0 0, L_0x1380549b0;  1 drivers
v0x142f694f0_0 .net8 "a", 0 0, RS_0x15802eea0;  alias, 3 drivers, strength-aware
v0x142f69590_0 .net "b", 0 0, L_0x142ffef30;  alias, 1 drivers
v0x142f696a0_0 .net8 "o1", 0 0, L_0x132e06cd0;  1 drivers, strength-aware
v0x142f69730_0 .net8 "out", 0 0, RS_0x15802ef00;  alias, 3 drivers, strength-aware
S_0x142f697f0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f68e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380549f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e070b0 .functor NMOS 1, L_0x1380549f8, RS_0x15802ef00, C4<0>, C4<0>;
L_0x132e071a0 .functor NMOS 1, L_0x132e070b0, RS_0x15802ef00, C4<0>, C4<0>;
L_0x138054a40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e07350 .functor PMOS 1, L_0x138054a40, RS_0x15802ef00, C4<0>, C4<0>;
L_0x138054a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e073c0 .functor PMOS 1, L_0x138054a88, RS_0x15802ef00, C4<0>, C4<0>;
v0x142f69a10_0 .net/2s *"_ivl_0", 0 0, L_0x1380549f8;  1 drivers
v0x142f69ac0_0 .net/2s *"_ivl_2", 0 0, L_0x138054a40;  1 drivers
v0x142f69b70_0 .net/2s *"_ivl_4", 0 0, L_0x138054a88;  1 drivers
v0x142f69c30_0 .net8 "a", 0 0, RS_0x15802ef00;  alias, 3 drivers, strength-aware
v0x142f69ce0_0 .net8 "b", 0 0, RS_0x15802ef00;  alias, 3 drivers, strength-aware
v0x142f69df0_0 .net8 "o1", 0 0, L_0x132e070b0;  1 drivers, strength-aware
v0x142f69e80_0 .net8 "out", 0 0, RS_0x15802f080;  alias, 3 drivers, strength-aware
S_0x142f6a1e0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x142f678f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f6abc0_0 .net8 "a", 0 0, RS_0x15802e3f0;  alias, 3 drivers, strength-aware
v0x142f6ac50_0 .net8 "out", 0 0, RS_0x15802eea0;  alias, 3 drivers, strength-aware
S_0x142f6a3d0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f6a1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380545c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e05d40 .functor NMOS 1, L_0x1380545c0, RS_0x15802e3f0, C4<0>, C4<0>;
L_0x132e05e30 .functor NMOS 1, L_0x132e05d40, RS_0x15802e3f0, C4<0>, C4<0>;
L_0x138054608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e05ee0 .functor PMOS 1, L_0x138054608, RS_0x15802e3f0, C4<0>, C4<0>;
L_0x138054650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e05fd0 .functor PMOS 1, L_0x138054650, RS_0x15802e3f0, C4<0>, C4<0>;
v0x142f6a610_0 .net/2s *"_ivl_0", 0 0, L_0x1380545c0;  1 drivers
v0x142f6a6d0_0 .net/2s *"_ivl_2", 0 0, L_0x138054608;  1 drivers
v0x142f6a780_0 .net/2s *"_ivl_4", 0 0, L_0x138054650;  1 drivers
v0x142f6a840_0 .net8 "a", 0 0, RS_0x15802e3f0;  alias, 3 drivers, strength-aware
v0x142f6a9d0_0 .net8 "b", 0 0, RS_0x15802e3f0;  alias, 3 drivers, strength-aware
v0x142f6aaa0_0 .net8 "o1", 0 0, L_0x132e05d40;  1 drivers, strength-aware
v0x142f6ab30_0 .net8 "out", 0 0, RS_0x15802eea0;  alias, 3 drivers, strength-aware
S_0x142f6ace0 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x142f678f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f6b660_0 .net "a", 0 0, L_0x142ffef30;  alias, 1 drivers
v0x142f6b700_0 .net8 "out", 0 0, RS_0x15802eae0;  alias, 3 drivers, strength-aware
S_0x142f6aed0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f6ace0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138054698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e060a0 .functor NMOS 1, L_0x138054698, L_0x142ffef30, C4<0>, C4<0>;
L_0x132e06190 .functor NMOS 1, L_0x132e060a0, L_0x142ffef30, C4<0>, C4<0>;
L_0x1380546e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e06240 .functor PMOS 1, L_0x1380546e0, L_0x142ffef30, C4<0>, C4<0>;
L_0x138054728 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e06330 .functor PMOS 1, L_0x138054728, L_0x142ffef30, C4<0>, C4<0>;
v0x142f6b110_0 .net/2s *"_ivl_0", 0 0, L_0x138054698;  1 drivers
v0x142f6b1d0_0 .net/2s *"_ivl_2", 0 0, L_0x1380546e0;  1 drivers
v0x142f6b280_0 .net/2s *"_ivl_4", 0 0, L_0x138054728;  1 drivers
v0x142f6b340_0 .net "a", 0 0, L_0x142ffef30;  alias, 1 drivers
v0x142f6b450_0 .net "b", 0 0, L_0x142ffef30;  alias, 1 drivers
v0x142f6b4e0_0 .net8 "o1", 0 0, L_0x132e060a0;  1 drivers, strength-aware
v0x142f6b580_0 .net8 "out", 0 0, RS_0x15802eae0;  alias, 3 drivers, strength-aware
S_0x142f6b7a0 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x142f678f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f6cfb0_0 .net8 "a", 0 0, RS_0x15802ecc0;  alias, 3 drivers, strength-aware
v0x142f6d0d0_0 .net8 "b", 0 0, RS_0x15802f080;  alias, 3 drivers, strength-aware
RS_0x15802f5f0 .resolv tri, L_0x132e075e0, L_0x132e07690, L_0x132e077e0;
v0x142f6d1e0_0 .net8 "nand_out1", 0 0, RS_0x15802f5f0;  3 drivers, strength-aware
RS_0x15802f770 .resolv tri, L_0x132e07980, L_0x132e07a30, L_0x132e07b80;
v0x142f6d270_0 .net8 "nand_out2", 0 0, RS_0x15802f770;  3 drivers, strength-aware
v0x142f6d340_0 .net8 "out", 0 0, RS_0x15802f8f0;  alias, 3 drivers, strength-aware
S_0x142f6b9f0 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f6b7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138054ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e07530 .functor NMOS 1, L_0x138054ad0, RS_0x15802ecc0, C4<0>, C4<0>;
L_0x132e075e0 .functor NMOS 1, L_0x132e07530, RS_0x15802ecc0, C4<0>, C4<0>;
L_0x138054b18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e07690 .functor PMOS 1, L_0x138054b18, RS_0x15802ecc0, C4<0>, C4<0>;
L_0x138054b60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e077e0 .functor PMOS 1, L_0x138054b60, RS_0x15802ecc0, C4<0>, C4<0>;
v0x142f6bc20_0 .net/2s *"_ivl_0", 0 0, L_0x138054ad0;  1 drivers
v0x142f6bce0_0 .net/2s *"_ivl_2", 0 0, L_0x138054b18;  1 drivers
v0x142f6bd90_0 .net/2s *"_ivl_4", 0 0, L_0x138054b60;  1 drivers
v0x142f6be50_0 .net8 "a", 0 0, RS_0x15802ecc0;  alias, 3 drivers, strength-aware
v0x142f6bf20_0 .net8 "b", 0 0, RS_0x15802ecc0;  alias, 3 drivers, strength-aware
v0x142f6bff0_0 .net8 "o1", 0 0, L_0x132e07530;  1 drivers, strength-aware
v0x142f6c080_0 .net8 "out", 0 0, RS_0x15802f5f0;  alias, 3 drivers, strength-aware
S_0x142f6c140 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f6b7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138054ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e07890 .functor NMOS 1, L_0x138054ba8, RS_0x15802f080, C4<0>, C4<0>;
L_0x132e07980 .functor NMOS 1, L_0x132e07890, RS_0x15802f080, C4<0>, C4<0>;
L_0x138054bf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e07a30 .functor PMOS 1, L_0x138054bf0, RS_0x15802f080, C4<0>, C4<0>;
L_0x138054c38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e07b80 .functor PMOS 1, L_0x138054c38, RS_0x15802f080, C4<0>, C4<0>;
v0x142f6c360_0 .net/2s *"_ivl_0", 0 0, L_0x138054ba8;  1 drivers
v0x142f6c410_0 .net/2s *"_ivl_2", 0 0, L_0x138054bf0;  1 drivers
v0x142f6c4c0_0 .net/2s *"_ivl_4", 0 0, L_0x138054c38;  1 drivers
v0x142f6c580_0 .net8 "a", 0 0, RS_0x15802f080;  alias, 3 drivers, strength-aware
v0x142f6c650_0 .net8 "b", 0 0, RS_0x15802f080;  alias, 3 drivers, strength-aware
v0x142f6c720_0 .net8 "o1", 0 0, L_0x132e07890;  1 drivers, strength-aware
v0x142f6c7b0_0 .net8 "out", 0 0, RS_0x15802f770;  alias, 3 drivers, strength-aware
S_0x142f6c870 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f6b7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138054c80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e07c30 .functor NMOS 1, L_0x138054c80, RS_0x15802f770, C4<0>, C4<0>;
L_0x132e07d20 .functor NMOS 1, L_0x132e07c30, RS_0x15802f5f0, C4<0>, C4<0>;
L_0x138054cc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e07dd0 .functor PMOS 1, L_0x138054cc8, RS_0x15802f5f0, C4<0>, C4<0>;
L_0x138054d10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e07ea0 .functor PMOS 1, L_0x138054d10, RS_0x15802f770, C4<0>, C4<0>;
v0x142f6caa0_0 .net/2s *"_ivl_0", 0 0, L_0x138054c80;  1 drivers
v0x142f6cb50_0 .net/2s *"_ivl_2", 0 0, L_0x138054cc8;  1 drivers
v0x142f6cc00_0 .net/2s *"_ivl_4", 0 0, L_0x138054d10;  1 drivers
v0x142f6ccc0_0 .net8 "a", 0 0, RS_0x15802f5f0;  alias, 3 drivers, strength-aware
v0x142f6cd70_0 .net8 "b", 0 0, RS_0x15802f770;  alias, 3 drivers, strength-aware
v0x142f6ce40_0 .net8 "o1", 0 0, L_0x132e07c30;  1 drivers, strength-aware
v0x142f6ced0_0 .net8 "out", 0 0, RS_0x15802f8f0;  alias, 3 drivers, strength-aware
S_0x142f6dc80 .scope module, "or_gate" "Or" 5 7, 7 9 0, S_0x142f5e7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f6f430_0 .net8 "a", 0 0, RS_0x15802d400;  alias, 3 drivers, strength-aware
v0x142f6f4d0_0 .net8 "b", 0 0, RS_0x15802e900;  alias, 3 drivers, strength-aware
RS_0x15802fc50 .resolv tri, L_0x132e08980, L_0x132e08a30, L_0x132e08b80;
v0x142f6f570_0 .net8 "nand_out1", 0 0, RS_0x15802fc50;  3 drivers, strength-aware
RS_0x15802fdd0 .resolv tri, L_0x132e08d20, L_0x132e08dd0, L_0x132e08f20;
v0x142f6f640_0 .net8 "nand_out2", 0 0, RS_0x15802fdd0;  3 drivers, strength-aware
v0x142f6f710_0 .net8 "out", 0 0, RS_0x15802ff50;  alias, 3 drivers, strength-aware
S_0x142f6de40 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f6dc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138054f08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e08890 .functor NMOS 1, L_0x138054f08, RS_0x15802d400, C4<0>, C4<0>;
L_0x132e08980 .functor NMOS 1, L_0x132e08890, RS_0x15802d400, C4<0>, C4<0>;
L_0x138054f50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e08a30 .functor PMOS 1, L_0x138054f50, RS_0x15802d400, C4<0>, C4<0>;
L_0x138054f98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e08b80 .functor PMOS 1, L_0x138054f98, RS_0x15802d400, C4<0>, C4<0>;
v0x142f6e070_0 .net/2s *"_ivl_0", 0 0, L_0x138054f08;  1 drivers
v0x142f6e120_0 .net/2s *"_ivl_2", 0 0, L_0x138054f50;  1 drivers
v0x142f6e1d0_0 .net/2s *"_ivl_4", 0 0, L_0x138054f98;  1 drivers
v0x142f6e290_0 .net8 "a", 0 0, RS_0x15802d400;  alias, 3 drivers, strength-aware
v0x142f6e320_0 .net8 "b", 0 0, RS_0x15802d400;  alias, 3 drivers, strength-aware
v0x142f6e470_0 .net8 "o1", 0 0, L_0x132e08890;  1 drivers, strength-aware
v0x142f6e500_0 .net8 "out", 0 0, RS_0x15802fc50;  alias, 3 drivers, strength-aware
S_0x142f6e5e0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f6dc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138054fe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e08c30 .functor NMOS 1, L_0x138054fe0, RS_0x15802e900, C4<0>, C4<0>;
L_0x132e08d20 .functor NMOS 1, L_0x132e08c30, RS_0x15802e900, C4<0>, C4<0>;
L_0x138055028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e08dd0 .functor PMOS 1, L_0x138055028, RS_0x15802e900, C4<0>, C4<0>;
L_0x138055070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e08f20 .functor PMOS 1, L_0x138055070, RS_0x15802e900, C4<0>, C4<0>;
v0x142f6e7f0_0 .net/2s *"_ivl_0", 0 0, L_0x138054fe0;  1 drivers
v0x142f6e880_0 .net/2s *"_ivl_2", 0 0, L_0x138055028;  1 drivers
v0x142f6e920_0 .net/2s *"_ivl_4", 0 0, L_0x138055070;  1 drivers
v0x142f6e9e0_0 .net8 "a", 0 0, RS_0x15802e900;  alias, 3 drivers, strength-aware
v0x142f6ea70_0 .net8 "b", 0 0, RS_0x15802e900;  alias, 3 drivers, strength-aware
v0x142f6ebc0_0 .net8 "o1", 0 0, L_0x132e08c30;  1 drivers, strength-aware
v0x142f6ec50_0 .net8 "out", 0 0, RS_0x15802fdd0;  alias, 3 drivers, strength-aware
S_0x142f6ed30 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f6dc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380550b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x132e08fd0 .functor NMOS 1, L_0x1380550b8, RS_0x15802fdd0, C4<0>, C4<0>;
L_0x132e090c0 .functor NMOS 1, L_0x132e08fd0, RS_0x15802fc50, C4<0>, C4<0>;
L_0x138055100 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e09170 .functor PMOS 1, L_0x138055100, RS_0x15802fc50, C4<0>, C4<0>;
L_0x138055148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x132e09240 .functor PMOS 1, L_0x138055148, RS_0x15802fdd0, C4<0>, C4<0>;
v0x142f6ef40_0 .net/2s *"_ivl_0", 0 0, L_0x1380550b8;  1 drivers
v0x142f6efd0_0 .net/2s *"_ivl_2", 0 0, L_0x138055100;  1 drivers
v0x142f6f080_0 .net/2s *"_ivl_4", 0 0, L_0x138055148;  1 drivers
v0x142f6f140_0 .net8 "a", 0 0, RS_0x15802fc50;  alias, 3 drivers, strength-aware
v0x142f6f1f0_0 .net8 "b", 0 0, RS_0x15802fdd0;  alias, 3 drivers, strength-aware
v0x142f6f2c0_0 .net8 "o1", 0 0, L_0x132e08fd0;  1 drivers, strength-aware
v0x142f6f350_0 .net8 "out", 0 0, RS_0x15802ff50;  alias, 3 drivers, strength-aware
S_0x142f6fd90 .scope module, "fa2" "FullAdder" 4 16, 5 3 0, S_0x152e13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x142f80e10_0 .net "a", 0 0, L_0x142fb7a70;  1 drivers
v0x142f80ea0_0 .net "b", 0 0, L_0x142fb7b10;  1 drivers
RS_0x158030430 .resolv tri, L_0x142fb40e0, L_0x142fb4290, L_0x142f7fa20;
v0x142f80f30_0 .net8 "carry1", 0 0, RS_0x158030430;  3 drivers, strength-aware
RS_0x158031930 .resolv tri, L_0x142fb6c30, L_0x142fb6de0, L_0x142f80170;
v0x142f80fc0_0 .net8 "carry2", 0 0, RS_0x158031930;  3 drivers, strength-aware
v0x142f81050_0 .net "cin", 0 0, L_0x142fb7bb0;  1 drivers
v0x142f81120_0 .net8 "cout", 0 0, RS_0x158032f80;  3 drivers, strength-aware
v0x142f811f0_0 .net8 "sum", 0 0, RS_0x158032920;  3 drivers, strength-aware
RS_0x158031420 .resolv tri, L_0x142fb36d0, L_0x142fb3780, L_0x142fb3850;
v0x142f81300_0 .net8 "sum1", 0 0, RS_0x158031420;  3 drivers, strength-aware
S_0x142f70050 .scope module, "ha1" "HalfAdder" 5 5, 6 3 0, S_0x142f6fd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x142f775f0_0 .net "a", 0 0, L_0x142fb7a70;  alias, 1 drivers
v0x142f77780_0 .net "b", 0 0, L_0x142fb7b10;  alias, 1 drivers
v0x142f77910_0 .net8 "carry", 0 0, RS_0x158030430;  alias, 3 drivers, strength-aware
v0x142f779a0_0 .net8 "sum", 0 0, RS_0x158031420;  alias, 3 drivers, strength-aware
S_0x142f70270 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x142f70050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f712f0_0 .net "a", 0 0, L_0x142fb7a70;  alias, 1 drivers
v0x142f71390_0 .net "b", 0 0, L_0x142fb7b10;  alias, 1 drivers
RS_0x1580302b0 .resolv tri, L_0x142f77850, L_0x142f77680, L_0x142fb3f60;
v0x142f71440_0 .net8 "nand_out", 0 0, RS_0x1580302b0;  3 drivers, strength-aware
v0x142f714f0_0 .net8 "out", 0 0, RS_0x158030430;  alias, 3 drivers, strength-aware
S_0x142f704a0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f70270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380431d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142f7bf60 .functor NMOS 1, L_0x1380431d8, L_0x142fb7b10, C4<0>, C4<0>;
L_0x142f77850 .functor NMOS 1, L_0x142f7bf60, L_0x142fb7a70, C4<0>, C4<0>;
L_0x138043220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f77680 .functor PMOS 1, L_0x138043220, L_0x142fb7a70, C4<0>, C4<0>;
L_0x138043268 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb3f60 .functor PMOS 1, L_0x138043268, L_0x142fb7b10, C4<0>, C4<0>;
v0x142f706d0_0 .net/2s *"_ivl_0", 0 0, L_0x1380431d8;  1 drivers
v0x142f70790_0 .net/2s *"_ivl_2", 0 0, L_0x138043220;  1 drivers
v0x142f70830_0 .net/2s *"_ivl_4", 0 0, L_0x138043268;  1 drivers
v0x142f708c0_0 .net "a", 0 0, L_0x142fb7a70;  alias, 1 drivers
v0x142f70960_0 .net "b", 0 0, L_0x142fb7b10;  alias, 1 drivers
v0x142f70a40_0 .net8 "o1", 0 0, L_0x142f7bf60;  1 drivers, strength-aware
v0x142f70ae0_0 .net8 "out", 0 0, RS_0x1580302b0;  alias, 3 drivers, strength-aware
S_0x142f70bb0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f70270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380432b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb4010 .functor NMOS 1, L_0x1380432b0, RS_0x1580302b0, C4<0>, C4<0>;
L_0x142fb40e0 .functor NMOS 1, L_0x142fb4010, RS_0x1580302b0, C4<0>, C4<0>;
L_0x1380432f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb4290 .functor PMOS 1, L_0x1380432f8, RS_0x1580302b0, C4<0>, C4<0>;
L_0x138043340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f7fa20 .functor PMOS 1, L_0x138043340, RS_0x1580302b0, C4<0>, C4<0>;
v0x142f70dd0_0 .net/2s *"_ivl_0", 0 0, L_0x1380432b0;  1 drivers
v0x142f70e80_0 .net/2s *"_ivl_2", 0 0, L_0x1380432f8;  1 drivers
v0x142f70f30_0 .net/2s *"_ivl_4", 0 0, L_0x138043340;  1 drivers
v0x142f70ff0_0 .net8 "a", 0 0, RS_0x1580302b0;  alias, 3 drivers, strength-aware
v0x142f710a0_0 .net8 "b", 0 0, RS_0x1580302b0;  alias, 3 drivers, strength-aware
v0x142f711b0_0 .net8 "o1", 0 0, L_0x142fb4010;  1 drivers, strength-aware
v0x142f71240_0 .net8 "out", 0 0, RS_0x158030430;  alias, 3 drivers, strength-aware
S_0x142f715c0 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x142f70050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f770c0_0 .net "a", 0 0, L_0x142fb7a70;  alias, 1 drivers
RS_0x1580307f0 .resolv tri, L_0x142fb22d0, L_0x142fb2480, L_0x142fb2510;
v0x142f77150_0 .net8 "and1_out", 0 0, RS_0x1580307f0;  3 drivers, strength-aware
RS_0x158030bb0 .resolv tri, L_0x142fb2b50, L_0x142fb2d00, L_0x142fb2d70;
v0x142f771e0_0 .net8 "and2_out", 0 0, RS_0x158030bb0;  3 drivers, strength-aware
v0x142f77270_0 .net "b", 0 0, L_0x142fb7b10;  alias, 1 drivers
RS_0x1580309d0 .resolv tri, L_0x142fb17e0, L_0x142fb1890, L_0x142fb1980;
v0x142f77300_0 .net8 "not_a", 0 0, RS_0x1580309d0;  3 drivers, strength-aware
RS_0x158030610 .resolv tri, L_0x142fb1b40, L_0x142fb1bf0, L_0x142fb1ce0;
v0x142f77450_0 .net8 "not_b", 0 0, RS_0x158030610;  3 drivers, strength-aware
v0x142f77560_0 .net8 "out", 0 0, RS_0x158031420;  alias, 3 drivers, strength-aware
S_0x142f717d0 .scope module, "and1" "And" 7 30, 7 3 0, S_0x142f715c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f728b0_0 .net "a", 0 0, L_0x142fb7a70;  alias, 1 drivers
v0x142f72950_0 .net8 "b", 0 0, RS_0x158030610;  alias, 3 drivers, strength-aware
RS_0x158030670 .resolv tri, L_0x142f774e0, L_0x142fb2020, L_0x142fb2110;
v0x142f729f0_0 .net8 "nand_out", 0 0, RS_0x158030670;  3 drivers, strength-aware
v0x142f72aa0_0 .net8 "out", 0 0, RS_0x1580307f0;  alias, 3 drivers, strength-aware
S_0x142f71a00 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f717d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138042bf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb1db0 .functor NMOS 1, L_0x138042bf0, RS_0x158030610, C4<0>, C4<0>;
L_0x142f774e0 .functor NMOS 1, L_0x142fb1db0, L_0x142fb7a70, C4<0>, C4<0>;
L_0x138042c38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb2020 .functor PMOS 1, L_0x138042c38, L_0x142fb7a70, C4<0>, C4<0>;
L_0x138042c80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb2110 .functor PMOS 1, L_0x138042c80, RS_0x158030610, C4<0>, C4<0>;
v0x142f71c40_0 .net/2s *"_ivl_0", 0 0, L_0x138042bf0;  1 drivers
v0x142f71d00_0 .net/2s *"_ivl_2", 0 0, L_0x138042c38;  1 drivers
v0x142f71db0_0 .net/2s *"_ivl_4", 0 0, L_0x138042c80;  1 drivers
v0x142f71e70_0 .net "a", 0 0, L_0x142fb7a70;  alias, 1 drivers
v0x142f71f40_0 .net8 "b", 0 0, RS_0x158030610;  alias, 3 drivers, strength-aware
v0x142f72010_0 .net8 "o1", 0 0, L_0x142fb1db0;  1 drivers, strength-aware
v0x142f720a0_0 .net8 "out", 0 0, RS_0x158030670;  alias, 3 drivers, strength-aware
S_0x142f72170 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f717d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138042cc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb21e0 .functor NMOS 1, L_0x138042cc8, RS_0x158030670, C4<0>, C4<0>;
L_0x142fb22d0 .functor NMOS 1, L_0x142fb21e0, RS_0x158030670, C4<0>, C4<0>;
L_0x138042d10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb2480 .functor PMOS 1, L_0x138042d10, RS_0x158030670, C4<0>, C4<0>;
L_0x138042d58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb2510 .functor PMOS 1, L_0x138042d58, RS_0x158030670, C4<0>, C4<0>;
v0x142f72390_0 .net/2s *"_ivl_0", 0 0, L_0x138042cc8;  1 drivers
v0x142f72440_0 .net/2s *"_ivl_2", 0 0, L_0x138042d10;  1 drivers
v0x142f724f0_0 .net/2s *"_ivl_4", 0 0, L_0x138042d58;  1 drivers
v0x142f725b0_0 .net8 "a", 0 0, RS_0x158030670;  alias, 3 drivers, strength-aware
v0x142f72660_0 .net8 "b", 0 0, RS_0x158030670;  alias, 3 drivers, strength-aware
v0x142f72770_0 .net8 "o1", 0 0, L_0x142fb21e0;  1 drivers, strength-aware
v0x142f72800_0 .net8 "out", 0 0, RS_0x1580307f0;  alias, 3 drivers, strength-aware
S_0x142f72b70 .scope module, "and2" "And" 7 31, 7 3 0, S_0x142f715c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f73c20_0 .net8 "a", 0 0, RS_0x1580309d0;  alias, 3 drivers, strength-aware
v0x142f73cc0_0 .net "b", 0 0, L_0x142fb7b10;  alias, 1 drivers
RS_0x158030a30 .resolv tri, L_0x142fb2730, L_0x142fb2920, L_0x142fb29b0;
v0x142f73d50_0 .net8 "nand_out", 0 0, RS_0x158030a30;  3 drivers, strength-aware
v0x142f73e00_0 .net8 "out", 0 0, RS_0x158030bb0;  alias, 3 drivers, strength-aware
S_0x142f72d80 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f72b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138042da0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb2680 .functor NMOS 1, L_0x138042da0, L_0x142fb7b10, C4<0>, C4<0>;
L_0x142fb2730 .functor NMOS 1, L_0x142fb2680, RS_0x1580309d0, C4<0>, C4<0>;
L_0x138042de8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb2920 .functor PMOS 1, L_0x138042de8, RS_0x1580309d0, C4<0>, C4<0>;
L_0x138042e30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb29b0 .functor PMOS 1, L_0x138042e30, L_0x142fb7b10, C4<0>, C4<0>;
v0x142f72fb0_0 .net/2s *"_ivl_0", 0 0, L_0x138042da0;  1 drivers
v0x142f73070_0 .net/2s *"_ivl_2", 0 0, L_0x138042de8;  1 drivers
v0x142f73120_0 .net/2s *"_ivl_4", 0 0, L_0x138042e30;  1 drivers
v0x142f731e0_0 .net8 "a", 0 0, RS_0x1580309d0;  alias, 3 drivers, strength-aware
v0x142f73280_0 .net "b", 0 0, L_0x142fb7b10;  alias, 1 drivers
v0x142f73390_0 .net8 "o1", 0 0, L_0x142fb2680;  1 drivers, strength-aware
v0x142f73420_0 .net8 "out", 0 0, RS_0x158030a30;  alias, 3 drivers, strength-aware
S_0x142f734e0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f72b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138042e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb2a60 .functor NMOS 1, L_0x138042e78, RS_0x158030a30, C4<0>, C4<0>;
L_0x142fb2b50 .functor NMOS 1, L_0x142fb2a60, RS_0x158030a30, C4<0>, C4<0>;
L_0x138042ec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb2d00 .functor PMOS 1, L_0x138042ec0, RS_0x158030a30, C4<0>, C4<0>;
L_0x138042f08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb2d70 .functor PMOS 1, L_0x138042f08, RS_0x158030a30, C4<0>, C4<0>;
v0x142f73700_0 .net/2s *"_ivl_0", 0 0, L_0x138042e78;  1 drivers
v0x142f737b0_0 .net/2s *"_ivl_2", 0 0, L_0x138042ec0;  1 drivers
v0x142f73860_0 .net/2s *"_ivl_4", 0 0, L_0x138042f08;  1 drivers
v0x142f73920_0 .net8 "a", 0 0, RS_0x158030a30;  alias, 3 drivers, strength-aware
v0x142f739d0_0 .net8 "b", 0 0, RS_0x158030a30;  alias, 3 drivers, strength-aware
v0x142f73ae0_0 .net8 "o1", 0 0, L_0x142fb2a60;  1 drivers, strength-aware
v0x142f73b70_0 .net8 "out", 0 0, RS_0x158030bb0;  alias, 3 drivers, strength-aware
S_0x142f73ed0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x142f715c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f74850_0 .net "a", 0 0, L_0x142fb7a70;  alias, 1 drivers
v0x142f748f0_0 .net8 "out", 0 0, RS_0x1580309d0;  alias, 3 drivers, strength-aware
S_0x142f740c0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f73ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138042a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb1710 .functor NMOS 1, L_0x138042a40, L_0x142fb7a70, C4<0>, C4<0>;
L_0x142fb17e0 .functor NMOS 1, L_0x142fb1710, L_0x142fb7a70, C4<0>, C4<0>;
L_0x138042a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb1890 .functor PMOS 1, L_0x138042a88, L_0x142fb7a70, C4<0>, C4<0>;
L_0x138042ad0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb1980 .functor PMOS 1, L_0x138042ad0, L_0x142fb7a70, C4<0>, C4<0>;
v0x142f74300_0 .net/2s *"_ivl_0", 0 0, L_0x138042a40;  1 drivers
v0x142f743c0_0 .net/2s *"_ivl_2", 0 0, L_0x138042a88;  1 drivers
v0x142f74470_0 .net/2s *"_ivl_4", 0 0, L_0x138042ad0;  1 drivers
v0x142f74530_0 .net "a", 0 0, L_0x142fb7a70;  alias, 1 drivers
v0x142f74640_0 .net "b", 0 0, L_0x142fb7a70;  alias, 1 drivers
v0x142f746d0_0 .net8 "o1", 0 0, L_0x142fb1710;  1 drivers, strength-aware
v0x142f74770_0 .net8 "out", 0 0, RS_0x1580309d0;  alias, 3 drivers, strength-aware
S_0x142f74990 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x142f715c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f75310_0 .net "a", 0 0, L_0x142fb7b10;  alias, 1 drivers
v0x142f753b0_0 .net8 "out", 0 0, RS_0x158030610;  alias, 3 drivers, strength-aware
S_0x142f74b80 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f74990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138042b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb1a50 .functor NMOS 1, L_0x138042b18, L_0x142fb7b10, C4<0>, C4<0>;
L_0x142fb1b40 .functor NMOS 1, L_0x142fb1a50, L_0x142fb7b10, C4<0>, C4<0>;
L_0x138042b60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb1bf0 .functor PMOS 1, L_0x138042b60, L_0x142fb7b10, C4<0>, C4<0>;
L_0x138042ba8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb1ce0 .functor PMOS 1, L_0x138042ba8, L_0x142fb7b10, C4<0>, C4<0>;
v0x142f74dc0_0 .net/2s *"_ivl_0", 0 0, L_0x138042b18;  1 drivers
v0x142f74e80_0 .net/2s *"_ivl_2", 0 0, L_0x138042b60;  1 drivers
v0x142f74f30_0 .net/2s *"_ivl_4", 0 0, L_0x138042ba8;  1 drivers
v0x142f74ff0_0 .net "a", 0 0, L_0x142fb7b10;  alias, 1 drivers
v0x142f75100_0 .net "b", 0 0, L_0x142fb7b10;  alias, 1 drivers
v0x142f75190_0 .net8 "o1", 0 0, L_0x142fb1a50;  1 drivers, strength-aware
v0x142f75230_0 .net8 "out", 0 0, RS_0x158030610;  alias, 3 drivers, strength-aware
S_0x142f75450 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x142f715c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f76c60_0 .net8 "a", 0 0, RS_0x1580307f0;  alias, 3 drivers, strength-aware
v0x142f76d80_0 .net8 "b", 0 0, RS_0x158030bb0;  alias, 3 drivers, strength-aware
RS_0x158031120 .resolv tri, L_0x142fb2f90, L_0x142fb3040, L_0x142fb3190;
v0x142f76e90_0 .net8 "nand_out1", 0 0, RS_0x158031120;  3 drivers, strength-aware
RS_0x1580312a0 .resolv tri, L_0x142fb3330, L_0x142fb33e0, L_0x142fb3530;
v0x142f76f20_0 .net8 "nand_out2", 0 0, RS_0x1580312a0;  3 drivers, strength-aware
v0x142f76ff0_0 .net8 "out", 0 0, RS_0x158031420;  alias, 3 drivers, strength-aware
S_0x142f756a0 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f75450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138042f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb2ee0 .functor NMOS 1, L_0x138042f50, RS_0x1580307f0, C4<0>, C4<0>;
L_0x142fb2f90 .functor NMOS 1, L_0x142fb2ee0, RS_0x1580307f0, C4<0>, C4<0>;
L_0x138042f98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb3040 .functor PMOS 1, L_0x138042f98, RS_0x1580307f0, C4<0>, C4<0>;
L_0x138042fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb3190 .functor PMOS 1, L_0x138042fe0, RS_0x1580307f0, C4<0>, C4<0>;
v0x142f758d0_0 .net/2s *"_ivl_0", 0 0, L_0x138042f50;  1 drivers
v0x142f75990_0 .net/2s *"_ivl_2", 0 0, L_0x138042f98;  1 drivers
v0x142f75a40_0 .net/2s *"_ivl_4", 0 0, L_0x138042fe0;  1 drivers
v0x142f75b00_0 .net8 "a", 0 0, RS_0x1580307f0;  alias, 3 drivers, strength-aware
v0x142f75bd0_0 .net8 "b", 0 0, RS_0x1580307f0;  alias, 3 drivers, strength-aware
v0x142f75ca0_0 .net8 "o1", 0 0, L_0x142fb2ee0;  1 drivers, strength-aware
v0x142f75d30_0 .net8 "out", 0 0, RS_0x158031120;  alias, 3 drivers, strength-aware
S_0x142f75df0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f75450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138043028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb3240 .functor NMOS 1, L_0x138043028, RS_0x158030bb0, C4<0>, C4<0>;
L_0x142fb3330 .functor NMOS 1, L_0x142fb3240, RS_0x158030bb0, C4<0>, C4<0>;
L_0x138043070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb33e0 .functor PMOS 1, L_0x138043070, RS_0x158030bb0, C4<0>, C4<0>;
L_0x1380430b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb3530 .functor PMOS 1, L_0x1380430b8, RS_0x158030bb0, C4<0>, C4<0>;
v0x142f76010_0 .net/2s *"_ivl_0", 0 0, L_0x138043028;  1 drivers
v0x142f760c0_0 .net/2s *"_ivl_2", 0 0, L_0x138043070;  1 drivers
v0x142f76170_0 .net/2s *"_ivl_4", 0 0, L_0x1380430b8;  1 drivers
v0x142f76230_0 .net8 "a", 0 0, RS_0x158030bb0;  alias, 3 drivers, strength-aware
v0x142f76300_0 .net8 "b", 0 0, RS_0x158030bb0;  alias, 3 drivers, strength-aware
v0x142f763d0_0 .net8 "o1", 0 0, L_0x142fb3240;  1 drivers, strength-aware
v0x142f76460_0 .net8 "out", 0 0, RS_0x1580312a0;  alias, 3 drivers, strength-aware
S_0x142f76520 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f75450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138043100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb35e0 .functor NMOS 1, L_0x138043100, RS_0x1580312a0, C4<0>, C4<0>;
L_0x142fb36d0 .functor NMOS 1, L_0x142fb35e0, RS_0x158031120, C4<0>, C4<0>;
L_0x138043148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb3780 .functor PMOS 1, L_0x138043148, RS_0x158031120, C4<0>, C4<0>;
L_0x138043190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb3850 .functor PMOS 1, L_0x138043190, RS_0x1580312a0, C4<0>, C4<0>;
v0x142f76750_0 .net/2s *"_ivl_0", 0 0, L_0x138043100;  1 drivers
v0x142f76800_0 .net/2s *"_ivl_2", 0 0, L_0x138043148;  1 drivers
v0x142f768b0_0 .net/2s *"_ivl_4", 0 0, L_0x138043190;  1 drivers
v0x142f76970_0 .net8 "a", 0 0, RS_0x158031120;  alias, 3 drivers, strength-aware
v0x142f76a20_0 .net8 "b", 0 0, RS_0x1580312a0;  alias, 3 drivers, strength-aware
v0x142f76af0_0 .net8 "o1", 0 0, L_0x142fb35e0;  1 drivers, strength-aware
v0x142f76b80_0 .net8 "out", 0 0, RS_0x158031420;  alias, 3 drivers, strength-aware
S_0x142f77a30 .scope module, "ha2" "HalfAdder" 5 6, 6 3 0, S_0x142f6fd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x142f7ef70_0 .net8 "a", 0 0, RS_0x158031420;  alias, 3 drivers, strength-aware
v0x142f7f000_0 .net "b", 0 0, L_0x142fb7bb0;  alias, 1 drivers
v0x142f7f190_0 .net8 "carry", 0 0, RS_0x158031930;  alias, 3 drivers, strength-aware
v0x142f7f220_0 .net8 "sum", 0 0, RS_0x158032920;  alias, 3 drivers, strength-aware
S_0x142f77ba0 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x142f77a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f78c60_0 .net8 "a", 0 0, RS_0x158031420;  alias, 3 drivers, strength-aware
v0x142f78d00_0 .net "b", 0 0, L_0x142fb7bb0;  alias, 1 drivers
RS_0x1580317b0 .resolv tri, L_0x142f7f0d0, L_0x142fb69c0, L_0x142fb6a70;
v0x142f78da0_0 .net8 "nand_out", 0 0, RS_0x1580317b0;  3 drivers, strength-aware
v0x142f78e50_0 .net8 "out", 0 0, RS_0x158031930;  alias, 3 drivers, strength-aware
S_0x142f77db0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f77ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138043b20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb6690 .functor NMOS 1, L_0x138043b20, L_0x142fb7bb0, C4<0>, C4<0>;
L_0x142f7f0d0 .functor NMOS 1, L_0x142fb6690, RS_0x158031420, C4<0>, C4<0>;
L_0x138043b68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb69c0 .functor PMOS 1, L_0x138043b68, RS_0x158031420, C4<0>, C4<0>;
L_0x138043bb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb6a70 .functor PMOS 1, L_0x138043bb0, L_0x142fb7bb0, C4<0>, C4<0>;
v0x142f77fe0_0 .net/2s *"_ivl_0", 0 0, L_0x138043b20;  1 drivers
v0x142f78090_0 .net/2s *"_ivl_2", 0 0, L_0x138043b68;  1 drivers
v0x142f78140_0 .net/2s *"_ivl_4", 0 0, L_0x138043bb0;  1 drivers
v0x142f78200_0 .net8 "a", 0 0, RS_0x158031420;  alias, 3 drivers, strength-aware
v0x142f78310_0 .net "b", 0 0, L_0x142fb7bb0;  alias, 1 drivers
v0x142f783b0_0 .net8 "o1", 0 0, L_0x142fb6690;  1 drivers, strength-aware
v0x142f78450_0 .net8 "out", 0 0, RS_0x1580317b0;  alias, 3 drivers, strength-aware
S_0x142f78520 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f77ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138043bf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb6b40 .functor NMOS 1, L_0x138043bf8, RS_0x1580317b0, C4<0>, C4<0>;
L_0x142fb6c30 .functor NMOS 1, L_0x142fb6b40, RS_0x1580317b0, C4<0>, C4<0>;
L_0x138043c40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb6de0 .functor PMOS 1, L_0x138043c40, RS_0x1580317b0, C4<0>, C4<0>;
L_0x138043c88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f80170 .functor PMOS 1, L_0x138043c88, RS_0x1580317b0, C4<0>, C4<0>;
v0x142f78740_0 .net/2s *"_ivl_0", 0 0, L_0x138043bf8;  1 drivers
v0x142f787f0_0 .net/2s *"_ivl_2", 0 0, L_0x138043c40;  1 drivers
v0x142f788a0_0 .net/2s *"_ivl_4", 0 0, L_0x138043c88;  1 drivers
v0x142f78960_0 .net8 "a", 0 0, RS_0x1580317b0;  alias, 3 drivers, strength-aware
v0x142f78a10_0 .net8 "b", 0 0, RS_0x1580317b0;  alias, 3 drivers, strength-aware
v0x142f78b20_0 .net8 "o1", 0 0, L_0x142fb6b40;  1 drivers, strength-aware
v0x142f78bb0_0 .net8 "out", 0 0, RS_0x158031930;  alias, 3 drivers, strength-aware
S_0x142f78f20 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x142f77a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f7ea40_0 .net8 "a", 0 0, RS_0x158031420;  alias, 3 drivers, strength-aware
RS_0x158031cf0 .resolv tri, L_0x142fb5040, L_0x142fb51f0, L_0x142fb5280;
v0x142f7ead0_0 .net8 "and1_out", 0 0, RS_0x158031cf0;  3 drivers, strength-aware
RS_0x1580320b0 .resolv tri, L_0x142fb58c0, L_0x142fb5a70, L_0x142fb5ae0;
v0x142f7eb60_0 .net8 "and2_out", 0 0, RS_0x1580320b0;  3 drivers, strength-aware
v0x142f7ebf0_0 .net "b", 0 0, L_0x142fb7bb0;  alias, 1 drivers
RS_0x158031ed0 .resolv tri, L_0x142fb4550, L_0x142fb4600, L_0x142fb46f0;
v0x142f7ec80_0 .net8 "not_a", 0 0, RS_0x158031ed0;  3 drivers, strength-aware
RS_0x158031b10 .resolv tri, L_0x142fb48b0, L_0x142fb4960, L_0x142fb4a50;
v0x142f7edd0_0 .net8 "not_b", 0 0, RS_0x158031b10;  3 drivers, strength-aware
v0x142f7eee0_0 .net8 "out", 0 0, RS_0x158032920;  alias, 3 drivers, strength-aware
S_0x142f79130 .scope module, "and1" "And" 7 30, 7 3 0, S_0x142f78f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f7a1f0_0 .net8 "a", 0 0, RS_0x158031420;  alias, 3 drivers, strength-aware
v0x142f7a290_0 .net8 "b", 0 0, RS_0x158031b10;  alias, 3 drivers, strength-aware
RS_0x158031b70 .resolv tri, L_0x142f7ee60, L_0x142fb4d90, L_0x142fb4e80;
v0x142f7a330_0 .net8 "nand_out", 0 0, RS_0x158031b70;  3 drivers, strength-aware
v0x142f7a3e0_0 .net8 "out", 0 0, RS_0x158031cf0;  alias, 3 drivers, strength-aware
S_0x142f79360 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f79130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138043538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb4b20 .functor NMOS 1, L_0x138043538, RS_0x158031b10, C4<0>, C4<0>;
L_0x142f7ee60 .functor NMOS 1, L_0x142fb4b20, RS_0x158031420, C4<0>, C4<0>;
L_0x138043580 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb4d90 .functor PMOS 1, L_0x138043580, RS_0x158031420, C4<0>, C4<0>;
L_0x1380435c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb4e80 .functor PMOS 1, L_0x1380435c8, RS_0x158031b10, C4<0>, C4<0>;
v0x142f795a0_0 .net/2s *"_ivl_0", 0 0, L_0x138043538;  1 drivers
v0x142f79660_0 .net/2s *"_ivl_2", 0 0, L_0x138043580;  1 drivers
v0x142f79710_0 .net/2s *"_ivl_4", 0 0, L_0x1380435c8;  1 drivers
v0x142f797d0_0 .net8 "a", 0 0, RS_0x158031420;  alias, 3 drivers, strength-aware
v0x142f79860_0 .net8 "b", 0 0, RS_0x158031b10;  alias, 3 drivers, strength-aware
v0x142f79940_0 .net8 "o1", 0 0, L_0x142fb4b20;  1 drivers, strength-aware
v0x142f799e0_0 .net8 "out", 0 0, RS_0x158031b70;  alias, 3 drivers, strength-aware
S_0x142f79ab0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f79130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138043610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb4f50 .functor NMOS 1, L_0x138043610, RS_0x158031b70, C4<0>, C4<0>;
L_0x142fb5040 .functor NMOS 1, L_0x142fb4f50, RS_0x158031b70, C4<0>, C4<0>;
L_0x138043658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb51f0 .functor PMOS 1, L_0x138043658, RS_0x158031b70, C4<0>, C4<0>;
L_0x1380436a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb5280 .functor PMOS 1, L_0x1380436a0, RS_0x158031b70, C4<0>, C4<0>;
v0x142f79cd0_0 .net/2s *"_ivl_0", 0 0, L_0x138043610;  1 drivers
v0x142f79d80_0 .net/2s *"_ivl_2", 0 0, L_0x138043658;  1 drivers
v0x142f79e30_0 .net/2s *"_ivl_4", 0 0, L_0x1380436a0;  1 drivers
v0x142f79ef0_0 .net8 "a", 0 0, RS_0x158031b70;  alias, 3 drivers, strength-aware
v0x142f79fa0_0 .net8 "b", 0 0, RS_0x158031b70;  alias, 3 drivers, strength-aware
v0x142f7a0b0_0 .net8 "o1", 0 0, L_0x142fb4f50;  1 drivers, strength-aware
v0x142f7a140_0 .net8 "out", 0 0, RS_0x158031cf0;  alias, 3 drivers, strength-aware
S_0x142f7a4b0 .scope module, "and2" "And" 7 31, 7 3 0, S_0x142f78f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f7b560_0 .net8 "a", 0 0, RS_0x158031ed0;  alias, 3 drivers, strength-aware
v0x142f7b600_0 .net "b", 0 0, L_0x142fb7bb0;  alias, 1 drivers
RS_0x158031f30 .resolv tri, L_0x142fb54a0, L_0x142fb5690, L_0x142fb5720;
v0x142f7b690_0 .net8 "nand_out", 0 0, RS_0x158031f30;  3 drivers, strength-aware
v0x142f7b740_0 .net8 "out", 0 0, RS_0x1580320b0;  alias, 3 drivers, strength-aware
S_0x142f7a6c0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f7a4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380436e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb53f0 .functor NMOS 1, L_0x1380436e8, L_0x142fb7bb0, C4<0>, C4<0>;
L_0x142fb54a0 .functor NMOS 1, L_0x142fb53f0, RS_0x158031ed0, C4<0>, C4<0>;
L_0x138043730 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb5690 .functor PMOS 1, L_0x138043730, RS_0x158031ed0, C4<0>, C4<0>;
L_0x138043778 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb5720 .functor PMOS 1, L_0x138043778, L_0x142fb7bb0, C4<0>, C4<0>;
v0x142f7a8f0_0 .net/2s *"_ivl_0", 0 0, L_0x1380436e8;  1 drivers
v0x142f7a9b0_0 .net/2s *"_ivl_2", 0 0, L_0x138043730;  1 drivers
v0x142f7aa60_0 .net/2s *"_ivl_4", 0 0, L_0x138043778;  1 drivers
v0x142f7ab20_0 .net8 "a", 0 0, RS_0x158031ed0;  alias, 3 drivers, strength-aware
v0x142f7abc0_0 .net "b", 0 0, L_0x142fb7bb0;  alias, 1 drivers
v0x142f7acd0_0 .net8 "o1", 0 0, L_0x142fb53f0;  1 drivers, strength-aware
v0x142f7ad60_0 .net8 "out", 0 0, RS_0x158031f30;  alias, 3 drivers, strength-aware
S_0x142f7ae20 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f7a4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380437c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb57d0 .functor NMOS 1, L_0x1380437c0, RS_0x158031f30, C4<0>, C4<0>;
L_0x142fb58c0 .functor NMOS 1, L_0x142fb57d0, RS_0x158031f30, C4<0>, C4<0>;
L_0x138043808 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb5a70 .functor PMOS 1, L_0x138043808, RS_0x158031f30, C4<0>, C4<0>;
L_0x138043850 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb5ae0 .functor PMOS 1, L_0x138043850, RS_0x158031f30, C4<0>, C4<0>;
v0x142f7b040_0 .net/2s *"_ivl_0", 0 0, L_0x1380437c0;  1 drivers
v0x142f7b0f0_0 .net/2s *"_ivl_2", 0 0, L_0x138043808;  1 drivers
v0x142f7b1a0_0 .net/2s *"_ivl_4", 0 0, L_0x138043850;  1 drivers
v0x142f7b260_0 .net8 "a", 0 0, RS_0x158031f30;  alias, 3 drivers, strength-aware
v0x142f7b310_0 .net8 "b", 0 0, RS_0x158031f30;  alias, 3 drivers, strength-aware
v0x142f7b420_0 .net8 "o1", 0 0, L_0x142fb57d0;  1 drivers, strength-aware
v0x142f7b4b0_0 .net8 "out", 0 0, RS_0x1580320b0;  alias, 3 drivers, strength-aware
S_0x142f7b810 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x142f78f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f7c1f0_0 .net8 "a", 0 0, RS_0x158031420;  alias, 3 drivers, strength-aware
v0x142f7c280_0 .net8 "out", 0 0, RS_0x158031ed0;  alias, 3 drivers, strength-aware
S_0x142f7ba00 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f7b810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138043388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb4460 .functor NMOS 1, L_0x138043388, RS_0x158031420, C4<0>, C4<0>;
L_0x142fb4550 .functor NMOS 1, L_0x142fb4460, RS_0x158031420, C4<0>, C4<0>;
L_0x1380433d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb4600 .functor PMOS 1, L_0x1380433d0, RS_0x158031420, C4<0>, C4<0>;
L_0x138043418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb46f0 .functor PMOS 1, L_0x138043418, RS_0x158031420, C4<0>, C4<0>;
v0x142f7bc40_0 .net/2s *"_ivl_0", 0 0, L_0x138043388;  1 drivers
v0x142f7bd00_0 .net/2s *"_ivl_2", 0 0, L_0x1380433d0;  1 drivers
v0x142f7bdb0_0 .net/2s *"_ivl_4", 0 0, L_0x138043418;  1 drivers
v0x142f7be70_0 .net8 "a", 0 0, RS_0x158031420;  alias, 3 drivers, strength-aware
v0x142f7c000_0 .net8 "b", 0 0, RS_0x158031420;  alias, 3 drivers, strength-aware
v0x142f7c0d0_0 .net8 "o1", 0 0, L_0x142fb4460;  1 drivers, strength-aware
v0x142f7c160_0 .net8 "out", 0 0, RS_0x158031ed0;  alias, 3 drivers, strength-aware
S_0x142f7c310 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x142f78f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f7cc90_0 .net "a", 0 0, L_0x142fb7bb0;  alias, 1 drivers
v0x142f7cd30_0 .net8 "out", 0 0, RS_0x158031b10;  alias, 3 drivers, strength-aware
S_0x142f7c500 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f7c310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138043460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb47c0 .functor NMOS 1, L_0x138043460, L_0x142fb7bb0, C4<0>, C4<0>;
L_0x142fb48b0 .functor NMOS 1, L_0x142fb47c0, L_0x142fb7bb0, C4<0>, C4<0>;
L_0x1380434a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb4960 .functor PMOS 1, L_0x1380434a8, L_0x142fb7bb0, C4<0>, C4<0>;
L_0x1380434f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb4a50 .functor PMOS 1, L_0x1380434f0, L_0x142fb7bb0, C4<0>, C4<0>;
v0x142f7c740_0 .net/2s *"_ivl_0", 0 0, L_0x138043460;  1 drivers
v0x142f7c800_0 .net/2s *"_ivl_2", 0 0, L_0x1380434a8;  1 drivers
v0x142f7c8b0_0 .net/2s *"_ivl_4", 0 0, L_0x1380434f0;  1 drivers
v0x142f7c970_0 .net "a", 0 0, L_0x142fb7bb0;  alias, 1 drivers
v0x142f7ca80_0 .net "b", 0 0, L_0x142fb7bb0;  alias, 1 drivers
v0x142f7cb10_0 .net8 "o1", 0 0, L_0x142fb47c0;  1 drivers, strength-aware
v0x142f7cbb0_0 .net8 "out", 0 0, RS_0x158031b10;  alias, 3 drivers, strength-aware
S_0x142f7cdd0 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x142f78f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f7e5e0_0 .net8 "a", 0 0, RS_0x158031cf0;  alias, 3 drivers, strength-aware
v0x142f7e700_0 .net8 "b", 0 0, RS_0x1580320b0;  alias, 3 drivers, strength-aware
RS_0x158032620 .resolv tri, L_0x142fb5d00, L_0x142fb5db0, L_0x142fb5f00;
v0x142f7e810_0 .net8 "nand_out1", 0 0, RS_0x158032620;  3 drivers, strength-aware
RS_0x1580327a0 .resolv tri, L_0x142fb60a0, L_0x142fb6150, L_0x142fb62a0;
v0x142f7e8a0_0 .net8 "nand_out2", 0 0, RS_0x1580327a0;  3 drivers, strength-aware
v0x142f7e970_0 .net8 "out", 0 0, RS_0x158032920;  alias, 3 drivers, strength-aware
S_0x142f7d020 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f7cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138043898 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb5c50 .functor NMOS 1, L_0x138043898, RS_0x158031cf0, C4<0>, C4<0>;
L_0x142fb5d00 .functor NMOS 1, L_0x142fb5c50, RS_0x158031cf0, C4<0>, C4<0>;
L_0x1380438e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb5db0 .functor PMOS 1, L_0x1380438e0, RS_0x158031cf0, C4<0>, C4<0>;
L_0x138043928 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb5f00 .functor PMOS 1, L_0x138043928, RS_0x158031cf0, C4<0>, C4<0>;
v0x142f7d250_0 .net/2s *"_ivl_0", 0 0, L_0x138043898;  1 drivers
v0x142f7d310_0 .net/2s *"_ivl_2", 0 0, L_0x1380438e0;  1 drivers
v0x142f7d3c0_0 .net/2s *"_ivl_4", 0 0, L_0x138043928;  1 drivers
v0x142f7d480_0 .net8 "a", 0 0, RS_0x158031cf0;  alias, 3 drivers, strength-aware
v0x142f7d550_0 .net8 "b", 0 0, RS_0x158031cf0;  alias, 3 drivers, strength-aware
v0x142f7d620_0 .net8 "o1", 0 0, L_0x142fb5c50;  1 drivers, strength-aware
v0x142f7d6b0_0 .net8 "out", 0 0, RS_0x158032620;  alias, 3 drivers, strength-aware
S_0x142f7d770 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f7cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138043970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb5fb0 .functor NMOS 1, L_0x138043970, RS_0x1580320b0, C4<0>, C4<0>;
L_0x142fb60a0 .functor NMOS 1, L_0x142fb5fb0, RS_0x1580320b0, C4<0>, C4<0>;
L_0x1380439b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb6150 .functor PMOS 1, L_0x1380439b8, RS_0x1580320b0, C4<0>, C4<0>;
L_0x138043a00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb62a0 .functor PMOS 1, L_0x138043a00, RS_0x1580320b0, C4<0>, C4<0>;
v0x142f7d990_0 .net/2s *"_ivl_0", 0 0, L_0x138043970;  1 drivers
v0x142f7da40_0 .net/2s *"_ivl_2", 0 0, L_0x1380439b8;  1 drivers
v0x142f7daf0_0 .net/2s *"_ivl_4", 0 0, L_0x138043a00;  1 drivers
v0x142f7dbb0_0 .net8 "a", 0 0, RS_0x1580320b0;  alias, 3 drivers, strength-aware
v0x142f7dc80_0 .net8 "b", 0 0, RS_0x1580320b0;  alias, 3 drivers, strength-aware
v0x142f7dd50_0 .net8 "o1", 0 0, L_0x142fb5fb0;  1 drivers, strength-aware
v0x142f7dde0_0 .net8 "out", 0 0, RS_0x1580327a0;  alias, 3 drivers, strength-aware
S_0x142f7dea0 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f7cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138043a48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb6350 .functor NMOS 1, L_0x138043a48, RS_0x1580327a0, C4<0>, C4<0>;
L_0x142fb6440 .functor NMOS 1, L_0x142fb6350, RS_0x158032620, C4<0>, C4<0>;
L_0x138043a90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb64f0 .functor PMOS 1, L_0x138043a90, RS_0x158032620, C4<0>, C4<0>;
L_0x138043ad8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb65c0 .functor PMOS 1, L_0x138043ad8, RS_0x1580327a0, C4<0>, C4<0>;
v0x142f7e0d0_0 .net/2s *"_ivl_0", 0 0, L_0x138043a48;  1 drivers
v0x142f7e180_0 .net/2s *"_ivl_2", 0 0, L_0x138043a90;  1 drivers
v0x142f7e230_0 .net/2s *"_ivl_4", 0 0, L_0x138043ad8;  1 drivers
v0x142f7e2f0_0 .net8 "a", 0 0, RS_0x158032620;  alias, 3 drivers, strength-aware
v0x142f7e3a0_0 .net8 "b", 0 0, RS_0x1580327a0;  alias, 3 drivers, strength-aware
v0x142f7e470_0 .net8 "o1", 0 0, L_0x142fb6350;  1 drivers, strength-aware
v0x142f7e500_0 .net8 "out", 0 0, RS_0x158032920;  alias, 3 drivers, strength-aware
S_0x142f7f2b0 .scope module, "or_gate" "Or" 5 7, 7 9 0, S_0x142f6fd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f80a60_0 .net8 "a", 0 0, RS_0x158030430;  alias, 3 drivers, strength-aware
v0x142f80b00_0 .net8 "b", 0 0, RS_0x158031930;  alias, 3 drivers, strength-aware
RS_0x158032c80 .resolv tri, L_0x142fb70a0, L_0x142fb7150, L_0x142fb72a0;
v0x142f80ba0_0 .net8 "nand_out1", 0 0, RS_0x158032c80;  3 drivers, strength-aware
RS_0x158032e00 .resolv tri, L_0x142fb7440, L_0x142fb74f0, L_0x142fb7640;
v0x142f80c70_0 .net8 "nand_out2", 0 0, RS_0x158032e00;  3 drivers, strength-aware
v0x142f80d40_0 .net8 "out", 0 0, RS_0x158032f80;  alias, 3 drivers, strength-aware
S_0x142f7f470 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f7f2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138043cd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb6fb0 .functor NMOS 1, L_0x138043cd0, RS_0x158030430, C4<0>, C4<0>;
L_0x142fb70a0 .functor NMOS 1, L_0x142fb6fb0, RS_0x158030430, C4<0>, C4<0>;
L_0x138043d18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb7150 .functor PMOS 1, L_0x138043d18, RS_0x158030430, C4<0>, C4<0>;
L_0x138043d60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb72a0 .functor PMOS 1, L_0x138043d60, RS_0x158030430, C4<0>, C4<0>;
v0x142f7f6a0_0 .net/2s *"_ivl_0", 0 0, L_0x138043cd0;  1 drivers
v0x142f7f750_0 .net/2s *"_ivl_2", 0 0, L_0x138043d18;  1 drivers
v0x142f7f800_0 .net/2s *"_ivl_4", 0 0, L_0x138043d60;  1 drivers
v0x142f7f8c0_0 .net8 "a", 0 0, RS_0x158030430;  alias, 3 drivers, strength-aware
v0x142f7f950_0 .net8 "b", 0 0, RS_0x158030430;  alias, 3 drivers, strength-aware
v0x142f7faa0_0 .net8 "o1", 0 0, L_0x142fb6fb0;  1 drivers, strength-aware
v0x142f7fb30_0 .net8 "out", 0 0, RS_0x158032c80;  alias, 3 drivers, strength-aware
S_0x142f7fc10 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f7f2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138043da8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb7350 .functor NMOS 1, L_0x138043da8, RS_0x158031930, C4<0>, C4<0>;
L_0x142fb7440 .functor NMOS 1, L_0x142fb7350, RS_0x158031930, C4<0>, C4<0>;
L_0x138043df0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb74f0 .functor PMOS 1, L_0x138043df0, RS_0x158031930, C4<0>, C4<0>;
L_0x138043e38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb7640 .functor PMOS 1, L_0x138043e38, RS_0x158031930, C4<0>, C4<0>;
v0x142f7fe20_0 .net/2s *"_ivl_0", 0 0, L_0x138043da8;  1 drivers
v0x142f7feb0_0 .net/2s *"_ivl_2", 0 0, L_0x138043df0;  1 drivers
v0x142f7ff50_0 .net/2s *"_ivl_4", 0 0, L_0x138043e38;  1 drivers
v0x142f80010_0 .net8 "a", 0 0, RS_0x158031930;  alias, 3 drivers, strength-aware
v0x142f800a0_0 .net8 "b", 0 0, RS_0x158031930;  alias, 3 drivers, strength-aware
v0x142f801f0_0 .net8 "o1", 0 0, L_0x142fb7350;  1 drivers, strength-aware
v0x142f80280_0 .net8 "out", 0 0, RS_0x158032e00;  alias, 3 drivers, strength-aware
S_0x142f80360 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f7f2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138043e80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb76f0 .functor NMOS 1, L_0x138043e80, RS_0x158032e00, C4<0>, C4<0>;
L_0x142fb77e0 .functor NMOS 1, L_0x142fb76f0, RS_0x158032c80, C4<0>, C4<0>;
L_0x138043ec8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb7890 .functor PMOS 1, L_0x138043ec8, RS_0x158032c80, C4<0>, C4<0>;
L_0x138043f10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb79c0 .functor PMOS 1, L_0x138043f10, RS_0x158032e00, C4<0>, C4<0>;
v0x142f80570_0 .net/2s *"_ivl_0", 0 0, L_0x138043e80;  1 drivers
v0x142f80600_0 .net/2s *"_ivl_2", 0 0, L_0x138043ec8;  1 drivers
v0x142f806b0_0 .net/2s *"_ivl_4", 0 0, L_0x138043f10;  1 drivers
v0x142f80770_0 .net8 "a", 0 0, RS_0x158032c80;  alias, 3 drivers, strength-aware
v0x142f80820_0 .net8 "b", 0 0, RS_0x158032e00;  alias, 3 drivers, strength-aware
v0x142f808f0_0 .net8 "o1", 0 0, L_0x142fb76f0;  1 drivers, strength-aware
v0x142f80980_0 .net8 "out", 0 0, RS_0x158032f80;  alias, 3 drivers, strength-aware
S_0x142f813c0 .scope module, "fa3" "FullAdder" 4 17, 5 3 0, S_0x152e13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x153a126e0_0 .net "a", 0 0, L_0x142fbebd0;  1 drivers
v0x153a12770_0 .net "b", 0 0, L_0x142fbecc0;  1 drivers
RS_0x158033460 .resolv tri, L_0x142fbac20, L_0x142fbadd0, L_0x142fbaf60;
v0x153a12800_0 .net8 "carry1", 0 0, RS_0x158033460;  3 drivers, strength-aware
RS_0x158034960 .resolv tri, L_0x142fbdc40, L_0x142fbddf0, L_0x142fbdfa0;
v0x153a12890_0 .net8 "carry2", 0 0, RS_0x158034960;  3 drivers, strength-aware
v0x153a12920_0 .net "cin", 0 0, L_0x142fbed60;  1 drivers
v0x153a129f0_0 .net8 "cout", 0 0, RS_0x158035fb0;  3 drivers, strength-aware
v0x153a12ac0_0 .net8 "sum", 0 0, RS_0x158035950;  3 drivers, strength-aware
RS_0x158034450 .resolv tri, L_0x142fb9f20, L_0x142fb9fd0, L_0x142fba0c0;
v0x153a12bd0_0 .net8 "sum1", 0 0, RS_0x158034450;  3 drivers, strength-aware
S_0x142f81600 .scope module, "ha1" "HalfAdder" 5 5, 6 3 0, S_0x142f813c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x153a08e50_0 .net "a", 0 0, L_0x142fbebd0;  alias, 1 drivers
v0x153a08fe0_0 .net "b", 0 0, L_0x142fbecc0;  alias, 1 drivers
v0x153a09170_0 .net8 "carry", 0 0, RS_0x158033460;  alias, 3 drivers, strength-aware
v0x153a09200_0 .net8 "sum", 0 0, RS_0x158034450;  alias, 3 drivers, strength-aware
S_0x142f81820 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x142f81600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f828e0_0 .net "a", 0 0, L_0x142fbebd0;  alias, 1 drivers
v0x142f82980_0 .net "b", 0 0, L_0x142fbecc0;  alias, 1 drivers
RS_0x1580332e0 .resolv tri, L_0x142fba680, L_0x142fba970, L_0x142fbaa60;
v0x142f82a30_0 .net8 "nand_out", 0 0, RS_0x1580332e0;  3 drivers, strength-aware
v0x142f82ae0_0 .net8 "out", 0 0, RS_0x158033460;  alias, 3 drivers, strength-aware
S_0x142f81a50 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f81820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380446f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fba390 .functor NMOS 1, L_0x1380446f0, L_0x142fbecc0, C4<0>, C4<0>;
L_0x142fba680 .functor NMOS 1, L_0x142fba390, L_0x142fbebd0, C4<0>, C4<0>;
L_0x138044738 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fba970 .functor PMOS 1, L_0x138044738, L_0x142fbebd0, C4<0>, C4<0>;
L_0x138044780 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbaa60 .functor PMOS 1, L_0x138044780, L_0x142fbecc0, C4<0>, C4<0>;
v0x142f81c80_0 .net/2s *"_ivl_0", 0 0, L_0x1380446f0;  1 drivers
v0x142f81d40_0 .net/2s *"_ivl_2", 0 0, L_0x138044738;  1 drivers
v0x142f81df0_0 .net/2s *"_ivl_4", 0 0, L_0x138044780;  1 drivers
v0x142f81eb0_0 .net "a", 0 0, L_0x142fbebd0;  alias, 1 drivers
v0x142f81f50_0 .net "b", 0 0, L_0x142fbecc0;  alias, 1 drivers
v0x142f82030_0 .net8 "o1", 0 0, L_0x142fba390;  1 drivers, strength-aware
v0x142f820d0_0 .net8 "out", 0 0, RS_0x1580332e0;  alias, 3 drivers, strength-aware
S_0x142f821a0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f81820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380447c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbab30 .functor NMOS 1, L_0x1380447c8, RS_0x1580332e0, C4<0>, C4<0>;
L_0x142fbac20 .functor NMOS 1, L_0x142fbab30, RS_0x1580332e0, C4<0>, C4<0>;
L_0x138044810 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbadd0 .functor PMOS 1, L_0x138044810, RS_0x1580332e0, C4<0>, C4<0>;
L_0x138044858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbaf60 .functor PMOS 1, L_0x138044858, RS_0x1580332e0, C4<0>, C4<0>;
v0x142f823c0_0 .net/2s *"_ivl_0", 0 0, L_0x1380447c8;  1 drivers
v0x142f82470_0 .net/2s *"_ivl_2", 0 0, L_0x138044810;  1 drivers
v0x142f82520_0 .net/2s *"_ivl_4", 0 0, L_0x138044858;  1 drivers
v0x142f825e0_0 .net8 "a", 0 0, RS_0x1580332e0;  alias, 3 drivers, strength-aware
v0x142f82690_0 .net8 "b", 0 0, RS_0x1580332e0;  alias, 3 drivers, strength-aware
v0x142f827a0_0 .net8 "o1", 0 0, L_0x142fbab30;  1 drivers, strength-aware
v0x142f82830_0 .net8 "out", 0 0, RS_0x158033460;  alias, 3 drivers, strength-aware
S_0x142f82bb0 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x142f81600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a08920_0 .net "a", 0 0, L_0x142fbebd0;  alias, 1 drivers
RS_0x158033820 .resolv tri, L_0x142fb88c0, L_0x142fb8a70, L_0x142fb8b00;
v0x153a089b0_0 .net8 "and1_out", 0 0, RS_0x158033820;  3 drivers, strength-aware
RS_0x158033be0 .resolv tri, L_0x142fb9280, L_0x142fb9430, L_0x142fb94e0;
v0x153a08a40_0 .net8 "and2_out", 0 0, RS_0x158033be0;  3 drivers, strength-aware
v0x153a08ad0_0 .net "b", 0 0, L_0x142fbecc0;  alias, 1 drivers
RS_0x158033a00 .resolv tri, L_0x142fb7d60, L_0x142fb7e10, L_0x142fb7f00;
v0x153a08b60_0 .net8 "not_a", 0 0, RS_0x158033a00;  3 drivers, strength-aware
RS_0x158033640 .resolv tri, L_0x142fb80c0, L_0x142fb8170, L_0x142fb8260;
v0x153a08cb0_0 .net8 "not_b", 0 0, RS_0x158033640;  3 drivers, strength-aware
v0x153a08dc0_0 .net8 "out", 0 0, RS_0x158034450;  alias, 3 drivers, strength-aware
S_0x142f82dc0 .scope module, "and1" "And" 7 30, 7 3 0, S_0x142f82bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f83ea0_0 .net "a", 0 0, L_0x142fbebd0;  alias, 1 drivers
v0x142f83f40_0 .net8 "b", 0 0, RS_0x158033640;  alias, 3 drivers, strength-aware
RS_0x1580336a0 .resolv tri, L_0x142fb8520, L_0x142fb8610, L_0x142fb8700;
v0x142f83fe0_0 .net8 "nand_out", 0 0, RS_0x1580336a0;  3 drivers, strength-aware
v0x153a04210_0 .net8 "out", 0 0, RS_0x158033820;  alias, 3 drivers, strength-aware
S_0x142f82ff0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f82dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138044108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb8330 .functor NMOS 1, L_0x138044108, RS_0x158033640, C4<0>, C4<0>;
L_0x142fb8520 .functor NMOS 1, L_0x142fb8330, L_0x142fbebd0, C4<0>, C4<0>;
L_0x138044150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb8610 .functor PMOS 1, L_0x138044150, L_0x142fbebd0, C4<0>, C4<0>;
L_0x138044198 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb8700 .functor PMOS 1, L_0x138044198, RS_0x158033640, C4<0>, C4<0>;
v0x142f83230_0 .net/2s *"_ivl_0", 0 0, L_0x138044108;  1 drivers
v0x142f832f0_0 .net/2s *"_ivl_2", 0 0, L_0x138044150;  1 drivers
v0x142f833a0_0 .net/2s *"_ivl_4", 0 0, L_0x138044198;  1 drivers
v0x142f83460_0 .net "a", 0 0, L_0x142fbebd0;  alias, 1 drivers
v0x142f83530_0 .net8 "b", 0 0, RS_0x158033640;  alias, 3 drivers, strength-aware
v0x142f83600_0 .net8 "o1", 0 0, L_0x142fb8330;  1 drivers, strength-aware
v0x142f83690_0 .net8 "out", 0 0, RS_0x1580336a0;  alias, 3 drivers, strength-aware
S_0x142f83760 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f82dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380441e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb87d0 .functor NMOS 1, L_0x1380441e0, RS_0x1580336a0, C4<0>, C4<0>;
L_0x142fb88c0 .functor NMOS 1, L_0x142fb87d0, RS_0x1580336a0, C4<0>, C4<0>;
L_0x138044228 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb8a70 .functor PMOS 1, L_0x138044228, RS_0x1580336a0, C4<0>, C4<0>;
L_0x138044270 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb8b00 .functor PMOS 1, L_0x138044270, RS_0x1580336a0, C4<0>, C4<0>;
v0x142f83980_0 .net/2s *"_ivl_0", 0 0, L_0x1380441e0;  1 drivers
v0x142f83a30_0 .net/2s *"_ivl_2", 0 0, L_0x138044228;  1 drivers
v0x142f83ae0_0 .net/2s *"_ivl_4", 0 0, L_0x138044270;  1 drivers
v0x142f83ba0_0 .net8 "a", 0 0, RS_0x1580336a0;  alias, 3 drivers, strength-aware
v0x142f83c50_0 .net8 "b", 0 0, RS_0x1580336a0;  alias, 3 drivers, strength-aware
v0x142f83d60_0 .net8 "o1", 0 0, L_0x142fb87d0;  1 drivers, strength-aware
v0x142f83df0_0 .net8 "out", 0 0, RS_0x158033820;  alias, 3 drivers, strength-aware
S_0x153a04310 .scope module, "and2" "And" 7 31, 7 3 0, S_0x142f82bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a05420_0 .net8 "a", 0 0, RS_0x158033a00;  alias, 3 drivers, strength-aware
v0x153a054c0_0 .net "b", 0 0, L_0x142fbecc0;  alias, 1 drivers
RS_0x158033a60 .resolv tri, L_0x142fb8da0, L_0x142fb8fd0, L_0x142fb90c0;
v0x153a05550_0 .net8 "nand_out", 0 0, RS_0x158033a60;  3 drivers, strength-aware
v0x153a05600_0 .net8 "out", 0 0, RS_0x158033be0;  alias, 3 drivers, strength-aware
S_0x153a04550 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a04310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380442b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb8cb0 .functor NMOS 1, L_0x1380442b8, L_0x142fbecc0, C4<0>, C4<0>;
L_0x142fb8da0 .functor NMOS 1, L_0x142fb8cb0, RS_0x158033a00, C4<0>, C4<0>;
L_0x138044300 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb8fd0 .functor PMOS 1, L_0x138044300, RS_0x158033a00, C4<0>, C4<0>;
L_0x138044348 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb90c0 .functor PMOS 1, L_0x138044348, L_0x142fbecc0, C4<0>, C4<0>;
v0x153a04790_0 .net/2s *"_ivl_0", 0 0, L_0x1380442b8;  1 drivers
v0x153a04850_0 .net/2s *"_ivl_2", 0 0, L_0x138044300;  1 drivers
v0x153a04900_0 .net/2s *"_ivl_4", 0 0, L_0x138044348;  1 drivers
v0x153a049c0_0 .net8 "a", 0 0, RS_0x158033a00;  alias, 3 drivers, strength-aware
v0x153a04a60_0 .net "b", 0 0, L_0x142fbecc0;  alias, 1 drivers
v0x153a04b70_0 .net8 "o1", 0 0, L_0x142fb8cb0;  1 drivers, strength-aware
v0x153a04c10_0 .net8 "out", 0 0, RS_0x158033a60;  alias, 3 drivers, strength-aware
S_0x153a04ce0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a04310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138044390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb9190 .functor NMOS 1, L_0x138044390, RS_0x158033a60, C4<0>, C4<0>;
L_0x142fb9280 .functor NMOS 1, L_0x142fb9190, RS_0x158033a60, C4<0>, C4<0>;
L_0x1380443d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb9430 .functor PMOS 1, L_0x1380443d8, RS_0x158033a60, C4<0>, C4<0>;
L_0x138044420 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb94e0 .functor PMOS 1, L_0x138044420, RS_0x158033a60, C4<0>, C4<0>;
v0x153a04f00_0 .net/2s *"_ivl_0", 0 0, L_0x138044390;  1 drivers
v0x153a04fb0_0 .net/2s *"_ivl_2", 0 0, L_0x1380443d8;  1 drivers
v0x153a05060_0 .net/2s *"_ivl_4", 0 0, L_0x138044420;  1 drivers
v0x153a05120_0 .net8 "a", 0 0, RS_0x158033a60;  alias, 3 drivers, strength-aware
v0x153a051d0_0 .net8 "b", 0 0, RS_0x158033a60;  alias, 3 drivers, strength-aware
v0x153a052e0_0 .net8 "o1", 0 0, L_0x142fb9190;  1 drivers, strength-aware
v0x153a05370_0 .net8 "out", 0 0, RS_0x158033be0;  alias, 3 drivers, strength-aware
S_0x153a056d0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x142f82bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a06090_0 .net "a", 0 0, L_0x142fbebd0;  alias, 1 drivers
v0x153a06130_0 .net8 "out", 0 0, RS_0x158033a00;  alias, 3 drivers, strength-aware
S_0x153a058c0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a056d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138043f58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb7c90 .functor NMOS 1, L_0x138043f58, L_0x142fbebd0, C4<0>, C4<0>;
L_0x142fb7d60 .functor NMOS 1, L_0x142fb7c90, L_0x142fbebd0, C4<0>, C4<0>;
L_0x138043fa0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb7e10 .functor PMOS 1, L_0x138043fa0, L_0x142fbebd0, C4<0>, C4<0>;
L_0x138043fe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb7f00 .functor PMOS 1, L_0x138043fe8, L_0x142fbebd0, C4<0>, C4<0>;
v0x153a05b00_0 .net/2s *"_ivl_0", 0 0, L_0x138043f58;  1 drivers
v0x153a05bc0_0 .net/2s *"_ivl_2", 0 0, L_0x138043fa0;  1 drivers
v0x153a05c70_0 .net/2s *"_ivl_4", 0 0, L_0x138043fe8;  1 drivers
v0x153a05d30_0 .net "a", 0 0, L_0x142fbebd0;  alias, 1 drivers
v0x153a05e40_0 .net "b", 0 0, L_0x142fbebd0;  alias, 1 drivers
v0x153a05f10_0 .net8 "o1", 0 0, L_0x142fb7c90;  1 drivers, strength-aware
v0x153a05fb0_0 .net8 "out", 0 0, RS_0x158033a00;  alias, 3 drivers, strength-aware
S_0x153a061d0 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x142f82bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a06b70_0 .net "a", 0 0, L_0x142fbecc0;  alias, 1 drivers
v0x153a06c10_0 .net8 "out", 0 0, RS_0x158033640;  alias, 3 drivers, strength-aware
S_0x153a063c0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a061d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138044030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb7fd0 .functor NMOS 1, L_0x138044030, L_0x142fbecc0, C4<0>, C4<0>;
L_0x142fb80c0 .functor NMOS 1, L_0x142fb7fd0, L_0x142fbecc0, C4<0>, C4<0>;
L_0x138044078 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb8170 .functor PMOS 1, L_0x138044078, L_0x142fbecc0, C4<0>, C4<0>;
L_0x1380440c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb8260 .functor PMOS 1, L_0x1380440c0, L_0x142fbecc0, C4<0>, C4<0>;
v0x153a06600_0 .net/2s *"_ivl_0", 0 0, L_0x138044030;  1 drivers
v0x153a066c0_0 .net/2s *"_ivl_2", 0 0, L_0x138044078;  1 drivers
v0x153a06770_0 .net/2s *"_ivl_4", 0 0, L_0x1380440c0;  1 drivers
v0x153a06830_0 .net "a", 0 0, L_0x142fbecc0;  alias, 1 drivers
v0x153a06940_0 .net "b", 0 0, L_0x142fbecc0;  alias, 1 drivers
v0x153a069d0_0 .net8 "o1", 0 0, L_0x142fb7fd0;  1 drivers, strength-aware
v0x153a06a70_0 .net8 "out", 0 0, RS_0x158033640;  alias, 3 drivers, strength-aware
S_0x153a06cb0 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x142f82bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a084c0_0 .net8 "a", 0 0, RS_0x158033820;  alias, 3 drivers, strength-aware
v0x153a085e0_0 .net8 "b", 0 0, RS_0x158033be0;  alias, 3 drivers, strength-aware
RS_0x158034150 .resolv tri, L_0x142fb9760, L_0x142fb9810, L_0x142fb9980;
v0x153a086f0_0 .net8 "nand_out1", 0 0, RS_0x158034150;  3 drivers, strength-aware
RS_0x1580342d0 .resolv tri, L_0x142fb9b40, L_0x142fb9bf0, L_0x142fb9d60;
v0x153a08780_0 .net8 "nand_out2", 0 0, RS_0x1580342d0;  3 drivers, strength-aware
v0x153a08850_0 .net8 "out", 0 0, RS_0x158034450;  alias, 3 drivers, strength-aware
S_0x153a06f00 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153a06cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138044468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb9690 .functor NMOS 1, L_0x138044468, RS_0x158033820, C4<0>, C4<0>;
L_0x142fb9760 .functor NMOS 1, L_0x142fb9690, RS_0x158033820, C4<0>, C4<0>;
L_0x1380444b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb9810 .functor PMOS 1, L_0x1380444b0, RS_0x158033820, C4<0>, C4<0>;
L_0x1380444f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb9980 .functor PMOS 1, L_0x1380444f8, RS_0x158033820, C4<0>, C4<0>;
v0x153a07130_0 .net/2s *"_ivl_0", 0 0, L_0x138044468;  1 drivers
v0x153a071f0_0 .net/2s *"_ivl_2", 0 0, L_0x1380444b0;  1 drivers
v0x153a072a0_0 .net/2s *"_ivl_4", 0 0, L_0x1380444f8;  1 drivers
v0x153a07360_0 .net8 "a", 0 0, RS_0x158033820;  alias, 3 drivers, strength-aware
v0x153a07430_0 .net8 "b", 0 0, RS_0x158033820;  alias, 3 drivers, strength-aware
v0x153a07500_0 .net8 "o1", 0 0, L_0x142fb9690;  1 drivers, strength-aware
v0x153a07590_0 .net8 "out", 0 0, RS_0x158034150;  alias, 3 drivers, strength-aware
S_0x153a07650 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153a06cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138044540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb9a50 .functor NMOS 1, L_0x138044540, RS_0x158033be0, C4<0>, C4<0>;
L_0x142fb9b40 .functor NMOS 1, L_0x142fb9a50, RS_0x158033be0, C4<0>, C4<0>;
L_0x138044588 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb9bf0 .functor PMOS 1, L_0x138044588, RS_0x158033be0, C4<0>, C4<0>;
L_0x1380445d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb9d60 .functor PMOS 1, L_0x1380445d0, RS_0x158033be0, C4<0>, C4<0>;
v0x153a07870_0 .net/2s *"_ivl_0", 0 0, L_0x138044540;  1 drivers
v0x153a07920_0 .net/2s *"_ivl_2", 0 0, L_0x138044588;  1 drivers
v0x153a079d0_0 .net/2s *"_ivl_4", 0 0, L_0x1380445d0;  1 drivers
v0x153a07a90_0 .net8 "a", 0 0, RS_0x158033be0;  alias, 3 drivers, strength-aware
v0x153a07b60_0 .net8 "b", 0 0, RS_0x158033be0;  alias, 3 drivers, strength-aware
v0x153a07c30_0 .net8 "o1", 0 0, L_0x142fb9a50;  1 drivers, strength-aware
v0x153a07cc0_0 .net8 "out", 0 0, RS_0x1580342d0;  alias, 3 drivers, strength-aware
S_0x153a07d80 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153a06cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138044618 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb9e30 .functor NMOS 1, L_0x138044618, RS_0x1580342d0, C4<0>, C4<0>;
L_0x142fb9f20 .functor NMOS 1, L_0x142fb9e30, RS_0x158034150, C4<0>, C4<0>;
L_0x138044660 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb9fd0 .functor PMOS 1, L_0x138044660, RS_0x158034150, C4<0>, C4<0>;
L_0x1380446a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fba0c0 .functor PMOS 1, L_0x1380446a8, RS_0x1580342d0, C4<0>, C4<0>;
v0x153a07fb0_0 .net/2s *"_ivl_0", 0 0, L_0x138044618;  1 drivers
v0x153a08060_0 .net/2s *"_ivl_2", 0 0, L_0x138044660;  1 drivers
v0x153a08110_0 .net/2s *"_ivl_4", 0 0, L_0x1380446a8;  1 drivers
v0x153a081d0_0 .net8 "a", 0 0, RS_0x158034150;  alias, 3 drivers, strength-aware
v0x153a08280_0 .net8 "b", 0 0, RS_0x1580342d0;  alias, 3 drivers, strength-aware
v0x153a08350_0 .net8 "o1", 0 0, L_0x142fb9e30;  1 drivers, strength-aware
v0x153a083e0_0 .net8 "out", 0 0, RS_0x158034450;  alias, 3 drivers, strength-aware
S_0x153a09290 .scope module, "ha2" "HalfAdder" 5 6, 6 3 0, S_0x142f813c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x153a10840_0 .net8 "a", 0 0, RS_0x158034450;  alias, 3 drivers, strength-aware
v0x153a108d0_0 .net "b", 0 0, L_0x142fbed60;  alias, 1 drivers
v0x153a10a60_0 .net8 "carry", 0 0, RS_0x158034960;  alias, 3 drivers, strength-aware
v0x153a10af0_0 .net8 "sum", 0 0, RS_0x158035950;  alias, 3 drivers, strength-aware
S_0x153a09460 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x153a09290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a0a530_0 .net8 "a", 0 0, RS_0x158034450;  alias, 3 drivers, strength-aware
v0x153a0a5d0_0 .net "b", 0 0, L_0x142fbed60;  alias, 1 drivers
RS_0x1580347e0 .resolv tri, L_0x142fbd860, L_0x142fbd990, L_0x142fbda80;
v0x153a0a670_0 .net8 "nand_out", 0 0, RS_0x1580347e0;  3 drivers, strength-aware
v0x153a0a720_0 .net8 "out", 0 0, RS_0x158034960;  alias, 3 drivers, strength-aware
S_0x153a09670 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a09460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138045038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbd570 .functor NMOS 1, L_0x138045038, L_0x142fbed60, C4<0>, C4<0>;
L_0x142fbd860 .functor NMOS 1, L_0x142fbd570, RS_0x158034450, C4<0>, C4<0>;
L_0x138045080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbd990 .functor PMOS 1, L_0x138045080, RS_0x158034450, C4<0>, C4<0>;
L_0x1380450c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbda80 .functor PMOS 1, L_0x1380450c8, L_0x142fbed60, C4<0>, C4<0>;
v0x153a098a0_0 .net/2s *"_ivl_0", 0 0, L_0x138045038;  1 drivers
v0x153a09960_0 .net/2s *"_ivl_2", 0 0, L_0x138045080;  1 drivers
v0x153a09a10_0 .net/2s *"_ivl_4", 0 0, L_0x1380450c8;  1 drivers
v0x153a09ad0_0 .net8 "a", 0 0, RS_0x158034450;  alias, 3 drivers, strength-aware
v0x153a09be0_0 .net "b", 0 0, L_0x142fbed60;  alias, 1 drivers
v0x153a09c80_0 .net8 "o1", 0 0, L_0x142fbd570;  1 drivers, strength-aware
v0x153a09d20_0 .net8 "out", 0 0, RS_0x1580347e0;  alias, 3 drivers, strength-aware
S_0x153a09df0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a09460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138045110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbdb50 .functor NMOS 1, L_0x138045110, RS_0x1580347e0, C4<0>, C4<0>;
L_0x142fbdc40 .functor NMOS 1, L_0x142fbdb50, RS_0x1580347e0, C4<0>, C4<0>;
L_0x138045158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbddf0 .functor PMOS 1, L_0x138045158, RS_0x1580347e0, C4<0>, C4<0>;
L_0x1380451a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbdfa0 .functor PMOS 1, L_0x1380451a0, RS_0x1580347e0, C4<0>, C4<0>;
v0x153a0a010_0 .net/2s *"_ivl_0", 0 0, L_0x138045110;  1 drivers
v0x153a0a0c0_0 .net/2s *"_ivl_2", 0 0, L_0x138045158;  1 drivers
v0x153a0a170_0 .net/2s *"_ivl_4", 0 0, L_0x1380451a0;  1 drivers
v0x153a0a230_0 .net8 "a", 0 0, RS_0x1580347e0;  alias, 3 drivers, strength-aware
v0x153a0a2e0_0 .net8 "b", 0 0, RS_0x1580347e0;  alias, 3 drivers, strength-aware
v0x153a0a3f0_0 .net8 "o1", 0 0, L_0x142fbdb50;  1 drivers, strength-aware
v0x153a0a480_0 .net8 "out", 0 0, RS_0x158034960;  alias, 3 drivers, strength-aware
S_0x153a0a7f0 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x153a09290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a10310_0 .net8 "a", 0 0, RS_0x158034450;  alias, 3 drivers, strength-aware
RS_0x158034d20 .resolv tri, L_0x142fbbca0, L_0x142fbbe50, L_0x142fbbf00;
v0x153a103a0_0 .net8 "and1_out", 0 0, RS_0x158034d20;  3 drivers, strength-aware
RS_0x1580350e0 .resolv tri, L_0x142fbc660, L_0x142fbc810, L_0x142fbc8c0;
v0x153a10430_0 .net8 "and2_out", 0 0, RS_0x1580350e0;  3 drivers, strength-aware
v0x153a104c0_0 .net "b", 0 0, L_0x142fbed60;  alias, 1 drivers
RS_0x158034f00 .resolv tri, L_0x142fbb100, L_0x142fbb1b0, L_0x142fbb2a0;
v0x153a10550_0 .net8 "not_a", 0 0, RS_0x158034f00;  3 drivers, strength-aware
RS_0x158034b40 .resolv tri, L_0x142fbb460, L_0x142fbb510, L_0x142fbb600;
v0x153a106a0_0 .net8 "not_b", 0 0, RS_0x158034b40;  3 drivers, strength-aware
v0x153a107b0_0 .net8 "out", 0 0, RS_0x158035950;  alias, 3 drivers, strength-aware
S_0x153a0aa00 .scope module, "and1" "And" 7 30, 7 3 0, S_0x153a0a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a0bac0_0 .net8 "a", 0 0, RS_0x158034450;  alias, 3 drivers, strength-aware
v0x153a0bb60_0 .net8 "b", 0 0, RS_0x158034b40;  alias, 3 drivers, strength-aware
RS_0x158034ba0 .resolv tri, L_0x142fbb8c0, L_0x142fbb9f0, L_0x142fbbae0;
v0x153a0bc00_0 .net8 "nand_out", 0 0, RS_0x158034ba0;  3 drivers, strength-aware
v0x153a0bcb0_0 .net8 "out", 0 0, RS_0x158034d20;  alias, 3 drivers, strength-aware
S_0x153a0ac30 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a0aa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138044a50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbb6d0 .functor NMOS 1, L_0x138044a50, RS_0x158034b40, C4<0>, C4<0>;
L_0x142fbb8c0 .functor NMOS 1, L_0x142fbb6d0, RS_0x158034450, C4<0>, C4<0>;
L_0x138044a98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbb9f0 .functor PMOS 1, L_0x138044a98, RS_0x158034450, C4<0>, C4<0>;
L_0x138044ae0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbbae0 .functor PMOS 1, L_0x138044ae0, RS_0x158034b40, C4<0>, C4<0>;
v0x153a0ae70_0 .net/2s *"_ivl_0", 0 0, L_0x138044a50;  1 drivers
v0x153a0af30_0 .net/2s *"_ivl_2", 0 0, L_0x138044a98;  1 drivers
v0x153a0afe0_0 .net/2s *"_ivl_4", 0 0, L_0x138044ae0;  1 drivers
v0x153a0b0a0_0 .net8 "a", 0 0, RS_0x158034450;  alias, 3 drivers, strength-aware
v0x153a0b130_0 .net8 "b", 0 0, RS_0x158034b40;  alias, 3 drivers, strength-aware
v0x153a0b210_0 .net8 "o1", 0 0, L_0x142fbb6d0;  1 drivers, strength-aware
v0x153a0b2b0_0 .net8 "out", 0 0, RS_0x158034ba0;  alias, 3 drivers, strength-aware
S_0x153a0b380 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a0aa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138044b28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbbbb0 .functor NMOS 1, L_0x138044b28, RS_0x158034ba0, C4<0>, C4<0>;
L_0x142fbbca0 .functor NMOS 1, L_0x142fbbbb0, RS_0x158034ba0, C4<0>, C4<0>;
L_0x138044b70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbbe50 .functor PMOS 1, L_0x138044b70, RS_0x158034ba0, C4<0>, C4<0>;
L_0x138044bb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbbf00 .functor PMOS 1, L_0x138044bb8, RS_0x158034ba0, C4<0>, C4<0>;
v0x153a0b5a0_0 .net/2s *"_ivl_0", 0 0, L_0x138044b28;  1 drivers
v0x153a0b650_0 .net/2s *"_ivl_2", 0 0, L_0x138044b70;  1 drivers
v0x153a0b700_0 .net/2s *"_ivl_4", 0 0, L_0x138044bb8;  1 drivers
v0x153a0b7c0_0 .net8 "a", 0 0, RS_0x158034ba0;  alias, 3 drivers, strength-aware
v0x153a0b870_0 .net8 "b", 0 0, RS_0x158034ba0;  alias, 3 drivers, strength-aware
v0x153a0b980_0 .net8 "o1", 0 0, L_0x142fbbbb0;  1 drivers, strength-aware
v0x153a0ba10_0 .net8 "out", 0 0, RS_0x158034d20;  alias, 3 drivers, strength-aware
S_0x153a0bd80 .scope module, "and2" "And" 7 31, 7 3 0, S_0x153a0a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a0ce30_0 .net8 "a", 0 0, RS_0x158034f00;  alias, 3 drivers, strength-aware
v0x153a0ced0_0 .net "b", 0 0, L_0x142fbed60;  alias, 1 drivers
RS_0x158034f60 .resolv tri, L_0x142fbc180, L_0x142fbc3b0, L_0x142fbc4a0;
v0x153a0cf60_0 .net8 "nand_out", 0 0, RS_0x158034f60;  3 drivers, strength-aware
v0x153a0d010_0 .net8 "out", 0 0, RS_0x1580350e0;  alias, 3 drivers, strength-aware
S_0x153a0bf90 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a0bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138044c00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbc0b0 .functor NMOS 1, L_0x138044c00, L_0x142fbed60, C4<0>, C4<0>;
L_0x142fbc180 .functor NMOS 1, L_0x142fbc0b0, RS_0x158034f00, C4<0>, C4<0>;
L_0x138044c48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbc3b0 .functor PMOS 1, L_0x138044c48, RS_0x158034f00, C4<0>, C4<0>;
L_0x138044c90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbc4a0 .functor PMOS 1, L_0x138044c90, L_0x142fbed60, C4<0>, C4<0>;
v0x153a0c1c0_0 .net/2s *"_ivl_0", 0 0, L_0x138044c00;  1 drivers
v0x153a0c280_0 .net/2s *"_ivl_2", 0 0, L_0x138044c48;  1 drivers
v0x153a0c330_0 .net/2s *"_ivl_4", 0 0, L_0x138044c90;  1 drivers
v0x153a0c3f0_0 .net8 "a", 0 0, RS_0x158034f00;  alias, 3 drivers, strength-aware
v0x153a0c490_0 .net "b", 0 0, L_0x142fbed60;  alias, 1 drivers
v0x153a0c5a0_0 .net8 "o1", 0 0, L_0x142fbc0b0;  1 drivers, strength-aware
v0x153a0c630_0 .net8 "out", 0 0, RS_0x158034f60;  alias, 3 drivers, strength-aware
S_0x153a0c6f0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a0bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138044cd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbc570 .functor NMOS 1, L_0x138044cd8, RS_0x158034f60, C4<0>, C4<0>;
L_0x142fbc660 .functor NMOS 1, L_0x142fbc570, RS_0x158034f60, C4<0>, C4<0>;
L_0x138044d20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbc810 .functor PMOS 1, L_0x138044d20, RS_0x158034f60, C4<0>, C4<0>;
L_0x138044d68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbc8c0 .functor PMOS 1, L_0x138044d68, RS_0x158034f60, C4<0>, C4<0>;
v0x153a0c910_0 .net/2s *"_ivl_0", 0 0, L_0x138044cd8;  1 drivers
v0x153a0c9c0_0 .net/2s *"_ivl_2", 0 0, L_0x138044d20;  1 drivers
v0x153a0ca70_0 .net/2s *"_ivl_4", 0 0, L_0x138044d68;  1 drivers
v0x153a0cb30_0 .net8 "a", 0 0, RS_0x158034f60;  alias, 3 drivers, strength-aware
v0x153a0cbe0_0 .net8 "b", 0 0, RS_0x158034f60;  alias, 3 drivers, strength-aware
v0x153a0ccf0_0 .net8 "o1", 0 0, L_0x142fbc570;  1 drivers, strength-aware
v0x153a0cd80_0 .net8 "out", 0 0, RS_0x1580350e0;  alias, 3 drivers, strength-aware
S_0x153a0d0e0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x153a0a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a0dac0_0 .net8 "a", 0 0, RS_0x158034450;  alias, 3 drivers, strength-aware
v0x153a0db50_0 .net8 "out", 0 0, RS_0x158034f00;  alias, 3 drivers, strength-aware
S_0x153a0d2d0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a0d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380448a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbb010 .functor NMOS 1, L_0x1380448a0, RS_0x158034450, C4<0>, C4<0>;
L_0x142fbb100 .functor NMOS 1, L_0x142fbb010, RS_0x158034450, C4<0>, C4<0>;
L_0x1380448e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbb1b0 .functor PMOS 1, L_0x1380448e8, RS_0x158034450, C4<0>, C4<0>;
L_0x138044930 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbb2a0 .functor PMOS 1, L_0x138044930, RS_0x158034450, C4<0>, C4<0>;
v0x153a0d510_0 .net/2s *"_ivl_0", 0 0, L_0x1380448a0;  1 drivers
v0x153a0d5d0_0 .net/2s *"_ivl_2", 0 0, L_0x1380448e8;  1 drivers
v0x153a0d680_0 .net/2s *"_ivl_4", 0 0, L_0x138044930;  1 drivers
v0x153a0d740_0 .net8 "a", 0 0, RS_0x158034450;  alias, 3 drivers, strength-aware
v0x153a0d8d0_0 .net8 "b", 0 0, RS_0x158034450;  alias, 3 drivers, strength-aware
v0x153a0d9a0_0 .net8 "o1", 0 0, L_0x142fbb010;  1 drivers, strength-aware
v0x153a0da30_0 .net8 "out", 0 0, RS_0x158034f00;  alias, 3 drivers, strength-aware
S_0x153a0dbe0 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x153a0a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a0e560_0 .net "a", 0 0, L_0x142fbed60;  alias, 1 drivers
v0x153a0e600_0 .net8 "out", 0 0, RS_0x158034b40;  alias, 3 drivers, strength-aware
S_0x153a0ddd0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a0dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138044978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbb370 .functor NMOS 1, L_0x138044978, L_0x142fbed60, C4<0>, C4<0>;
L_0x142fbb460 .functor NMOS 1, L_0x142fbb370, L_0x142fbed60, C4<0>, C4<0>;
L_0x1380449c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbb510 .functor PMOS 1, L_0x1380449c0, L_0x142fbed60, C4<0>, C4<0>;
L_0x138044a08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbb600 .functor PMOS 1, L_0x138044a08, L_0x142fbed60, C4<0>, C4<0>;
v0x153a0e010_0 .net/2s *"_ivl_0", 0 0, L_0x138044978;  1 drivers
v0x153a0e0d0_0 .net/2s *"_ivl_2", 0 0, L_0x1380449c0;  1 drivers
v0x153a0e180_0 .net/2s *"_ivl_4", 0 0, L_0x138044a08;  1 drivers
v0x153a0e240_0 .net "a", 0 0, L_0x142fbed60;  alias, 1 drivers
v0x153a0e350_0 .net "b", 0 0, L_0x142fbed60;  alias, 1 drivers
v0x153a0e3e0_0 .net8 "o1", 0 0, L_0x142fbb370;  1 drivers, strength-aware
v0x153a0e480_0 .net8 "out", 0 0, RS_0x158034b40;  alias, 3 drivers, strength-aware
S_0x153a0e6a0 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x153a0a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a0feb0_0 .net8 "a", 0 0, RS_0x158034d20;  alias, 3 drivers, strength-aware
v0x153a0ffd0_0 .net8 "b", 0 0, RS_0x1580350e0;  alias, 3 drivers, strength-aware
RS_0x158035650 .resolv tri, L_0x142fbcb40, L_0x142fbcbf0, L_0x142fbcd60;
v0x153a100e0_0 .net8 "nand_out1", 0 0, RS_0x158035650;  3 drivers, strength-aware
RS_0x1580357d0 .resolv tri, L_0x142fbcf20, L_0x142fbcfd0, L_0x142fbd140;
v0x153a10170_0 .net8 "nand_out2", 0 0, RS_0x1580357d0;  3 drivers, strength-aware
v0x153a10240_0 .net8 "out", 0 0, RS_0x158035950;  alias, 3 drivers, strength-aware
S_0x153a0e8f0 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153a0e6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138044db0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbca70 .functor NMOS 1, L_0x138044db0, RS_0x158034d20, C4<0>, C4<0>;
L_0x142fbcb40 .functor NMOS 1, L_0x142fbca70, RS_0x158034d20, C4<0>, C4<0>;
L_0x138044df8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbcbf0 .functor PMOS 1, L_0x138044df8, RS_0x158034d20, C4<0>, C4<0>;
L_0x138044e40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbcd60 .functor PMOS 1, L_0x138044e40, RS_0x158034d20, C4<0>, C4<0>;
v0x153a0eb20_0 .net/2s *"_ivl_0", 0 0, L_0x138044db0;  1 drivers
v0x153a0ebe0_0 .net/2s *"_ivl_2", 0 0, L_0x138044df8;  1 drivers
v0x153a0ec90_0 .net/2s *"_ivl_4", 0 0, L_0x138044e40;  1 drivers
v0x153a0ed50_0 .net8 "a", 0 0, RS_0x158034d20;  alias, 3 drivers, strength-aware
v0x153a0ee20_0 .net8 "b", 0 0, RS_0x158034d20;  alias, 3 drivers, strength-aware
v0x153a0eef0_0 .net8 "o1", 0 0, L_0x142fbca70;  1 drivers, strength-aware
v0x153a0ef80_0 .net8 "out", 0 0, RS_0x158035650;  alias, 3 drivers, strength-aware
S_0x153a0f040 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153a0e6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138044e88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbce30 .functor NMOS 1, L_0x138044e88, RS_0x1580350e0, C4<0>, C4<0>;
L_0x142fbcf20 .functor NMOS 1, L_0x142fbce30, RS_0x1580350e0, C4<0>, C4<0>;
L_0x138044ed0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbcfd0 .functor PMOS 1, L_0x138044ed0, RS_0x1580350e0, C4<0>, C4<0>;
L_0x138044f18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbd140 .functor PMOS 1, L_0x138044f18, RS_0x1580350e0, C4<0>, C4<0>;
v0x153a0f260_0 .net/2s *"_ivl_0", 0 0, L_0x138044e88;  1 drivers
v0x153a0f310_0 .net/2s *"_ivl_2", 0 0, L_0x138044ed0;  1 drivers
v0x153a0f3c0_0 .net/2s *"_ivl_4", 0 0, L_0x138044f18;  1 drivers
v0x153a0f480_0 .net8 "a", 0 0, RS_0x1580350e0;  alias, 3 drivers, strength-aware
v0x153a0f550_0 .net8 "b", 0 0, RS_0x1580350e0;  alias, 3 drivers, strength-aware
v0x153a0f620_0 .net8 "o1", 0 0, L_0x142fbce30;  1 drivers, strength-aware
v0x153a0f6b0_0 .net8 "out", 0 0, RS_0x1580357d0;  alias, 3 drivers, strength-aware
S_0x153a0f770 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153a0e6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138044f60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbd210 .functor NMOS 1, L_0x138044f60, RS_0x1580357d0, C4<0>, C4<0>;
L_0x142fbd300 .functor NMOS 1, L_0x142fbd210, RS_0x158035650, C4<0>, C4<0>;
L_0x138044fa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbd3b0 .functor PMOS 1, L_0x138044fa8, RS_0x158035650, C4<0>, C4<0>;
L_0x138044ff0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbd4a0 .functor PMOS 1, L_0x138044ff0, RS_0x1580357d0, C4<0>, C4<0>;
v0x153a0f9a0_0 .net/2s *"_ivl_0", 0 0, L_0x138044f60;  1 drivers
v0x153a0fa50_0 .net/2s *"_ivl_2", 0 0, L_0x138044fa8;  1 drivers
v0x153a0fb00_0 .net/2s *"_ivl_4", 0 0, L_0x138044ff0;  1 drivers
v0x153a0fbc0_0 .net8 "a", 0 0, RS_0x158035650;  alias, 3 drivers, strength-aware
v0x153a0fc70_0 .net8 "b", 0 0, RS_0x1580357d0;  alias, 3 drivers, strength-aware
v0x153a0fd40_0 .net8 "o1", 0 0, L_0x142fbd210;  1 drivers, strength-aware
v0x153a0fdd0_0 .net8 "out", 0 0, RS_0x158035950;  alias, 3 drivers, strength-aware
S_0x153a10b80 .scope module, "or_gate" "Or" 5 7, 7 9 0, S_0x142f813c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a12330_0 .net8 "a", 0 0, RS_0x158033460;  alias, 3 drivers, strength-aware
v0x153a123d0_0 .net8 "b", 0 0, RS_0x158034960;  alias, 3 drivers, strength-aware
RS_0x158035cb0 .resolv tri, L_0x142fbe120, L_0x142fbe1d0, L_0x142fbe340;
v0x153a12470_0 .net8 "nand_out1", 0 0, RS_0x158035cb0;  3 drivers, strength-aware
RS_0x158035e30 .resolv tri, L_0x142fbe500, L_0x142fbe5b0, L_0x142fbe720;
v0x153a12540_0 .net8 "nand_out2", 0 0, RS_0x158035e30;  3 drivers, strength-aware
v0x153a12610_0 .net8 "out", 0 0, RS_0x158035fb0;  alias, 3 drivers, strength-aware
S_0x153a10d40 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153a10b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380451e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbe050 .functor NMOS 1, L_0x1380451e8, RS_0x158033460, C4<0>, C4<0>;
L_0x142fbe120 .functor NMOS 1, L_0x142fbe050, RS_0x158033460, C4<0>, C4<0>;
L_0x138045230 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbe1d0 .functor PMOS 1, L_0x138045230, RS_0x158033460, C4<0>, C4<0>;
L_0x138045278 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbe340 .functor PMOS 1, L_0x138045278, RS_0x158033460, C4<0>, C4<0>;
v0x153a10f70_0 .net/2s *"_ivl_0", 0 0, L_0x1380451e8;  1 drivers
v0x153a11020_0 .net/2s *"_ivl_2", 0 0, L_0x138045230;  1 drivers
v0x153a110d0_0 .net/2s *"_ivl_4", 0 0, L_0x138045278;  1 drivers
v0x153a11190_0 .net8 "a", 0 0, RS_0x158033460;  alias, 3 drivers, strength-aware
v0x153a11220_0 .net8 "b", 0 0, RS_0x158033460;  alias, 3 drivers, strength-aware
v0x153a11370_0 .net8 "o1", 0 0, L_0x142fbe050;  1 drivers, strength-aware
v0x153a11400_0 .net8 "out", 0 0, RS_0x158035cb0;  alias, 3 drivers, strength-aware
S_0x153a114e0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153a10b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380452c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbe410 .functor NMOS 1, L_0x1380452c0, RS_0x158034960, C4<0>, C4<0>;
L_0x142fbe500 .functor NMOS 1, L_0x142fbe410, RS_0x158034960, C4<0>, C4<0>;
L_0x138045308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbe5b0 .functor PMOS 1, L_0x138045308, RS_0x158034960, C4<0>, C4<0>;
L_0x138045350 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbe720 .functor PMOS 1, L_0x138045350, RS_0x158034960, C4<0>, C4<0>;
v0x153a116f0_0 .net/2s *"_ivl_0", 0 0, L_0x1380452c0;  1 drivers
v0x153a11780_0 .net/2s *"_ivl_2", 0 0, L_0x138045308;  1 drivers
v0x153a11820_0 .net/2s *"_ivl_4", 0 0, L_0x138045350;  1 drivers
v0x153a118e0_0 .net8 "a", 0 0, RS_0x158034960;  alias, 3 drivers, strength-aware
v0x153a11970_0 .net8 "b", 0 0, RS_0x158034960;  alias, 3 drivers, strength-aware
v0x153a11ac0_0 .net8 "o1", 0 0, L_0x142fbe410;  1 drivers, strength-aware
v0x153a11b50_0 .net8 "out", 0 0, RS_0x158035e30;  alias, 3 drivers, strength-aware
S_0x153a11c30 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153a10b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138045398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbe7f0 .functor NMOS 1, L_0x138045398, RS_0x158035e30, C4<0>, C4<0>;
L_0x142fbe8e0 .functor NMOS 1, L_0x142fbe7f0, RS_0x158035cb0, C4<0>, C4<0>;
L_0x1380453e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbe990 .functor PMOS 1, L_0x1380453e0, RS_0x158035cb0, C4<0>, C4<0>;
L_0x138045428 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbeb00 .functor PMOS 1, L_0x138045428, RS_0x158035e30, C4<0>, C4<0>;
v0x153a11e40_0 .net/2s *"_ivl_0", 0 0, L_0x138045398;  1 drivers
v0x153a11ed0_0 .net/2s *"_ivl_2", 0 0, L_0x1380453e0;  1 drivers
v0x153a11f80_0 .net/2s *"_ivl_4", 0 0, L_0x138045428;  1 drivers
v0x153a12040_0 .net8 "a", 0 0, RS_0x158035cb0;  alias, 3 drivers, strength-aware
v0x153a120f0_0 .net8 "b", 0 0, RS_0x158035e30;  alias, 3 drivers, strength-aware
v0x153a121c0_0 .net8 "o1", 0 0, L_0x142fbe7f0;  1 drivers, strength-aware
v0x153a12250_0 .net8 "out", 0 0, RS_0x158035fb0;  alias, 3 drivers, strength-aware
S_0x153a12c90 .scope module, "fa4" "FullAdder" 4 18, 5 3 0, S_0x152e13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x153a23d00_0 .net "a", 0 0, L_0x142fc5dc0;  1 drivers
v0x153a23d90_0 .net "b", 0 0, L_0x142fc5e60;  1 drivers
RS_0x158036490 .resolv tri, L_0x142fc1e10, L_0x142fc1fc0, L_0x142fc2170;
v0x153a23e20_0 .net8 "carry1", 0 0, RS_0x158036490;  3 drivers, strength-aware
RS_0x158037990 .resolv tri, L_0x142fc4e30, L_0x142fc4fe0, L_0x142fc5190;
v0x153a23eb0_0 .net8 "carry2", 0 0, RS_0x158037990;  3 drivers, strength-aware
v0x153a23f40_0 .net "cin", 0 0, L_0x142fc5f70;  1 drivers
v0x153a24010_0 .net8 "cout", 0 0, RS_0x158038fe0;  3 drivers, strength-aware
v0x153a240e0_0 .net8 "sum", 0 0, RS_0x158038980;  3 drivers, strength-aware
RS_0x158037480 .resolv tri, L_0x142fc10d0, L_0x142fc1180, L_0x142fc1270;
v0x153a241f0_0 .net8 "sum1", 0 0, RS_0x158037480;  3 drivers, strength-aware
S_0x153a12f00 .scope module, "ha1" "HalfAdder" 5 5, 6 3 0, S_0x153a12c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x153a1a4e0_0 .net "a", 0 0, L_0x142fc5dc0;  alias, 1 drivers
v0x153a1a670_0 .net "b", 0 0, L_0x142fc5e60;  alias, 1 drivers
v0x153a1a800_0 .net8 "carry", 0 0, RS_0x158036490;  alias, 3 drivers, strength-aware
v0x153a1a890_0 .net8 "sum", 0 0, RS_0x158037480;  alias, 3 drivers, strength-aware
S_0x153a13140 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x153a12f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a141e0_0 .net "a", 0 0, L_0x142fc5dc0;  alias, 1 drivers
v0x153a14280_0 .net "b", 0 0, L_0x142fc5e60;  alias, 1 drivers
RS_0x158036310 .resolv tri, L_0x142fc1830, L_0x142fc1b60, L_0x142fc1c50;
v0x153a14330_0 .net8 "nand_out", 0 0, RS_0x158036310;  3 drivers, strength-aware
v0x153a143e0_0 .net8 "out", 0 0, RS_0x158036490;  alias, 3 drivers, strength-aware
S_0x153a13380 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a13140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138045c08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc1540 .functor NMOS 1, L_0x138045c08, L_0x142fc5e60, C4<0>, C4<0>;
L_0x142fc1830 .functor NMOS 1, L_0x142fc1540, L_0x142fc5dc0, C4<0>, C4<0>;
L_0x138045c50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc1b60 .functor PMOS 1, L_0x138045c50, L_0x142fc5dc0, C4<0>, C4<0>;
L_0x138045c98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc1c50 .functor PMOS 1, L_0x138045c98, L_0x142fc5e60, C4<0>, C4<0>;
v0x153a135c0_0 .net/2s *"_ivl_0", 0 0, L_0x138045c08;  1 drivers
v0x153a13680_0 .net/2s *"_ivl_2", 0 0, L_0x138045c50;  1 drivers
v0x153a13720_0 .net/2s *"_ivl_4", 0 0, L_0x138045c98;  1 drivers
v0x153a137b0_0 .net "a", 0 0, L_0x142fc5dc0;  alias, 1 drivers
v0x153a13850_0 .net "b", 0 0, L_0x142fc5e60;  alias, 1 drivers
v0x153a13930_0 .net8 "o1", 0 0, L_0x142fc1540;  1 drivers, strength-aware
v0x153a139d0_0 .net8 "out", 0 0, RS_0x158036310;  alias, 3 drivers, strength-aware
S_0x153a13aa0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a13140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138045ce0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc1d20 .functor NMOS 1, L_0x138045ce0, RS_0x158036310, C4<0>, C4<0>;
L_0x142fc1e10 .functor NMOS 1, L_0x142fc1d20, RS_0x158036310, C4<0>, C4<0>;
L_0x138045d28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc1fc0 .functor PMOS 1, L_0x138045d28, RS_0x158036310, C4<0>, C4<0>;
L_0x138045d70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc2170 .functor PMOS 1, L_0x138045d70, RS_0x158036310, C4<0>, C4<0>;
v0x153a13cc0_0 .net/2s *"_ivl_0", 0 0, L_0x138045ce0;  1 drivers
v0x153a13d70_0 .net/2s *"_ivl_2", 0 0, L_0x138045d28;  1 drivers
v0x153a13e20_0 .net/2s *"_ivl_4", 0 0, L_0x138045d70;  1 drivers
v0x153a13ee0_0 .net8 "a", 0 0, RS_0x158036310;  alias, 3 drivers, strength-aware
v0x153a13f90_0 .net8 "b", 0 0, RS_0x158036310;  alias, 3 drivers, strength-aware
v0x153a140a0_0 .net8 "o1", 0 0, L_0x142fc1d20;  1 drivers, strength-aware
v0x153a14130_0 .net8 "out", 0 0, RS_0x158036490;  alias, 3 drivers, strength-aware
S_0x153a144b0 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x153a12f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a19fb0_0 .net "a", 0 0, L_0x142fc5dc0;  alias, 1 drivers
RS_0x158036850 .resolv tri, L_0x142fbfa70, L_0x142fbfc20, L_0x142fbfcd0;
v0x153a1a040_0 .net8 "and1_out", 0 0, RS_0x158036850;  3 drivers, strength-aware
RS_0x158036c10 .resolv tri, L_0x142fc0430, L_0x142fc05e0, L_0x142fc0690;
v0x153a1a0d0_0 .net8 "and2_out", 0 0, RS_0x158036c10;  3 drivers, strength-aware
v0x153a1a160_0 .net "b", 0 0, L_0x142fc5e60;  alias, 1 drivers
RS_0x158036a30 .resolv tri, L_0x142fbef10, L_0x142fbef80, L_0x142fbf070;
v0x153a1a1f0_0 .net8 "not_a", 0 0, RS_0x158036a30;  3 drivers, strength-aware
RS_0x158036670 .resolv tri, L_0x142fbf230, L_0x142fbf2e0, L_0x142fbf3d0;
v0x153a1a340_0 .net8 "not_b", 0 0, RS_0x158036670;  3 drivers, strength-aware
v0x153a1a450_0 .net8 "out", 0 0, RS_0x158037480;  alias, 3 drivers, strength-aware
S_0x153a146c0 .scope module, "and1" "And" 7 30, 7 3 0, S_0x153a144b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a157a0_0 .net "a", 0 0, L_0x142fc5dc0;  alias, 1 drivers
v0x153a15840_0 .net8 "b", 0 0, RS_0x158036670;  alias, 3 drivers, strength-aware
RS_0x1580366d0 .resolv tri, L_0x142fbf690, L_0x142fbf7c0, L_0x142fbf8b0;
v0x153a158e0_0 .net8 "nand_out", 0 0, RS_0x1580366d0;  3 drivers, strength-aware
v0x153a15990_0 .net8 "out", 0 0, RS_0x158036850;  alias, 3 drivers, strength-aware
S_0x153a148f0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a146c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138045620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbf4a0 .functor NMOS 1, L_0x138045620, RS_0x158036670, C4<0>, C4<0>;
L_0x142fbf690 .functor NMOS 1, L_0x142fbf4a0, L_0x142fc5dc0, C4<0>, C4<0>;
L_0x138045668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbf7c0 .functor PMOS 1, L_0x138045668, L_0x142fc5dc0, C4<0>, C4<0>;
L_0x1380456b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbf8b0 .functor PMOS 1, L_0x1380456b0, RS_0x158036670, C4<0>, C4<0>;
v0x153a14b30_0 .net/2s *"_ivl_0", 0 0, L_0x138045620;  1 drivers
v0x153a14bf0_0 .net/2s *"_ivl_2", 0 0, L_0x138045668;  1 drivers
v0x153a14ca0_0 .net/2s *"_ivl_4", 0 0, L_0x1380456b0;  1 drivers
v0x153a14d60_0 .net "a", 0 0, L_0x142fc5dc0;  alias, 1 drivers
v0x153a14e30_0 .net8 "b", 0 0, RS_0x158036670;  alias, 3 drivers, strength-aware
v0x153a14f00_0 .net8 "o1", 0 0, L_0x142fbf4a0;  1 drivers, strength-aware
v0x153a14f90_0 .net8 "out", 0 0, RS_0x1580366d0;  alias, 3 drivers, strength-aware
S_0x153a15060 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a146c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380456f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbf980 .functor NMOS 1, L_0x1380456f8, RS_0x1580366d0, C4<0>, C4<0>;
L_0x142fbfa70 .functor NMOS 1, L_0x142fbf980, RS_0x1580366d0, C4<0>, C4<0>;
L_0x138045740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbfc20 .functor PMOS 1, L_0x138045740, RS_0x1580366d0, C4<0>, C4<0>;
L_0x138045788 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbfcd0 .functor PMOS 1, L_0x138045788, RS_0x1580366d0, C4<0>, C4<0>;
v0x153a15280_0 .net/2s *"_ivl_0", 0 0, L_0x1380456f8;  1 drivers
v0x153a15330_0 .net/2s *"_ivl_2", 0 0, L_0x138045740;  1 drivers
v0x153a153e0_0 .net/2s *"_ivl_4", 0 0, L_0x138045788;  1 drivers
v0x153a154a0_0 .net8 "a", 0 0, RS_0x1580366d0;  alias, 3 drivers, strength-aware
v0x153a15550_0 .net8 "b", 0 0, RS_0x1580366d0;  alias, 3 drivers, strength-aware
v0x153a15660_0 .net8 "o1", 0 0, L_0x142fbf980;  1 drivers, strength-aware
v0x153a156f0_0 .net8 "out", 0 0, RS_0x158036850;  alias, 3 drivers, strength-aware
S_0x153a15a60 .scope module, "and2" "And" 7 31, 7 3 0, S_0x153a144b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a16b10_0 .net8 "a", 0 0, RS_0x158036a30;  alias, 3 drivers, strength-aware
v0x153a16bb0_0 .net "b", 0 0, L_0x142fc5e60;  alias, 1 drivers
RS_0x158036a90 .resolv tri, L_0x142fbff50, L_0x142fc0180, L_0x142fc0270;
v0x153a16c40_0 .net8 "nand_out", 0 0, RS_0x158036a90;  3 drivers, strength-aware
v0x153a16cf0_0 .net8 "out", 0 0, RS_0x158036c10;  alias, 3 drivers, strength-aware
S_0x153a15c70 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a15a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380457d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbfe80 .functor NMOS 1, L_0x1380457d0, L_0x142fc5e60, C4<0>, C4<0>;
L_0x142fbff50 .functor NMOS 1, L_0x142fbfe80, RS_0x158036a30, C4<0>, C4<0>;
L_0x138045818 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc0180 .functor PMOS 1, L_0x138045818, RS_0x158036a30, C4<0>, C4<0>;
L_0x138045860 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc0270 .functor PMOS 1, L_0x138045860, L_0x142fc5e60, C4<0>, C4<0>;
v0x153a15ea0_0 .net/2s *"_ivl_0", 0 0, L_0x1380457d0;  1 drivers
v0x153a15f60_0 .net/2s *"_ivl_2", 0 0, L_0x138045818;  1 drivers
v0x153a16010_0 .net/2s *"_ivl_4", 0 0, L_0x138045860;  1 drivers
v0x153a160d0_0 .net8 "a", 0 0, RS_0x158036a30;  alias, 3 drivers, strength-aware
v0x153a16170_0 .net "b", 0 0, L_0x142fc5e60;  alias, 1 drivers
v0x153a16280_0 .net8 "o1", 0 0, L_0x142fbfe80;  1 drivers, strength-aware
v0x153a16310_0 .net8 "out", 0 0, RS_0x158036a90;  alias, 3 drivers, strength-aware
S_0x153a163d0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a15a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380458a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc0340 .functor NMOS 1, L_0x1380458a8, RS_0x158036a90, C4<0>, C4<0>;
L_0x142fc0430 .functor NMOS 1, L_0x142fc0340, RS_0x158036a90, C4<0>, C4<0>;
L_0x1380458f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc05e0 .functor PMOS 1, L_0x1380458f0, RS_0x158036a90, C4<0>, C4<0>;
L_0x138045938 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc0690 .functor PMOS 1, L_0x138045938, RS_0x158036a90, C4<0>, C4<0>;
v0x153a165f0_0 .net/2s *"_ivl_0", 0 0, L_0x1380458a8;  1 drivers
v0x153a166a0_0 .net/2s *"_ivl_2", 0 0, L_0x1380458f0;  1 drivers
v0x153a16750_0 .net/2s *"_ivl_4", 0 0, L_0x138045938;  1 drivers
v0x153a16810_0 .net8 "a", 0 0, RS_0x158036a90;  alias, 3 drivers, strength-aware
v0x153a168c0_0 .net8 "b", 0 0, RS_0x158036a90;  alias, 3 drivers, strength-aware
v0x153a169d0_0 .net8 "o1", 0 0, L_0x142fc0340;  1 drivers, strength-aware
v0x153a16a60_0 .net8 "out", 0 0, RS_0x158036c10;  alias, 3 drivers, strength-aware
S_0x153a16dc0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x153a144b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a17740_0 .net "a", 0 0, L_0x142fc5dc0;  alias, 1 drivers
v0x153a177e0_0 .net8 "out", 0 0, RS_0x158036a30;  alias, 3 drivers, strength-aware
S_0x153a16fb0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a16dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138045470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbee60 .functor NMOS 1, L_0x138045470, L_0x142fc5dc0, C4<0>, C4<0>;
L_0x142fbef10 .functor NMOS 1, L_0x142fbee60, L_0x142fc5dc0, C4<0>, C4<0>;
L_0x1380454b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbef80 .functor PMOS 1, L_0x1380454b8, L_0x142fc5dc0, C4<0>, C4<0>;
L_0x138045500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbf070 .functor PMOS 1, L_0x138045500, L_0x142fc5dc0, C4<0>, C4<0>;
v0x153a171f0_0 .net/2s *"_ivl_0", 0 0, L_0x138045470;  1 drivers
v0x153a172b0_0 .net/2s *"_ivl_2", 0 0, L_0x1380454b8;  1 drivers
v0x153a17360_0 .net/2s *"_ivl_4", 0 0, L_0x138045500;  1 drivers
v0x153a17420_0 .net "a", 0 0, L_0x142fc5dc0;  alias, 1 drivers
v0x153a17530_0 .net "b", 0 0, L_0x142fc5dc0;  alias, 1 drivers
v0x153a175c0_0 .net8 "o1", 0 0, L_0x142fbee60;  1 drivers, strength-aware
v0x153a17660_0 .net8 "out", 0 0, RS_0x158036a30;  alias, 3 drivers, strength-aware
S_0x153a17880 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x153a144b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a18200_0 .net "a", 0 0, L_0x142fc5e60;  alias, 1 drivers
v0x153a182a0_0 .net8 "out", 0 0, RS_0x158036670;  alias, 3 drivers, strength-aware
S_0x153a17a70 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a17880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138045548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fbf140 .functor NMOS 1, L_0x138045548, L_0x142fc5e60, C4<0>, C4<0>;
L_0x142fbf230 .functor NMOS 1, L_0x142fbf140, L_0x142fc5e60, C4<0>, C4<0>;
L_0x138045590 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbf2e0 .functor PMOS 1, L_0x138045590, L_0x142fc5e60, C4<0>, C4<0>;
L_0x1380455d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fbf3d0 .functor PMOS 1, L_0x1380455d8, L_0x142fc5e60, C4<0>, C4<0>;
v0x153a17cb0_0 .net/2s *"_ivl_0", 0 0, L_0x138045548;  1 drivers
v0x153a17d70_0 .net/2s *"_ivl_2", 0 0, L_0x138045590;  1 drivers
v0x153a17e20_0 .net/2s *"_ivl_4", 0 0, L_0x1380455d8;  1 drivers
v0x153a17ee0_0 .net "a", 0 0, L_0x142fc5e60;  alias, 1 drivers
v0x153a17ff0_0 .net "b", 0 0, L_0x142fc5e60;  alias, 1 drivers
v0x153a18080_0 .net8 "o1", 0 0, L_0x142fbf140;  1 drivers, strength-aware
v0x153a18120_0 .net8 "out", 0 0, RS_0x158036670;  alias, 3 drivers, strength-aware
S_0x153a18340 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x153a144b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a19b50_0 .net8 "a", 0 0, RS_0x158036850;  alias, 3 drivers, strength-aware
v0x153a19c70_0 .net8 "b", 0 0, RS_0x158036c10;  alias, 3 drivers, strength-aware
RS_0x158037180 .resolv tri, L_0x142fc0910, L_0x142fc09c0, L_0x142fc0b30;
v0x153a19d80_0 .net8 "nand_out1", 0 0, RS_0x158037180;  3 drivers, strength-aware
RS_0x158037300 .resolv tri, L_0x142fc0cf0, L_0x142fc0da0, L_0x142fc0f10;
v0x153a19e10_0 .net8 "nand_out2", 0 0, RS_0x158037300;  3 drivers, strength-aware
v0x153a19ee0_0 .net8 "out", 0 0, RS_0x158037480;  alias, 3 drivers, strength-aware
S_0x153a18590 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153a18340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138045980 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc0840 .functor NMOS 1, L_0x138045980, RS_0x158036850, C4<0>, C4<0>;
L_0x142fc0910 .functor NMOS 1, L_0x142fc0840, RS_0x158036850, C4<0>, C4<0>;
L_0x1380459c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc09c0 .functor PMOS 1, L_0x1380459c8, RS_0x158036850, C4<0>, C4<0>;
L_0x138045a10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc0b30 .functor PMOS 1, L_0x138045a10, RS_0x158036850, C4<0>, C4<0>;
v0x153a187c0_0 .net/2s *"_ivl_0", 0 0, L_0x138045980;  1 drivers
v0x153a18880_0 .net/2s *"_ivl_2", 0 0, L_0x1380459c8;  1 drivers
v0x153a18930_0 .net/2s *"_ivl_4", 0 0, L_0x138045a10;  1 drivers
v0x153a189f0_0 .net8 "a", 0 0, RS_0x158036850;  alias, 3 drivers, strength-aware
v0x153a18ac0_0 .net8 "b", 0 0, RS_0x158036850;  alias, 3 drivers, strength-aware
v0x153a18b90_0 .net8 "o1", 0 0, L_0x142fc0840;  1 drivers, strength-aware
v0x153a18c20_0 .net8 "out", 0 0, RS_0x158037180;  alias, 3 drivers, strength-aware
S_0x153a18ce0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153a18340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138045a58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc0c00 .functor NMOS 1, L_0x138045a58, RS_0x158036c10, C4<0>, C4<0>;
L_0x142fc0cf0 .functor NMOS 1, L_0x142fc0c00, RS_0x158036c10, C4<0>, C4<0>;
L_0x138045aa0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc0da0 .functor PMOS 1, L_0x138045aa0, RS_0x158036c10, C4<0>, C4<0>;
L_0x138045ae8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc0f10 .functor PMOS 1, L_0x138045ae8, RS_0x158036c10, C4<0>, C4<0>;
v0x153a18f00_0 .net/2s *"_ivl_0", 0 0, L_0x138045a58;  1 drivers
v0x153a18fb0_0 .net/2s *"_ivl_2", 0 0, L_0x138045aa0;  1 drivers
v0x153a19060_0 .net/2s *"_ivl_4", 0 0, L_0x138045ae8;  1 drivers
v0x153a19120_0 .net8 "a", 0 0, RS_0x158036c10;  alias, 3 drivers, strength-aware
v0x153a191f0_0 .net8 "b", 0 0, RS_0x158036c10;  alias, 3 drivers, strength-aware
v0x153a192c0_0 .net8 "o1", 0 0, L_0x142fc0c00;  1 drivers, strength-aware
v0x153a19350_0 .net8 "out", 0 0, RS_0x158037300;  alias, 3 drivers, strength-aware
S_0x153a19410 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153a18340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138045b30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc0fe0 .functor NMOS 1, L_0x138045b30, RS_0x158037300, C4<0>, C4<0>;
L_0x142fc10d0 .functor NMOS 1, L_0x142fc0fe0, RS_0x158037180, C4<0>, C4<0>;
L_0x138045b78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc1180 .functor PMOS 1, L_0x138045b78, RS_0x158037180, C4<0>, C4<0>;
L_0x138045bc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc1270 .functor PMOS 1, L_0x138045bc0, RS_0x158037300, C4<0>, C4<0>;
v0x153a19640_0 .net/2s *"_ivl_0", 0 0, L_0x138045b30;  1 drivers
v0x153a196f0_0 .net/2s *"_ivl_2", 0 0, L_0x138045b78;  1 drivers
v0x153a197a0_0 .net/2s *"_ivl_4", 0 0, L_0x138045bc0;  1 drivers
v0x153a19860_0 .net8 "a", 0 0, RS_0x158037180;  alias, 3 drivers, strength-aware
v0x153a19910_0 .net8 "b", 0 0, RS_0x158037300;  alias, 3 drivers, strength-aware
v0x153a199e0_0 .net8 "o1", 0 0, L_0x142fc0fe0;  1 drivers, strength-aware
v0x153a19a70_0 .net8 "out", 0 0, RS_0x158037480;  alias, 3 drivers, strength-aware
S_0x153a1a920 .scope module, "ha2" "HalfAdder" 5 6, 6 3 0, S_0x153a12c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x153a21e60_0 .net8 "a", 0 0, RS_0x158037480;  alias, 3 drivers, strength-aware
v0x153a21ef0_0 .net "b", 0 0, L_0x142fc5f70;  alias, 1 drivers
v0x153a22080_0 .net8 "carry", 0 0, RS_0x158037990;  alias, 3 drivers, strength-aware
v0x153a22110_0 .net8 "sum", 0 0, RS_0x158038980;  alias, 3 drivers, strength-aware
S_0x153a1aa90 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x153a1a920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a1bb50_0 .net8 "a", 0 0, RS_0x158037480;  alias, 3 drivers, strength-aware
v0x153a1bbf0_0 .net "b", 0 0, L_0x142fc5f70;  alias, 1 drivers
RS_0x158037810 .resolv tri, L_0x142fc4a50, L_0x142fc4b80, L_0x142fc4c70;
v0x153a1bc90_0 .net8 "nand_out", 0 0, RS_0x158037810;  3 drivers, strength-aware
v0x153a1bd40_0 .net8 "out", 0 0, RS_0x158037990;  alias, 3 drivers, strength-aware
S_0x153a1aca0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a1aa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138046550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc4760 .functor NMOS 1, L_0x138046550, L_0x142fc5f70, C4<0>, C4<0>;
L_0x142fc4a50 .functor NMOS 1, L_0x142fc4760, RS_0x158037480, C4<0>, C4<0>;
L_0x138046598 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc4b80 .functor PMOS 1, L_0x138046598, RS_0x158037480, C4<0>, C4<0>;
L_0x1380465e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc4c70 .functor PMOS 1, L_0x1380465e0, L_0x142fc5f70, C4<0>, C4<0>;
v0x153a1aed0_0 .net/2s *"_ivl_0", 0 0, L_0x138046550;  1 drivers
v0x153a1af80_0 .net/2s *"_ivl_2", 0 0, L_0x138046598;  1 drivers
v0x153a1b030_0 .net/2s *"_ivl_4", 0 0, L_0x1380465e0;  1 drivers
v0x153a1b0f0_0 .net8 "a", 0 0, RS_0x158037480;  alias, 3 drivers, strength-aware
v0x153a1b200_0 .net "b", 0 0, L_0x142fc5f70;  alias, 1 drivers
v0x153a1b2a0_0 .net8 "o1", 0 0, L_0x142fc4760;  1 drivers, strength-aware
v0x153a1b340_0 .net8 "out", 0 0, RS_0x158037810;  alias, 3 drivers, strength-aware
S_0x153a1b410 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a1aa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138046628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc4d40 .functor NMOS 1, L_0x138046628, RS_0x158037810, C4<0>, C4<0>;
L_0x142fc4e30 .functor NMOS 1, L_0x142fc4d40, RS_0x158037810, C4<0>, C4<0>;
L_0x138046670 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc4fe0 .functor PMOS 1, L_0x138046670, RS_0x158037810, C4<0>, C4<0>;
L_0x1380466b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc5190 .functor PMOS 1, L_0x1380466b8, RS_0x158037810, C4<0>, C4<0>;
v0x153a1b630_0 .net/2s *"_ivl_0", 0 0, L_0x138046628;  1 drivers
v0x153a1b6e0_0 .net/2s *"_ivl_2", 0 0, L_0x138046670;  1 drivers
v0x153a1b790_0 .net/2s *"_ivl_4", 0 0, L_0x1380466b8;  1 drivers
v0x153a1b850_0 .net8 "a", 0 0, RS_0x158037810;  alias, 3 drivers, strength-aware
v0x153a1b900_0 .net8 "b", 0 0, RS_0x158037810;  alias, 3 drivers, strength-aware
v0x153a1ba10_0 .net8 "o1", 0 0, L_0x142fc4d40;  1 drivers, strength-aware
v0x153a1baa0_0 .net8 "out", 0 0, RS_0x158037990;  alias, 3 drivers, strength-aware
S_0x153a1be10 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x153a1a920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a21930_0 .net8 "a", 0 0, RS_0x158037480;  alias, 3 drivers, strength-aware
RS_0x158037d50 .resolv tri, L_0x142fc2e90, L_0x142fc3040, L_0x142fc30f0;
v0x153a219c0_0 .net8 "and1_out", 0 0, RS_0x158037d50;  3 drivers, strength-aware
RS_0x158038110 .resolv tri, L_0x142fc3850, L_0x142fc3a00, L_0x142fc3ab0;
v0x153a21a50_0 .net8 "and2_out", 0 0, RS_0x158038110;  3 drivers, strength-aware
v0x153a21ae0_0 .net "b", 0 0, L_0x142fc5f70;  alias, 1 drivers
RS_0x158037f30 .resolv tri, L_0x142fc22f0, L_0x142fc23a0, L_0x142fc2490;
v0x153a21b70_0 .net8 "not_a", 0 0, RS_0x158037f30;  3 drivers, strength-aware
RS_0x158037b70 .resolv tri, L_0x142fc2650, L_0x142fc2700, L_0x142fc27f0;
v0x153a21cc0_0 .net8 "not_b", 0 0, RS_0x158037b70;  3 drivers, strength-aware
v0x153a21dd0_0 .net8 "out", 0 0, RS_0x158038980;  alias, 3 drivers, strength-aware
S_0x153a1c020 .scope module, "and1" "And" 7 30, 7 3 0, S_0x153a1be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a1d0e0_0 .net8 "a", 0 0, RS_0x158037480;  alias, 3 drivers, strength-aware
v0x153a1d180_0 .net8 "b", 0 0, RS_0x158037b70;  alias, 3 drivers, strength-aware
RS_0x158037bd0 .resolv tri, L_0x142fc2ab0, L_0x142fc2be0, L_0x142fc2cd0;
v0x153a1d220_0 .net8 "nand_out", 0 0, RS_0x158037bd0;  3 drivers, strength-aware
v0x153a1d2d0_0 .net8 "out", 0 0, RS_0x158037d50;  alias, 3 drivers, strength-aware
S_0x153a1c250 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a1c020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138045f68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc28c0 .functor NMOS 1, L_0x138045f68, RS_0x158037b70, C4<0>, C4<0>;
L_0x142fc2ab0 .functor NMOS 1, L_0x142fc28c0, RS_0x158037480, C4<0>, C4<0>;
L_0x138045fb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc2be0 .functor PMOS 1, L_0x138045fb0, RS_0x158037480, C4<0>, C4<0>;
L_0x138045ff8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc2cd0 .functor PMOS 1, L_0x138045ff8, RS_0x158037b70, C4<0>, C4<0>;
v0x153a1c490_0 .net/2s *"_ivl_0", 0 0, L_0x138045f68;  1 drivers
v0x153a1c550_0 .net/2s *"_ivl_2", 0 0, L_0x138045fb0;  1 drivers
v0x153a1c600_0 .net/2s *"_ivl_4", 0 0, L_0x138045ff8;  1 drivers
v0x153a1c6c0_0 .net8 "a", 0 0, RS_0x158037480;  alias, 3 drivers, strength-aware
v0x153a1c750_0 .net8 "b", 0 0, RS_0x158037b70;  alias, 3 drivers, strength-aware
v0x153a1c830_0 .net8 "o1", 0 0, L_0x142fc28c0;  1 drivers, strength-aware
v0x153a1c8d0_0 .net8 "out", 0 0, RS_0x158037bd0;  alias, 3 drivers, strength-aware
S_0x153a1c9a0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a1c020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138046040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc2da0 .functor NMOS 1, L_0x138046040, RS_0x158037bd0, C4<0>, C4<0>;
L_0x142fc2e90 .functor NMOS 1, L_0x142fc2da0, RS_0x158037bd0, C4<0>, C4<0>;
L_0x138046088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc3040 .functor PMOS 1, L_0x138046088, RS_0x158037bd0, C4<0>, C4<0>;
L_0x1380460d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc30f0 .functor PMOS 1, L_0x1380460d0, RS_0x158037bd0, C4<0>, C4<0>;
v0x153a1cbc0_0 .net/2s *"_ivl_0", 0 0, L_0x138046040;  1 drivers
v0x153a1cc70_0 .net/2s *"_ivl_2", 0 0, L_0x138046088;  1 drivers
v0x153a1cd20_0 .net/2s *"_ivl_4", 0 0, L_0x1380460d0;  1 drivers
v0x153a1cde0_0 .net8 "a", 0 0, RS_0x158037bd0;  alias, 3 drivers, strength-aware
v0x153a1ce90_0 .net8 "b", 0 0, RS_0x158037bd0;  alias, 3 drivers, strength-aware
v0x153a1cfa0_0 .net8 "o1", 0 0, L_0x142fc2da0;  1 drivers, strength-aware
v0x153a1d030_0 .net8 "out", 0 0, RS_0x158037d50;  alias, 3 drivers, strength-aware
S_0x153a1d3a0 .scope module, "and2" "And" 7 31, 7 3 0, S_0x153a1be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a1e450_0 .net8 "a", 0 0, RS_0x158037f30;  alias, 3 drivers, strength-aware
v0x153a1e4f0_0 .net "b", 0 0, L_0x142fc5f70;  alias, 1 drivers
RS_0x158037f90 .resolv tri, L_0x142fc3370, L_0x142fc35a0, L_0x142fc3690;
v0x153a1e580_0 .net8 "nand_out", 0 0, RS_0x158037f90;  3 drivers, strength-aware
v0x153a1e630_0 .net8 "out", 0 0, RS_0x158038110;  alias, 3 drivers, strength-aware
S_0x153a1d5b0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a1d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138046118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc32a0 .functor NMOS 1, L_0x138046118, L_0x142fc5f70, C4<0>, C4<0>;
L_0x142fc3370 .functor NMOS 1, L_0x142fc32a0, RS_0x158037f30, C4<0>, C4<0>;
L_0x138046160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc35a0 .functor PMOS 1, L_0x138046160, RS_0x158037f30, C4<0>, C4<0>;
L_0x1380461a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc3690 .functor PMOS 1, L_0x1380461a8, L_0x142fc5f70, C4<0>, C4<0>;
v0x153a1d7e0_0 .net/2s *"_ivl_0", 0 0, L_0x138046118;  1 drivers
v0x153a1d8a0_0 .net/2s *"_ivl_2", 0 0, L_0x138046160;  1 drivers
v0x153a1d950_0 .net/2s *"_ivl_4", 0 0, L_0x1380461a8;  1 drivers
v0x153a1da10_0 .net8 "a", 0 0, RS_0x158037f30;  alias, 3 drivers, strength-aware
v0x153a1dab0_0 .net "b", 0 0, L_0x142fc5f70;  alias, 1 drivers
v0x153a1dbc0_0 .net8 "o1", 0 0, L_0x142fc32a0;  1 drivers, strength-aware
v0x153a1dc50_0 .net8 "out", 0 0, RS_0x158037f90;  alias, 3 drivers, strength-aware
S_0x153a1dd10 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a1d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380461f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc3760 .functor NMOS 1, L_0x1380461f0, RS_0x158037f90, C4<0>, C4<0>;
L_0x142fc3850 .functor NMOS 1, L_0x142fc3760, RS_0x158037f90, C4<0>, C4<0>;
L_0x138046238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc3a00 .functor PMOS 1, L_0x138046238, RS_0x158037f90, C4<0>, C4<0>;
L_0x138046280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc3ab0 .functor PMOS 1, L_0x138046280, RS_0x158037f90, C4<0>, C4<0>;
v0x153a1df30_0 .net/2s *"_ivl_0", 0 0, L_0x1380461f0;  1 drivers
v0x153a1dfe0_0 .net/2s *"_ivl_2", 0 0, L_0x138046238;  1 drivers
v0x153a1e090_0 .net/2s *"_ivl_4", 0 0, L_0x138046280;  1 drivers
v0x153a1e150_0 .net8 "a", 0 0, RS_0x158037f90;  alias, 3 drivers, strength-aware
v0x153a1e200_0 .net8 "b", 0 0, RS_0x158037f90;  alias, 3 drivers, strength-aware
v0x153a1e310_0 .net8 "o1", 0 0, L_0x142fc3760;  1 drivers, strength-aware
v0x153a1e3a0_0 .net8 "out", 0 0, RS_0x158038110;  alias, 3 drivers, strength-aware
S_0x153a1e700 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x153a1be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a1f0e0_0 .net8 "a", 0 0, RS_0x158037480;  alias, 3 drivers, strength-aware
v0x153a1f170_0 .net8 "out", 0 0, RS_0x158037f30;  alias, 3 drivers, strength-aware
S_0x153a1e8f0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a1e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138045db8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc2220 .functor NMOS 1, L_0x138045db8, RS_0x158037480, C4<0>, C4<0>;
L_0x142fc22f0 .functor NMOS 1, L_0x142fc2220, RS_0x158037480, C4<0>, C4<0>;
L_0x138045e00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc23a0 .functor PMOS 1, L_0x138045e00, RS_0x158037480, C4<0>, C4<0>;
L_0x138045e48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc2490 .functor PMOS 1, L_0x138045e48, RS_0x158037480, C4<0>, C4<0>;
v0x153a1eb30_0 .net/2s *"_ivl_0", 0 0, L_0x138045db8;  1 drivers
v0x153a1ebf0_0 .net/2s *"_ivl_2", 0 0, L_0x138045e00;  1 drivers
v0x153a1eca0_0 .net/2s *"_ivl_4", 0 0, L_0x138045e48;  1 drivers
v0x153a1ed60_0 .net8 "a", 0 0, RS_0x158037480;  alias, 3 drivers, strength-aware
v0x153a1eef0_0 .net8 "b", 0 0, RS_0x158037480;  alias, 3 drivers, strength-aware
v0x153a1efc0_0 .net8 "o1", 0 0, L_0x142fc2220;  1 drivers, strength-aware
v0x153a1f050_0 .net8 "out", 0 0, RS_0x158037f30;  alias, 3 drivers, strength-aware
S_0x153a1f200 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x153a1be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a1fb80_0 .net "a", 0 0, L_0x142fc5f70;  alias, 1 drivers
v0x153a1fc20_0 .net8 "out", 0 0, RS_0x158037b70;  alias, 3 drivers, strength-aware
S_0x153a1f3f0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a1f200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138045e90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc2560 .functor NMOS 1, L_0x138045e90, L_0x142fc5f70, C4<0>, C4<0>;
L_0x142fc2650 .functor NMOS 1, L_0x142fc2560, L_0x142fc5f70, C4<0>, C4<0>;
L_0x138045ed8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc2700 .functor PMOS 1, L_0x138045ed8, L_0x142fc5f70, C4<0>, C4<0>;
L_0x138045f20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc27f0 .functor PMOS 1, L_0x138045f20, L_0x142fc5f70, C4<0>, C4<0>;
v0x153a1f630_0 .net/2s *"_ivl_0", 0 0, L_0x138045e90;  1 drivers
v0x153a1f6f0_0 .net/2s *"_ivl_2", 0 0, L_0x138045ed8;  1 drivers
v0x153a1f7a0_0 .net/2s *"_ivl_4", 0 0, L_0x138045f20;  1 drivers
v0x153a1f860_0 .net "a", 0 0, L_0x142fc5f70;  alias, 1 drivers
v0x153a1f970_0 .net "b", 0 0, L_0x142fc5f70;  alias, 1 drivers
v0x153a1fa00_0 .net8 "o1", 0 0, L_0x142fc2560;  1 drivers, strength-aware
v0x153a1faa0_0 .net8 "out", 0 0, RS_0x158037b70;  alias, 3 drivers, strength-aware
S_0x153a1fcc0 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x153a1be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a214d0_0 .net8 "a", 0 0, RS_0x158037d50;  alias, 3 drivers, strength-aware
v0x153a215f0_0 .net8 "b", 0 0, RS_0x158038110;  alias, 3 drivers, strength-aware
RS_0x158038680 .resolv tri, L_0x142fc3d30, L_0x142fc3de0, L_0x142fc3f50;
v0x153a21700_0 .net8 "nand_out1", 0 0, RS_0x158038680;  3 drivers, strength-aware
RS_0x158038800 .resolv tri, L_0x142fc4110, L_0x142fc41c0, L_0x142fc4330;
v0x153a21790_0 .net8 "nand_out2", 0 0, RS_0x158038800;  3 drivers, strength-aware
v0x153a21860_0 .net8 "out", 0 0, RS_0x158038980;  alias, 3 drivers, strength-aware
S_0x153a1ff10 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153a1fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380462c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc3c60 .functor NMOS 1, L_0x1380462c8, RS_0x158037d50, C4<0>, C4<0>;
L_0x142fc3d30 .functor NMOS 1, L_0x142fc3c60, RS_0x158037d50, C4<0>, C4<0>;
L_0x138046310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc3de0 .functor PMOS 1, L_0x138046310, RS_0x158037d50, C4<0>, C4<0>;
L_0x138046358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc3f50 .functor PMOS 1, L_0x138046358, RS_0x158037d50, C4<0>, C4<0>;
v0x153a20140_0 .net/2s *"_ivl_0", 0 0, L_0x1380462c8;  1 drivers
v0x153a20200_0 .net/2s *"_ivl_2", 0 0, L_0x138046310;  1 drivers
v0x153a202b0_0 .net/2s *"_ivl_4", 0 0, L_0x138046358;  1 drivers
v0x153a20370_0 .net8 "a", 0 0, RS_0x158037d50;  alias, 3 drivers, strength-aware
v0x153a20440_0 .net8 "b", 0 0, RS_0x158037d50;  alias, 3 drivers, strength-aware
v0x153a20510_0 .net8 "o1", 0 0, L_0x142fc3c60;  1 drivers, strength-aware
v0x153a205a0_0 .net8 "out", 0 0, RS_0x158038680;  alias, 3 drivers, strength-aware
S_0x153a20660 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153a1fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380463a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc4020 .functor NMOS 1, L_0x1380463a0, RS_0x158038110, C4<0>, C4<0>;
L_0x142fc4110 .functor NMOS 1, L_0x142fc4020, RS_0x158038110, C4<0>, C4<0>;
L_0x1380463e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc41c0 .functor PMOS 1, L_0x1380463e8, RS_0x158038110, C4<0>, C4<0>;
L_0x138046430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc4330 .functor PMOS 1, L_0x138046430, RS_0x158038110, C4<0>, C4<0>;
v0x153a20880_0 .net/2s *"_ivl_0", 0 0, L_0x1380463a0;  1 drivers
v0x153a20930_0 .net/2s *"_ivl_2", 0 0, L_0x1380463e8;  1 drivers
v0x153a209e0_0 .net/2s *"_ivl_4", 0 0, L_0x138046430;  1 drivers
v0x153a20aa0_0 .net8 "a", 0 0, RS_0x158038110;  alias, 3 drivers, strength-aware
v0x153a20b70_0 .net8 "b", 0 0, RS_0x158038110;  alias, 3 drivers, strength-aware
v0x153a20c40_0 .net8 "o1", 0 0, L_0x142fc4020;  1 drivers, strength-aware
v0x153a20cd0_0 .net8 "out", 0 0, RS_0x158038800;  alias, 3 drivers, strength-aware
S_0x153a20d90 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153a1fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138046478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc4400 .functor NMOS 1, L_0x138046478, RS_0x158038800, C4<0>, C4<0>;
L_0x142fc44f0 .functor NMOS 1, L_0x142fc4400, RS_0x158038680, C4<0>, C4<0>;
L_0x1380464c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc45a0 .functor PMOS 1, L_0x1380464c0, RS_0x158038680, C4<0>, C4<0>;
L_0x138046508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc4690 .functor PMOS 1, L_0x138046508, RS_0x158038800, C4<0>, C4<0>;
v0x153a20fc0_0 .net/2s *"_ivl_0", 0 0, L_0x138046478;  1 drivers
v0x153a21070_0 .net/2s *"_ivl_2", 0 0, L_0x1380464c0;  1 drivers
v0x153a21120_0 .net/2s *"_ivl_4", 0 0, L_0x138046508;  1 drivers
v0x153a211e0_0 .net8 "a", 0 0, RS_0x158038680;  alias, 3 drivers, strength-aware
v0x153a21290_0 .net8 "b", 0 0, RS_0x158038800;  alias, 3 drivers, strength-aware
v0x153a21360_0 .net8 "o1", 0 0, L_0x142fc4400;  1 drivers, strength-aware
v0x153a213f0_0 .net8 "out", 0 0, RS_0x158038980;  alias, 3 drivers, strength-aware
S_0x153a221a0 .scope module, "or_gate" "Or" 5 7, 7 9 0, S_0x153a12c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a23950_0 .net8 "a", 0 0, RS_0x158036490;  alias, 3 drivers, strength-aware
v0x153a239f0_0 .net8 "b", 0 0, RS_0x158037990;  alias, 3 drivers, strength-aware
RS_0x158038ce0 .resolv tri, L_0x142fc5310, L_0x142fc53c0, L_0x142fc5530;
v0x153a23a90_0 .net8 "nand_out1", 0 0, RS_0x158038ce0;  3 drivers, strength-aware
RS_0x158038e60 .resolv tri, L_0x142fc56f0, L_0x142fc57a0, L_0x142fc5910;
v0x153a23b60_0 .net8 "nand_out2", 0 0, RS_0x158038e60;  3 drivers, strength-aware
v0x153a23c30_0 .net8 "out", 0 0, RS_0x158038fe0;  alias, 3 drivers, strength-aware
S_0x153a22360 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153a221a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138046700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc5240 .functor NMOS 1, L_0x138046700, RS_0x158036490, C4<0>, C4<0>;
L_0x142fc5310 .functor NMOS 1, L_0x142fc5240, RS_0x158036490, C4<0>, C4<0>;
L_0x138046748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc53c0 .functor PMOS 1, L_0x138046748, RS_0x158036490, C4<0>, C4<0>;
L_0x138046790 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc5530 .functor PMOS 1, L_0x138046790, RS_0x158036490, C4<0>, C4<0>;
v0x153a22590_0 .net/2s *"_ivl_0", 0 0, L_0x138046700;  1 drivers
v0x153a22640_0 .net/2s *"_ivl_2", 0 0, L_0x138046748;  1 drivers
v0x153a226f0_0 .net/2s *"_ivl_4", 0 0, L_0x138046790;  1 drivers
v0x153a227b0_0 .net8 "a", 0 0, RS_0x158036490;  alias, 3 drivers, strength-aware
v0x153a22840_0 .net8 "b", 0 0, RS_0x158036490;  alias, 3 drivers, strength-aware
v0x153a22990_0 .net8 "o1", 0 0, L_0x142fc5240;  1 drivers, strength-aware
v0x153a22a20_0 .net8 "out", 0 0, RS_0x158038ce0;  alias, 3 drivers, strength-aware
S_0x153a22b00 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153a221a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380467d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc5600 .functor NMOS 1, L_0x1380467d8, RS_0x158037990, C4<0>, C4<0>;
L_0x142fc56f0 .functor NMOS 1, L_0x142fc5600, RS_0x158037990, C4<0>, C4<0>;
L_0x138046820 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc57a0 .functor PMOS 1, L_0x138046820, RS_0x158037990, C4<0>, C4<0>;
L_0x138046868 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc5910 .functor PMOS 1, L_0x138046868, RS_0x158037990, C4<0>, C4<0>;
v0x153a22d10_0 .net/2s *"_ivl_0", 0 0, L_0x1380467d8;  1 drivers
v0x153a22da0_0 .net/2s *"_ivl_2", 0 0, L_0x138046820;  1 drivers
v0x153a22e40_0 .net/2s *"_ivl_4", 0 0, L_0x138046868;  1 drivers
v0x153a22f00_0 .net8 "a", 0 0, RS_0x158037990;  alias, 3 drivers, strength-aware
v0x153a22f90_0 .net8 "b", 0 0, RS_0x158037990;  alias, 3 drivers, strength-aware
v0x153a230e0_0 .net8 "o1", 0 0, L_0x142fc5600;  1 drivers, strength-aware
v0x153a23170_0 .net8 "out", 0 0, RS_0x158038e60;  alias, 3 drivers, strength-aware
S_0x153a23250 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153a221a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380468b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc59e0 .functor NMOS 1, L_0x1380468b0, RS_0x158038e60, C4<0>, C4<0>;
L_0x142fc5ad0 .functor NMOS 1, L_0x142fc59e0, RS_0x158038ce0, C4<0>, C4<0>;
L_0x1380468f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc5b80 .functor PMOS 1, L_0x1380468f8, RS_0x158038ce0, C4<0>, C4<0>;
L_0x138046940 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc5cf0 .functor PMOS 1, L_0x138046940, RS_0x158038e60, C4<0>, C4<0>;
v0x153a23460_0 .net/2s *"_ivl_0", 0 0, L_0x1380468b0;  1 drivers
v0x153a234f0_0 .net/2s *"_ivl_2", 0 0, L_0x1380468f8;  1 drivers
v0x153a235a0_0 .net/2s *"_ivl_4", 0 0, L_0x138046940;  1 drivers
v0x153a23660_0 .net8 "a", 0 0, RS_0x158038ce0;  alias, 3 drivers, strength-aware
v0x153a23710_0 .net8 "b", 0 0, RS_0x158038e60;  alias, 3 drivers, strength-aware
v0x153a237e0_0 .net8 "o1", 0 0, L_0x142fc59e0;  1 drivers, strength-aware
v0x153a23870_0 .net8 "out", 0 0, RS_0x158038fe0;  alias, 3 drivers, strength-aware
S_0x153a242b0 .scope module, "fa5" "FullAdder" 4 19, 5 3 0, S_0x152e13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x153a352f0_0 .net "a", 0 0, L_0x153932c90;  1 drivers
v0x153a35380_0 .net "b", 0 0, L_0x153932eb0;  1 drivers
RS_0x1580394c0 .resolv tri, L_0x142fc9020, L_0x142fc91d0, L_0x142fc9380;
v0x153a35410_0 .net8 "carry1", 0 0, RS_0x1580394c0;  3 drivers, strength-aware
RS_0x15803a9c0 .resolv tri, L_0x153931d00, L_0x153931eb0, L_0x153932060;
v0x153a354a0_0 .net8 "carry2", 0 0, RS_0x15803a9c0;  3 drivers, strength-aware
v0x153a35530_0 .net "cin", 0 0, L_0x153933050;  1 drivers
v0x153a35600_0 .net8 "cout", 0 0, RS_0x15803c010;  3 drivers, strength-aware
v0x153a356d0_0 .net8 "sum", 0 0, RS_0x15803b9b0;  3 drivers, strength-aware
RS_0x15803a4b0 .resolv tri, L_0x142fc82e0, L_0x142fc8390, L_0x142fc8480;
v0x153a357e0_0 .net8 "sum1", 0 0, RS_0x15803a4b0;  3 drivers, strength-aware
S_0x153a244f0 .scope module, "ha1" "HalfAdder" 5 5, 6 3 0, S_0x153a242b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x153a2bad0_0 .net "a", 0 0, L_0x153932c90;  alias, 1 drivers
v0x153a2bc60_0 .net "b", 0 0, L_0x153932eb0;  alias, 1 drivers
v0x153a2bdf0_0 .net8 "carry", 0 0, RS_0x1580394c0;  alias, 3 drivers, strength-aware
v0x153a2be80_0 .net8 "sum", 0 0, RS_0x15803a4b0;  alias, 3 drivers, strength-aware
S_0x153a24710 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x153a244f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a257d0_0 .net "a", 0 0, L_0x153932c90;  alias, 1 drivers
v0x153a25870_0 .net "b", 0 0, L_0x153932eb0;  alias, 1 drivers
RS_0x158039340 .resolv tri, L_0x142fc8a40, L_0x142fc8d70, L_0x142fc8e60;
v0x153a25920_0 .net8 "nand_out", 0 0, RS_0x158039340;  3 drivers, strength-aware
v0x153a259d0_0 .net8 "out", 0 0, RS_0x1580394c0;  alias, 3 drivers, strength-aware
S_0x153a24940 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a24710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138047120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc8750 .functor NMOS 1, L_0x138047120, L_0x153932eb0, C4<0>, C4<0>;
L_0x142fc8a40 .functor NMOS 1, L_0x142fc8750, L_0x153932c90, C4<0>, C4<0>;
L_0x138047168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc8d70 .functor PMOS 1, L_0x138047168, L_0x153932c90, C4<0>, C4<0>;
L_0x1380471b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc8e60 .functor PMOS 1, L_0x1380471b0, L_0x153932eb0, C4<0>, C4<0>;
v0x153a24b70_0 .net/2s *"_ivl_0", 0 0, L_0x138047120;  1 drivers
v0x153a24c30_0 .net/2s *"_ivl_2", 0 0, L_0x138047168;  1 drivers
v0x153a24ce0_0 .net/2s *"_ivl_4", 0 0, L_0x1380471b0;  1 drivers
v0x153a24da0_0 .net "a", 0 0, L_0x153932c90;  alias, 1 drivers
v0x153a24e40_0 .net "b", 0 0, L_0x153932eb0;  alias, 1 drivers
v0x153a24f20_0 .net8 "o1", 0 0, L_0x142fc8750;  1 drivers, strength-aware
v0x153a24fc0_0 .net8 "out", 0 0, RS_0x158039340;  alias, 3 drivers, strength-aware
S_0x153a25090 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a24710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380471f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc8f30 .functor NMOS 1, L_0x1380471f8, RS_0x158039340, C4<0>, C4<0>;
L_0x142fc9020 .functor NMOS 1, L_0x142fc8f30, RS_0x158039340, C4<0>, C4<0>;
L_0x138047240 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc91d0 .functor PMOS 1, L_0x138047240, RS_0x158039340, C4<0>, C4<0>;
L_0x138047288 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc9380 .functor PMOS 1, L_0x138047288, RS_0x158039340, C4<0>, C4<0>;
v0x153a252b0_0 .net/2s *"_ivl_0", 0 0, L_0x1380471f8;  1 drivers
v0x153a25360_0 .net/2s *"_ivl_2", 0 0, L_0x138047240;  1 drivers
v0x153a25410_0 .net/2s *"_ivl_4", 0 0, L_0x138047288;  1 drivers
v0x153a254d0_0 .net8 "a", 0 0, RS_0x158039340;  alias, 3 drivers, strength-aware
v0x153a25580_0 .net8 "b", 0 0, RS_0x158039340;  alias, 3 drivers, strength-aware
v0x153a25690_0 .net8 "o1", 0 0, L_0x142fc8f30;  1 drivers, strength-aware
v0x153a25720_0 .net8 "out", 0 0, RS_0x1580394c0;  alias, 3 drivers, strength-aware
S_0x153a25aa0 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x153a244f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a2b5a0_0 .net "a", 0 0, L_0x153932c90;  alias, 1 drivers
RS_0x158039880 .resolv tri, L_0x142fc6c80, L_0x142fc6e30, L_0x142fc6ee0;
v0x153a2b630_0 .net8 "and1_out", 0 0, RS_0x158039880;  3 drivers, strength-aware
RS_0x158039c40 .resolv tri, L_0x142fc7640, L_0x142fc77f0, L_0x142fc78a0;
v0x153a2b6c0_0 .net8 "and2_out", 0 0, RS_0x158039c40;  3 drivers, strength-aware
v0x153a2b750_0 .net "b", 0 0, L_0x153932eb0;  alias, 1 drivers
RS_0x158039a60 .resolv tri, L_0x142fc6100, L_0x142fc61b0, L_0x142fc6280;
v0x153a2b7e0_0 .net8 "not_a", 0 0, RS_0x158039a60;  3 drivers, strength-aware
RS_0x1580396a0 .resolv tri, L_0x142fc6440, L_0x142fc64f0, L_0x142fc65e0;
v0x153a2b930_0 .net8 "not_b", 0 0, RS_0x1580396a0;  3 drivers, strength-aware
v0x153a2ba40_0 .net8 "out", 0 0, RS_0x15803a4b0;  alias, 3 drivers, strength-aware
S_0x153a25cb0 .scope module, "and1" "And" 7 30, 7 3 0, S_0x153a25aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a26d90_0 .net "a", 0 0, L_0x153932c90;  alias, 1 drivers
v0x153a26e30_0 .net8 "b", 0 0, RS_0x1580396a0;  alias, 3 drivers, strength-aware
RS_0x158039700 .resolv tri, L_0x142fc68a0, L_0x142fc69d0, L_0x142fc6ac0;
v0x153a26ed0_0 .net8 "nand_out", 0 0, RS_0x158039700;  3 drivers, strength-aware
v0x153a26f80_0 .net8 "out", 0 0, RS_0x158039880;  alias, 3 drivers, strength-aware
S_0x153a25ee0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a25cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138046b38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc66b0 .functor NMOS 1, L_0x138046b38, RS_0x1580396a0, C4<0>, C4<0>;
L_0x142fc68a0 .functor NMOS 1, L_0x142fc66b0, L_0x153932c90, C4<0>, C4<0>;
L_0x138046b80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc69d0 .functor PMOS 1, L_0x138046b80, L_0x153932c90, C4<0>, C4<0>;
L_0x138046bc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc6ac0 .functor PMOS 1, L_0x138046bc8, RS_0x1580396a0, C4<0>, C4<0>;
v0x153a26120_0 .net/2s *"_ivl_0", 0 0, L_0x138046b38;  1 drivers
v0x153a261e0_0 .net/2s *"_ivl_2", 0 0, L_0x138046b80;  1 drivers
v0x153a26290_0 .net/2s *"_ivl_4", 0 0, L_0x138046bc8;  1 drivers
v0x153a26350_0 .net "a", 0 0, L_0x153932c90;  alias, 1 drivers
v0x153a26420_0 .net8 "b", 0 0, RS_0x1580396a0;  alias, 3 drivers, strength-aware
v0x153a264f0_0 .net8 "o1", 0 0, L_0x142fc66b0;  1 drivers, strength-aware
v0x153a26580_0 .net8 "out", 0 0, RS_0x158039700;  alias, 3 drivers, strength-aware
S_0x153a26650 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a25cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138046c10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc6b90 .functor NMOS 1, L_0x138046c10, RS_0x158039700, C4<0>, C4<0>;
L_0x142fc6c80 .functor NMOS 1, L_0x142fc6b90, RS_0x158039700, C4<0>, C4<0>;
L_0x138046c58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc6e30 .functor PMOS 1, L_0x138046c58, RS_0x158039700, C4<0>, C4<0>;
L_0x138046ca0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc6ee0 .functor PMOS 1, L_0x138046ca0, RS_0x158039700, C4<0>, C4<0>;
v0x153a26870_0 .net/2s *"_ivl_0", 0 0, L_0x138046c10;  1 drivers
v0x153a26920_0 .net/2s *"_ivl_2", 0 0, L_0x138046c58;  1 drivers
v0x153a269d0_0 .net/2s *"_ivl_4", 0 0, L_0x138046ca0;  1 drivers
v0x153a26a90_0 .net8 "a", 0 0, RS_0x158039700;  alias, 3 drivers, strength-aware
v0x153a26b40_0 .net8 "b", 0 0, RS_0x158039700;  alias, 3 drivers, strength-aware
v0x153a26c50_0 .net8 "o1", 0 0, L_0x142fc6b90;  1 drivers, strength-aware
v0x153a26ce0_0 .net8 "out", 0 0, RS_0x158039880;  alias, 3 drivers, strength-aware
S_0x153a27050 .scope module, "and2" "And" 7 31, 7 3 0, S_0x153a25aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a28100_0 .net8 "a", 0 0, RS_0x158039a60;  alias, 3 drivers, strength-aware
v0x153a281a0_0 .net "b", 0 0, L_0x153932eb0;  alias, 1 drivers
RS_0x158039ac0 .resolv tri, L_0x142fc7160, L_0x142fc7390, L_0x142fc7480;
v0x153a28230_0 .net8 "nand_out", 0 0, RS_0x158039ac0;  3 drivers, strength-aware
v0x153a282e0_0 .net8 "out", 0 0, RS_0x158039c40;  alias, 3 drivers, strength-aware
S_0x153a27260 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a27050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138046ce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc7090 .functor NMOS 1, L_0x138046ce8, L_0x153932eb0, C4<0>, C4<0>;
L_0x142fc7160 .functor NMOS 1, L_0x142fc7090, RS_0x158039a60, C4<0>, C4<0>;
L_0x138046d30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc7390 .functor PMOS 1, L_0x138046d30, RS_0x158039a60, C4<0>, C4<0>;
L_0x138046d78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc7480 .functor PMOS 1, L_0x138046d78, L_0x153932eb0, C4<0>, C4<0>;
v0x153a27490_0 .net/2s *"_ivl_0", 0 0, L_0x138046ce8;  1 drivers
v0x153a27550_0 .net/2s *"_ivl_2", 0 0, L_0x138046d30;  1 drivers
v0x153a27600_0 .net/2s *"_ivl_4", 0 0, L_0x138046d78;  1 drivers
v0x153a276c0_0 .net8 "a", 0 0, RS_0x158039a60;  alias, 3 drivers, strength-aware
v0x153a27760_0 .net "b", 0 0, L_0x153932eb0;  alias, 1 drivers
v0x153a27870_0 .net8 "o1", 0 0, L_0x142fc7090;  1 drivers, strength-aware
v0x153a27900_0 .net8 "out", 0 0, RS_0x158039ac0;  alias, 3 drivers, strength-aware
S_0x153a279c0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a27050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138046dc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc7550 .functor NMOS 1, L_0x138046dc0, RS_0x158039ac0, C4<0>, C4<0>;
L_0x142fc7640 .functor NMOS 1, L_0x142fc7550, RS_0x158039ac0, C4<0>, C4<0>;
L_0x138046e08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc77f0 .functor PMOS 1, L_0x138046e08, RS_0x158039ac0, C4<0>, C4<0>;
L_0x138046e50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc78a0 .functor PMOS 1, L_0x138046e50, RS_0x158039ac0, C4<0>, C4<0>;
v0x153a27be0_0 .net/2s *"_ivl_0", 0 0, L_0x138046dc0;  1 drivers
v0x153a27c90_0 .net/2s *"_ivl_2", 0 0, L_0x138046e08;  1 drivers
v0x153a27d40_0 .net/2s *"_ivl_4", 0 0, L_0x138046e50;  1 drivers
v0x153a27e00_0 .net8 "a", 0 0, RS_0x158039ac0;  alias, 3 drivers, strength-aware
v0x153a27eb0_0 .net8 "b", 0 0, RS_0x158039ac0;  alias, 3 drivers, strength-aware
v0x153a27fc0_0 .net8 "o1", 0 0, L_0x142fc7550;  1 drivers, strength-aware
v0x153a28050_0 .net8 "out", 0 0, RS_0x158039c40;  alias, 3 drivers, strength-aware
S_0x153a283b0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x153a25aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a28d30_0 .net "a", 0 0, L_0x153932c90;  alias, 1 drivers
v0x153a28dd0_0 .net8 "out", 0 0, RS_0x158039a60;  alias, 3 drivers, strength-aware
S_0x153a285a0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a283b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138046988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc6090 .functor NMOS 1, L_0x138046988, L_0x153932c90, C4<0>, C4<0>;
L_0x142fc6100 .functor NMOS 1, L_0x142fc6090, L_0x153932c90, C4<0>, C4<0>;
L_0x1380469d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc61b0 .functor PMOS 1, L_0x1380469d0, L_0x153932c90, C4<0>, C4<0>;
L_0x138046a18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc6280 .functor PMOS 1, L_0x138046a18, L_0x153932c90, C4<0>, C4<0>;
v0x153a287e0_0 .net/2s *"_ivl_0", 0 0, L_0x138046988;  1 drivers
v0x153a288a0_0 .net/2s *"_ivl_2", 0 0, L_0x1380469d0;  1 drivers
v0x153a28950_0 .net/2s *"_ivl_4", 0 0, L_0x138046a18;  1 drivers
v0x153a28a10_0 .net "a", 0 0, L_0x153932c90;  alias, 1 drivers
v0x153a28b20_0 .net "b", 0 0, L_0x153932c90;  alias, 1 drivers
v0x153a28bb0_0 .net8 "o1", 0 0, L_0x142fc6090;  1 drivers, strength-aware
v0x153a28c50_0 .net8 "out", 0 0, RS_0x158039a60;  alias, 3 drivers, strength-aware
S_0x153a28e70 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x153a25aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a297f0_0 .net "a", 0 0, L_0x153932eb0;  alias, 1 drivers
v0x153a29890_0 .net8 "out", 0 0, RS_0x1580396a0;  alias, 3 drivers, strength-aware
S_0x153a29060 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a28e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138046a60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc6350 .functor NMOS 1, L_0x138046a60, L_0x153932eb0, C4<0>, C4<0>;
L_0x142fc6440 .functor NMOS 1, L_0x142fc6350, L_0x153932eb0, C4<0>, C4<0>;
L_0x138046aa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc64f0 .functor PMOS 1, L_0x138046aa8, L_0x153932eb0, C4<0>, C4<0>;
L_0x138046af0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc65e0 .functor PMOS 1, L_0x138046af0, L_0x153932eb0, C4<0>, C4<0>;
v0x153a292a0_0 .net/2s *"_ivl_0", 0 0, L_0x138046a60;  1 drivers
v0x153a29360_0 .net/2s *"_ivl_2", 0 0, L_0x138046aa8;  1 drivers
v0x153a29410_0 .net/2s *"_ivl_4", 0 0, L_0x138046af0;  1 drivers
v0x153a294d0_0 .net "a", 0 0, L_0x153932eb0;  alias, 1 drivers
v0x153a295e0_0 .net "b", 0 0, L_0x153932eb0;  alias, 1 drivers
v0x153a29670_0 .net8 "o1", 0 0, L_0x142fc6350;  1 drivers, strength-aware
v0x153a29710_0 .net8 "out", 0 0, RS_0x1580396a0;  alias, 3 drivers, strength-aware
S_0x153a29930 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x153a25aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a2b140_0 .net8 "a", 0 0, RS_0x158039880;  alias, 3 drivers, strength-aware
v0x153a2b260_0 .net8 "b", 0 0, RS_0x158039c40;  alias, 3 drivers, strength-aware
RS_0x15803a1b0 .resolv tri, L_0x142fc7b20, L_0x142fc7bd0, L_0x142fc7d40;
v0x153a2b370_0 .net8 "nand_out1", 0 0, RS_0x15803a1b0;  3 drivers, strength-aware
RS_0x15803a330 .resolv tri, L_0x142fc7f00, L_0x142fc7fb0, L_0x142fc8120;
v0x153a2b400_0 .net8 "nand_out2", 0 0, RS_0x15803a330;  3 drivers, strength-aware
v0x153a2b4d0_0 .net8 "out", 0 0, RS_0x15803a4b0;  alias, 3 drivers, strength-aware
S_0x153a29b80 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153a29930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138046e98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc7a50 .functor NMOS 1, L_0x138046e98, RS_0x158039880, C4<0>, C4<0>;
L_0x142fc7b20 .functor NMOS 1, L_0x142fc7a50, RS_0x158039880, C4<0>, C4<0>;
L_0x138046ee0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc7bd0 .functor PMOS 1, L_0x138046ee0, RS_0x158039880, C4<0>, C4<0>;
L_0x138046f28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc7d40 .functor PMOS 1, L_0x138046f28, RS_0x158039880, C4<0>, C4<0>;
v0x153a29db0_0 .net/2s *"_ivl_0", 0 0, L_0x138046e98;  1 drivers
v0x153a29e70_0 .net/2s *"_ivl_2", 0 0, L_0x138046ee0;  1 drivers
v0x153a29f20_0 .net/2s *"_ivl_4", 0 0, L_0x138046f28;  1 drivers
v0x153a29fe0_0 .net8 "a", 0 0, RS_0x158039880;  alias, 3 drivers, strength-aware
v0x153a2a0b0_0 .net8 "b", 0 0, RS_0x158039880;  alias, 3 drivers, strength-aware
v0x153a2a180_0 .net8 "o1", 0 0, L_0x142fc7a50;  1 drivers, strength-aware
v0x153a2a210_0 .net8 "out", 0 0, RS_0x15803a1b0;  alias, 3 drivers, strength-aware
S_0x153a2a2d0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153a29930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138046f70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc7e10 .functor NMOS 1, L_0x138046f70, RS_0x158039c40, C4<0>, C4<0>;
L_0x142fc7f00 .functor NMOS 1, L_0x142fc7e10, RS_0x158039c40, C4<0>, C4<0>;
L_0x138046fb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc7fb0 .functor PMOS 1, L_0x138046fb8, RS_0x158039c40, C4<0>, C4<0>;
L_0x138047000 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc8120 .functor PMOS 1, L_0x138047000, RS_0x158039c40, C4<0>, C4<0>;
v0x153a2a4f0_0 .net/2s *"_ivl_0", 0 0, L_0x138046f70;  1 drivers
v0x153a2a5a0_0 .net/2s *"_ivl_2", 0 0, L_0x138046fb8;  1 drivers
v0x153a2a650_0 .net/2s *"_ivl_4", 0 0, L_0x138047000;  1 drivers
v0x153a2a710_0 .net8 "a", 0 0, RS_0x158039c40;  alias, 3 drivers, strength-aware
v0x153a2a7e0_0 .net8 "b", 0 0, RS_0x158039c40;  alias, 3 drivers, strength-aware
v0x153a2a8b0_0 .net8 "o1", 0 0, L_0x142fc7e10;  1 drivers, strength-aware
v0x153a2a940_0 .net8 "out", 0 0, RS_0x15803a330;  alias, 3 drivers, strength-aware
S_0x153a2aa00 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153a29930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138047048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc81f0 .functor NMOS 1, L_0x138047048, RS_0x15803a330, C4<0>, C4<0>;
L_0x142fc82e0 .functor NMOS 1, L_0x142fc81f0, RS_0x15803a1b0, C4<0>, C4<0>;
L_0x138047090 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc8390 .functor PMOS 1, L_0x138047090, RS_0x15803a1b0, C4<0>, C4<0>;
L_0x1380470d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc8480 .functor PMOS 1, L_0x1380470d8, RS_0x15803a330, C4<0>, C4<0>;
v0x153a2ac30_0 .net/2s *"_ivl_0", 0 0, L_0x138047048;  1 drivers
v0x153a2ace0_0 .net/2s *"_ivl_2", 0 0, L_0x138047090;  1 drivers
v0x153a2ad90_0 .net/2s *"_ivl_4", 0 0, L_0x1380470d8;  1 drivers
v0x153a2ae50_0 .net8 "a", 0 0, RS_0x15803a1b0;  alias, 3 drivers, strength-aware
v0x153a2af00_0 .net8 "b", 0 0, RS_0x15803a330;  alias, 3 drivers, strength-aware
v0x153a2afd0_0 .net8 "o1", 0 0, L_0x142fc81f0;  1 drivers, strength-aware
v0x153a2b060_0 .net8 "out", 0 0, RS_0x15803a4b0;  alias, 3 drivers, strength-aware
S_0x153a2bf10 .scope module, "ha2" "HalfAdder" 5 6, 6 3 0, S_0x153a242b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x153a33450_0 .net8 "a", 0 0, RS_0x15803a4b0;  alias, 3 drivers, strength-aware
v0x153a334e0_0 .net "b", 0 0, L_0x153933050;  alias, 1 drivers
v0x153a33670_0 .net8 "carry", 0 0, RS_0x15803a9c0;  alias, 3 drivers, strength-aware
v0x153a33700_0 .net8 "sum", 0 0, RS_0x15803b9b0;  alias, 3 drivers, strength-aware
S_0x153a2c080 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x153a2bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a2d140_0 .net8 "a", 0 0, RS_0x15803a4b0;  alias, 3 drivers, strength-aware
v0x153a2d1e0_0 .net "b", 0 0, L_0x153933050;  alias, 1 drivers
RS_0x15803a840 .resolv tri, L_0x153931920, L_0x153931a50, L_0x153931b40;
v0x153a2d280_0 .net8 "nand_out", 0 0, RS_0x15803a840;  3 drivers, strength-aware
v0x153a2d330_0 .net8 "out", 0 0, RS_0x15803a9c0;  alias, 3 drivers, strength-aware
S_0x153a2c290 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a2c080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138047a68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153931630 .functor NMOS 1, L_0x138047a68, L_0x153933050, C4<0>, C4<0>;
L_0x153931920 .functor NMOS 1, L_0x153931630, RS_0x15803a4b0, C4<0>, C4<0>;
L_0x138047ab0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153931a50 .functor PMOS 1, L_0x138047ab0, RS_0x15803a4b0, C4<0>, C4<0>;
L_0x138047af8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153931b40 .functor PMOS 1, L_0x138047af8, L_0x153933050, C4<0>, C4<0>;
v0x153a2c4c0_0 .net/2s *"_ivl_0", 0 0, L_0x138047a68;  1 drivers
v0x153a2c570_0 .net/2s *"_ivl_2", 0 0, L_0x138047ab0;  1 drivers
v0x153a2c620_0 .net/2s *"_ivl_4", 0 0, L_0x138047af8;  1 drivers
v0x153a2c6e0_0 .net8 "a", 0 0, RS_0x15803a4b0;  alias, 3 drivers, strength-aware
v0x153a2c7f0_0 .net "b", 0 0, L_0x153933050;  alias, 1 drivers
v0x153a2c890_0 .net8 "o1", 0 0, L_0x153931630;  1 drivers, strength-aware
v0x153a2c930_0 .net8 "out", 0 0, RS_0x15803a840;  alias, 3 drivers, strength-aware
S_0x153a2ca00 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a2c080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138047b40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153931c10 .functor NMOS 1, L_0x138047b40, RS_0x15803a840, C4<0>, C4<0>;
L_0x153931d00 .functor NMOS 1, L_0x153931c10, RS_0x15803a840, C4<0>, C4<0>;
L_0x138047b88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153931eb0 .functor PMOS 1, L_0x138047b88, RS_0x15803a840, C4<0>, C4<0>;
L_0x138047bd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153932060 .functor PMOS 1, L_0x138047bd0, RS_0x15803a840, C4<0>, C4<0>;
v0x153a2cc20_0 .net/2s *"_ivl_0", 0 0, L_0x138047b40;  1 drivers
v0x153a2ccd0_0 .net/2s *"_ivl_2", 0 0, L_0x138047b88;  1 drivers
v0x153a2cd80_0 .net/2s *"_ivl_4", 0 0, L_0x138047bd0;  1 drivers
v0x153a2ce40_0 .net8 "a", 0 0, RS_0x15803a840;  alias, 3 drivers, strength-aware
v0x153a2cef0_0 .net8 "b", 0 0, RS_0x15803a840;  alias, 3 drivers, strength-aware
v0x153a2d000_0 .net8 "o1", 0 0, L_0x153931c10;  1 drivers, strength-aware
v0x153a2d090_0 .net8 "out", 0 0, RS_0x15803a9c0;  alias, 3 drivers, strength-aware
S_0x153a2d400 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x153a2bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a32f20_0 .net8 "a", 0 0, RS_0x15803a4b0;  alias, 3 drivers, strength-aware
RS_0x15803ad80 .resolv tri, L_0x153921d70, L_0x1539216a0, L_0x153921e80;
v0x153a32fb0_0 .net8 "and1_out", 0 0, RS_0x15803ad80;  3 drivers, strength-aware
RS_0x15803b140 .resolv tri, L_0x153910180, L_0x153910740, L_0x15391a3f0;
v0x153a33040_0 .net8 "and2_out", 0 0, RS_0x15803b140;  3 drivers, strength-aware
v0x153a330d0_0 .net "b", 0 0, L_0x153933050;  alias, 1 drivers
RS_0x15803af60 .resolv tri, L_0x142fc9500, L_0x142fc95b0, L_0x142fc96a0;
v0x153a33160_0 .net8 "not_a", 0 0, RS_0x15803af60;  3 drivers, strength-aware
RS_0x15803aba0 .resolv tri, L_0x142fc9860, L_0x142fc9910, L_0x142fc9a00;
v0x153a332b0_0 .net8 "not_b", 0 0, RS_0x15803aba0;  3 drivers, strength-aware
v0x153a333c0_0 .net8 "out", 0 0, RS_0x15803b9b0;  alias, 3 drivers, strength-aware
S_0x153a2d610 .scope module, "and1" "And" 7 30, 7 3 0, S_0x153a2d400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a2e6d0_0 .net8 "a", 0 0, RS_0x15803a4b0;  alias, 3 drivers, strength-aware
v0x153a2e770_0 .net8 "b", 0 0, RS_0x15803aba0;  alias, 3 drivers, strength-aware
RS_0x15803ac00 .resolv tri, L_0x142fc9cc0, L_0x142fc9df0, L_0x153923190;
v0x153a2e810_0 .net8 "nand_out", 0 0, RS_0x15803ac00;  3 drivers, strength-aware
v0x153a2e8c0_0 .net8 "out", 0 0, RS_0x15803ad80;  alias, 3 drivers, strength-aware
S_0x153a2d840 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a2d610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138047480 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc9ad0 .functor NMOS 1, L_0x138047480, RS_0x15803aba0, C4<0>, C4<0>;
L_0x142fc9cc0 .functor NMOS 1, L_0x142fc9ad0, RS_0x15803a4b0, C4<0>, C4<0>;
L_0x1380474c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc9df0 .functor PMOS 1, L_0x1380474c8, RS_0x15803a4b0, C4<0>, C4<0>;
L_0x138047510 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153923190 .functor PMOS 1, L_0x138047510, RS_0x15803aba0, C4<0>, C4<0>;
v0x153a2da80_0 .net/2s *"_ivl_0", 0 0, L_0x138047480;  1 drivers
v0x153a2db40_0 .net/2s *"_ivl_2", 0 0, L_0x1380474c8;  1 drivers
v0x153a2dbf0_0 .net/2s *"_ivl_4", 0 0, L_0x138047510;  1 drivers
v0x153a2dcb0_0 .net8 "a", 0 0, RS_0x15803a4b0;  alias, 3 drivers, strength-aware
v0x153a2dd40_0 .net8 "b", 0 0, RS_0x15803aba0;  alias, 3 drivers, strength-aware
v0x153a2de20_0 .net8 "o1", 0 0, L_0x142fc9ad0;  1 drivers, strength-aware
v0x153a2dec0_0 .net8 "out", 0 0, RS_0x15803ac00;  alias, 3 drivers, strength-aware
S_0x153a2df90 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a2d610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138047558 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1539217b0 .functor NMOS 1, L_0x138047558, RS_0x15803ac00, C4<0>, C4<0>;
L_0x153921d70 .functor NMOS 1, L_0x1539217b0, RS_0x15803ac00, C4<0>, C4<0>;
L_0x1380475a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539216a0 .functor PMOS 1, L_0x1380475a0, RS_0x15803ac00, C4<0>, C4<0>;
L_0x1380475e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153921e80 .functor PMOS 1, L_0x1380475e8, RS_0x15803ac00, C4<0>, C4<0>;
v0x153a2e1b0_0 .net/2s *"_ivl_0", 0 0, L_0x138047558;  1 drivers
v0x153a2e260_0 .net/2s *"_ivl_2", 0 0, L_0x1380475a0;  1 drivers
v0x153a2e310_0 .net/2s *"_ivl_4", 0 0, L_0x1380475e8;  1 drivers
v0x153a2e3d0_0 .net8 "a", 0 0, RS_0x15803ac00;  alias, 3 drivers, strength-aware
v0x153a2e480_0 .net8 "b", 0 0, RS_0x15803ac00;  alias, 3 drivers, strength-aware
v0x153a2e590_0 .net8 "o1", 0 0, L_0x1539217b0;  1 drivers, strength-aware
v0x153a2e620_0 .net8 "out", 0 0, RS_0x15803ad80;  alias, 3 drivers, strength-aware
S_0x153a2e990 .scope module, "and2" "And" 7 31, 7 3 0, S_0x153a2d400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a2fa40_0 .net8 "a", 0 0, RS_0x15803af60;  alias, 3 drivers, strength-aware
v0x153a2fae0_0 .net "b", 0 0, L_0x153933050;  alias, 1 drivers
RS_0x15803afc0 .resolv tri, L_0x153919e30, L_0x153919d20, L_0x15391a500;
v0x153a2fb70_0 .net8 "nand_out", 0 0, RS_0x15803afc0;  3 drivers, strength-aware
v0x153a2fc20_0 .net8 "out", 0 0, RS_0x15803b140;  alias, 3 drivers, strength-aware
S_0x153a2eba0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a2e990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138047630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153922a40 .functor NMOS 1, L_0x138047630, L_0x153933050, C4<0>, C4<0>;
L_0x153919e30 .functor NMOS 1, L_0x153922a40, RS_0x15803af60, C4<0>, C4<0>;
L_0x138047678 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153919d20 .functor PMOS 1, L_0x138047678, RS_0x15803af60, C4<0>, C4<0>;
L_0x1380476c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x15391a500 .functor PMOS 1, L_0x1380476c0, L_0x153933050, C4<0>, C4<0>;
v0x153a2edd0_0 .net/2s *"_ivl_0", 0 0, L_0x138047630;  1 drivers
v0x153a2ee90_0 .net/2s *"_ivl_2", 0 0, L_0x138047678;  1 drivers
v0x153a2ef40_0 .net/2s *"_ivl_4", 0 0, L_0x1380476c0;  1 drivers
v0x153a2f000_0 .net8 "a", 0 0, RS_0x15803af60;  alias, 3 drivers, strength-aware
v0x153a2f0a0_0 .net "b", 0 0, L_0x153933050;  alias, 1 drivers
v0x153a2f1b0_0 .net8 "o1", 0 0, L_0x153922a40;  1 drivers, strength-aware
v0x153a2f240_0 .net8 "out", 0 0, RS_0x15803afc0;  alias, 3 drivers, strength-aware
S_0x153a2f300 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a2e990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138047708 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153911b60 .functor NMOS 1, L_0x138047708, RS_0x15803afc0, C4<0>, C4<0>;
L_0x153910180 .functor NMOS 1, L_0x153911b60, RS_0x15803afc0, C4<0>, C4<0>;
L_0x138047750 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153910740 .functor PMOS 1, L_0x138047750, RS_0x15803afc0, C4<0>, C4<0>;
L_0x138047798 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x15391a3f0 .functor PMOS 1, L_0x138047798, RS_0x15803afc0, C4<0>, C4<0>;
v0x153a2f520_0 .net/2s *"_ivl_0", 0 0, L_0x138047708;  1 drivers
v0x153a2f5d0_0 .net/2s *"_ivl_2", 0 0, L_0x138047750;  1 drivers
v0x153a2f680_0 .net/2s *"_ivl_4", 0 0, L_0x138047798;  1 drivers
v0x153a2f740_0 .net8 "a", 0 0, RS_0x15803afc0;  alias, 3 drivers, strength-aware
v0x153a2f7f0_0 .net8 "b", 0 0, RS_0x15803afc0;  alias, 3 drivers, strength-aware
v0x153a2f900_0 .net8 "o1", 0 0, L_0x153911b60;  1 drivers, strength-aware
v0x153a2f990_0 .net8 "out", 0 0, RS_0x15803b140;  alias, 3 drivers, strength-aware
S_0x153a2fcf0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x153a2d400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a306d0_0 .net8 "a", 0 0, RS_0x15803a4b0;  alias, 3 drivers, strength-aware
v0x153a30760_0 .net8 "out", 0 0, RS_0x15803af60;  alias, 3 drivers, strength-aware
S_0x153a2fee0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a2fcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380472d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc9430 .functor NMOS 1, L_0x1380472d0, RS_0x15803a4b0, C4<0>, C4<0>;
L_0x142fc9500 .functor NMOS 1, L_0x142fc9430, RS_0x15803a4b0, C4<0>, C4<0>;
L_0x138047318 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc95b0 .functor PMOS 1, L_0x138047318, RS_0x15803a4b0, C4<0>, C4<0>;
L_0x138047360 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc96a0 .functor PMOS 1, L_0x138047360, RS_0x15803a4b0, C4<0>, C4<0>;
v0x153a30120_0 .net/2s *"_ivl_0", 0 0, L_0x1380472d0;  1 drivers
v0x153a301e0_0 .net/2s *"_ivl_2", 0 0, L_0x138047318;  1 drivers
v0x153a30290_0 .net/2s *"_ivl_4", 0 0, L_0x138047360;  1 drivers
v0x153a30350_0 .net8 "a", 0 0, RS_0x15803a4b0;  alias, 3 drivers, strength-aware
v0x153a304e0_0 .net8 "b", 0 0, RS_0x15803a4b0;  alias, 3 drivers, strength-aware
v0x153a305b0_0 .net8 "o1", 0 0, L_0x142fc9430;  1 drivers, strength-aware
v0x153a30640_0 .net8 "out", 0 0, RS_0x15803af60;  alias, 3 drivers, strength-aware
S_0x153a307f0 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x153a2d400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a31170_0 .net "a", 0 0, L_0x153933050;  alias, 1 drivers
v0x153a31210_0 .net8 "out", 0 0, RS_0x15803aba0;  alias, 3 drivers, strength-aware
S_0x153a309e0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a307f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380473a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fc9770 .functor NMOS 1, L_0x1380473a8, L_0x153933050, C4<0>, C4<0>;
L_0x142fc9860 .functor NMOS 1, L_0x142fc9770, L_0x153933050, C4<0>, C4<0>;
L_0x1380473f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc9910 .functor PMOS 1, L_0x1380473f0, L_0x153933050, C4<0>, C4<0>;
L_0x138047438 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc9a00 .functor PMOS 1, L_0x138047438, L_0x153933050, C4<0>, C4<0>;
v0x153a30c20_0 .net/2s *"_ivl_0", 0 0, L_0x1380473a8;  1 drivers
v0x153a30ce0_0 .net/2s *"_ivl_2", 0 0, L_0x1380473f0;  1 drivers
v0x153a30d90_0 .net/2s *"_ivl_4", 0 0, L_0x138047438;  1 drivers
v0x153a30e50_0 .net "a", 0 0, L_0x153933050;  alias, 1 drivers
v0x153a30f60_0 .net "b", 0 0, L_0x153933050;  alias, 1 drivers
v0x153a30ff0_0 .net8 "o1", 0 0, L_0x142fc9770;  1 drivers, strength-aware
v0x153a31090_0 .net8 "out", 0 0, RS_0x15803aba0;  alias, 3 drivers, strength-aware
S_0x153a312b0 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x153a2d400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a32ac0_0 .net8 "a", 0 0, RS_0x15803ad80;  alias, 3 drivers, strength-aware
v0x153a32be0_0 .net8 "b", 0 0, RS_0x15803b140;  alias, 3 drivers, strength-aware
RS_0x15803b6b0 .resolv tri, L_0x153910850, L_0x153911410, L_0x153908d50;
v0x153a32cf0_0 .net8 "nand_out1", 0 0, RS_0x15803b6b0;  3 drivers, strength-aware
RS_0x15803b830 .resolv tri, L_0x153908e60, L_0x153931080, L_0x153909080;
v0x153a32d80_0 .net8 "nand_out2", 0 0, RS_0x15803b830;  3 drivers, strength-aware
v0x153a32e50_0 .net8 "out", 0 0, RS_0x15803b9b0;  alias, 3 drivers, strength-aware
S_0x153a31500 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153a312b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380477e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153910070 .functor NMOS 1, L_0x1380477e0, RS_0x15803ad80, C4<0>, C4<0>;
L_0x153910850 .functor NMOS 1, L_0x153910070, RS_0x15803ad80, C4<0>, C4<0>;
L_0x138047828 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153911410 .functor PMOS 1, L_0x138047828, RS_0x15803ad80, C4<0>, C4<0>;
L_0x138047870 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153908d50 .functor PMOS 1, L_0x138047870, RS_0x15803ad80, C4<0>, C4<0>;
v0x153a31730_0 .net/2s *"_ivl_0", 0 0, L_0x1380477e0;  1 drivers
v0x153a317f0_0 .net/2s *"_ivl_2", 0 0, L_0x138047828;  1 drivers
v0x153a318a0_0 .net/2s *"_ivl_4", 0 0, L_0x138047870;  1 drivers
v0x153a31960_0 .net8 "a", 0 0, RS_0x15803ad80;  alias, 3 drivers, strength-aware
v0x153a31a30_0 .net8 "b", 0 0, RS_0x15803ad80;  alias, 3 drivers, strength-aware
v0x153a31b00_0 .net8 "o1", 0 0, L_0x153910070;  1 drivers, strength-aware
v0x153a31b90_0 .net8 "out", 0 0, RS_0x15803b6b0;  alias, 3 drivers, strength-aware
S_0x153a31c50 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153a312b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380478b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153908680 .functor NMOS 1, L_0x1380478b8, RS_0x15803b140, C4<0>, C4<0>;
L_0x153908e60 .functor NMOS 1, L_0x153908680, RS_0x15803b140, C4<0>, C4<0>;
L_0x138047900 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153931080 .functor PMOS 1, L_0x138047900, RS_0x15803b140, C4<0>, C4<0>;
L_0x138047948 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153909080 .functor PMOS 1, L_0x138047948, RS_0x15803b140, C4<0>, C4<0>;
v0x153a31e70_0 .net/2s *"_ivl_0", 0 0, L_0x1380478b8;  1 drivers
v0x153a31f20_0 .net/2s *"_ivl_2", 0 0, L_0x138047900;  1 drivers
v0x153a31fd0_0 .net/2s *"_ivl_4", 0 0, L_0x138047948;  1 drivers
v0x153a32090_0 .net8 "a", 0 0, RS_0x15803b140;  alias, 3 drivers, strength-aware
v0x153a32160_0 .net8 "b", 0 0, RS_0x15803b140;  alias, 3 drivers, strength-aware
v0x153a32230_0 .net8 "o1", 0 0, L_0x153908680;  1 drivers, strength-aware
v0x153a322c0_0 .net8 "out", 0 0, RS_0x15803b830;  alias, 3 drivers, strength-aware
S_0x153a32380 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153a312b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138047990 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1539091d0 .functor NMOS 1, L_0x138047990, RS_0x15803b830, C4<0>, C4<0>;
L_0x15390d930 .functor NMOS 1, L_0x1539091d0, RS_0x15803b6b0, C4<0>, C4<0>;
L_0x1380479d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153931470 .functor PMOS 1, L_0x1380479d8, RS_0x15803b6b0, C4<0>, C4<0>;
L_0x138047a20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153931560 .functor PMOS 1, L_0x138047a20, RS_0x15803b830, C4<0>, C4<0>;
v0x153a325b0_0 .net/2s *"_ivl_0", 0 0, L_0x138047990;  1 drivers
v0x153a32660_0 .net/2s *"_ivl_2", 0 0, L_0x1380479d8;  1 drivers
v0x153a32710_0 .net/2s *"_ivl_4", 0 0, L_0x138047a20;  1 drivers
v0x153a327d0_0 .net8 "a", 0 0, RS_0x15803b6b0;  alias, 3 drivers, strength-aware
v0x153a32880_0 .net8 "b", 0 0, RS_0x15803b830;  alias, 3 drivers, strength-aware
v0x153a32950_0 .net8 "o1", 0 0, L_0x1539091d0;  1 drivers, strength-aware
v0x153a329e0_0 .net8 "out", 0 0, RS_0x15803b9b0;  alias, 3 drivers, strength-aware
S_0x153a33790 .scope module, "or_gate" "Or" 5 7, 7 9 0, S_0x153a242b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a34f40_0 .net8 "a", 0 0, RS_0x1580394c0;  alias, 3 drivers, strength-aware
v0x153a34fe0_0 .net8 "b", 0 0, RS_0x15803a9c0;  alias, 3 drivers, strength-aware
RS_0x15803bd10 .resolv tri, L_0x1539321e0, L_0x153932290, L_0x153932400;
v0x153a35080_0 .net8 "nand_out1", 0 0, RS_0x15803bd10;  3 drivers, strength-aware
RS_0x15803be90 .resolv tri, L_0x1539325c0, L_0x153932670, L_0x1539327e0;
v0x153a35150_0 .net8 "nand_out2", 0 0, RS_0x15803be90;  3 drivers, strength-aware
v0x153a35220_0 .net8 "out", 0 0, RS_0x15803c010;  alias, 3 drivers, strength-aware
S_0x153a33950 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153a33790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138047c18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153932110 .functor NMOS 1, L_0x138047c18, RS_0x1580394c0, C4<0>, C4<0>;
L_0x1539321e0 .functor NMOS 1, L_0x153932110, RS_0x1580394c0, C4<0>, C4<0>;
L_0x138047c60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153932290 .functor PMOS 1, L_0x138047c60, RS_0x1580394c0, C4<0>, C4<0>;
L_0x138047ca8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153932400 .functor PMOS 1, L_0x138047ca8, RS_0x1580394c0, C4<0>, C4<0>;
v0x153a33b80_0 .net/2s *"_ivl_0", 0 0, L_0x138047c18;  1 drivers
v0x153a33c30_0 .net/2s *"_ivl_2", 0 0, L_0x138047c60;  1 drivers
v0x153a33ce0_0 .net/2s *"_ivl_4", 0 0, L_0x138047ca8;  1 drivers
v0x153a33da0_0 .net8 "a", 0 0, RS_0x1580394c0;  alias, 3 drivers, strength-aware
v0x153a33e30_0 .net8 "b", 0 0, RS_0x1580394c0;  alias, 3 drivers, strength-aware
v0x153a33f80_0 .net8 "o1", 0 0, L_0x153932110;  1 drivers, strength-aware
v0x153a34010_0 .net8 "out", 0 0, RS_0x15803bd10;  alias, 3 drivers, strength-aware
S_0x153a340f0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153a33790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138047cf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1539324d0 .functor NMOS 1, L_0x138047cf0, RS_0x15803a9c0, C4<0>, C4<0>;
L_0x1539325c0 .functor NMOS 1, L_0x1539324d0, RS_0x15803a9c0, C4<0>, C4<0>;
L_0x138047d38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153932670 .functor PMOS 1, L_0x138047d38, RS_0x15803a9c0, C4<0>, C4<0>;
L_0x138047d80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539327e0 .functor PMOS 1, L_0x138047d80, RS_0x15803a9c0, C4<0>, C4<0>;
v0x153a34300_0 .net/2s *"_ivl_0", 0 0, L_0x138047cf0;  1 drivers
v0x153a34390_0 .net/2s *"_ivl_2", 0 0, L_0x138047d38;  1 drivers
v0x153a34430_0 .net/2s *"_ivl_4", 0 0, L_0x138047d80;  1 drivers
v0x153a344f0_0 .net8 "a", 0 0, RS_0x15803a9c0;  alias, 3 drivers, strength-aware
v0x153a34580_0 .net8 "b", 0 0, RS_0x15803a9c0;  alias, 3 drivers, strength-aware
v0x153a346d0_0 .net8 "o1", 0 0, L_0x1539324d0;  1 drivers, strength-aware
v0x153a34760_0 .net8 "out", 0 0, RS_0x15803be90;  alias, 3 drivers, strength-aware
S_0x153a34840 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153a33790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138047dc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1539328b0 .functor NMOS 1, L_0x138047dc8, RS_0x15803be90, C4<0>, C4<0>;
L_0x1539329a0 .functor NMOS 1, L_0x1539328b0, RS_0x15803bd10, C4<0>, C4<0>;
L_0x138047e10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153932a50 .functor PMOS 1, L_0x138047e10, RS_0x15803bd10, C4<0>, C4<0>;
L_0x138047e58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153932bc0 .functor PMOS 1, L_0x138047e58, RS_0x15803be90, C4<0>, C4<0>;
v0x153a34a50_0 .net/2s *"_ivl_0", 0 0, L_0x138047dc8;  1 drivers
v0x153a34ae0_0 .net/2s *"_ivl_2", 0 0, L_0x138047e10;  1 drivers
v0x153a34b90_0 .net/2s *"_ivl_4", 0 0, L_0x138047e58;  1 drivers
v0x153a34c50_0 .net8 "a", 0 0, RS_0x15803bd10;  alias, 3 drivers, strength-aware
v0x153a34d00_0 .net8 "b", 0 0, RS_0x15803be90;  alias, 3 drivers, strength-aware
v0x153a34dd0_0 .net8 "o1", 0 0, L_0x1539328b0;  1 drivers, strength-aware
v0x153a34e60_0 .net8 "out", 0 0, RS_0x15803c010;  alias, 3 drivers, strength-aware
S_0x153a358a0 .scope module, "fa6" "FullAdder" 4 20, 5 3 0, S_0x152e13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x153a468e0_0 .net "a", 0 0, L_0x142fca1b0;  1 drivers
v0x153a46970_0 .net "b", 0 0, L_0x142fca250;  1 drivers
RS_0x15803c4f0 .resolv tri, L_0x153936140, L_0x1539362f0, L_0x1539364a0;
v0x153a46a00_0 .net8 "carry1", 0 0, RS_0x15803c4f0;  3 drivers, strength-aware
RS_0x15803d9f0 .resolv tri, L_0x153939160, L_0x153939310, L_0x1539394c0;
v0x153a46a90_0 .net8 "carry2", 0 0, RS_0x15803d9f0;  3 drivers, strength-aware
v0x153a46b20_0 .net "cin", 0 0, L_0x142fca390;  1 drivers
v0x153a46bf0_0 .net8 "cout", 0 0, RS_0x15803f040;  3 drivers, strength-aware
v0x153a46cc0_0 .net8 "sum", 0 0, RS_0x15803e9e0;  3 drivers, strength-aware
RS_0x15803d4e0 .resolv tri, L_0x153935400, L_0x1539354b0, L_0x1539355a0;
v0x153a46dd0_0 .net8 "sum1", 0 0, RS_0x15803d4e0;  3 drivers, strength-aware
S_0x153a35ae0 .scope module, "ha1" "HalfAdder" 5 5, 6 3 0, S_0x153a358a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x153a3d0c0_0 .net "a", 0 0, L_0x142fca1b0;  alias, 1 drivers
v0x153a3d250_0 .net "b", 0 0, L_0x142fca250;  alias, 1 drivers
v0x153a3d3e0_0 .net8 "carry", 0 0, RS_0x15803c4f0;  alias, 3 drivers, strength-aware
v0x153a3d470_0 .net8 "sum", 0 0, RS_0x15803d4e0;  alias, 3 drivers, strength-aware
S_0x153a35d00 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x153a35ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a36dc0_0 .net "a", 0 0, L_0x142fca1b0;  alias, 1 drivers
v0x153a36e60_0 .net "b", 0 0, L_0x142fca250;  alias, 1 drivers
RS_0x15803c370 .resolv tri, L_0x153935b60, L_0x153935e90, L_0x153935f80;
v0x153a36f10_0 .net8 "nand_out", 0 0, RS_0x15803c370;  3 drivers, strength-aware
v0x153a36fc0_0 .net8 "out", 0 0, RS_0x15803c4f0;  alias, 3 drivers, strength-aware
S_0x153a35f30 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a35d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138048638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153935870 .functor NMOS 1, L_0x138048638, L_0x142fca250, C4<0>, C4<0>;
L_0x153935b60 .functor NMOS 1, L_0x153935870, L_0x142fca1b0, C4<0>, C4<0>;
L_0x138048680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153935e90 .functor PMOS 1, L_0x138048680, L_0x142fca1b0, C4<0>, C4<0>;
L_0x1380486c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153935f80 .functor PMOS 1, L_0x1380486c8, L_0x142fca250, C4<0>, C4<0>;
v0x153a36160_0 .net/2s *"_ivl_0", 0 0, L_0x138048638;  1 drivers
v0x153a36220_0 .net/2s *"_ivl_2", 0 0, L_0x138048680;  1 drivers
v0x153a362d0_0 .net/2s *"_ivl_4", 0 0, L_0x1380486c8;  1 drivers
v0x153a36390_0 .net "a", 0 0, L_0x142fca1b0;  alias, 1 drivers
v0x153a36430_0 .net "b", 0 0, L_0x142fca250;  alias, 1 drivers
v0x153a36510_0 .net8 "o1", 0 0, L_0x153935870;  1 drivers, strength-aware
v0x153a365b0_0 .net8 "out", 0 0, RS_0x15803c370;  alias, 3 drivers, strength-aware
S_0x153a36680 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a35d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138048710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153936050 .functor NMOS 1, L_0x138048710, RS_0x15803c370, C4<0>, C4<0>;
L_0x153936140 .functor NMOS 1, L_0x153936050, RS_0x15803c370, C4<0>, C4<0>;
L_0x138048758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539362f0 .functor PMOS 1, L_0x138048758, RS_0x15803c370, C4<0>, C4<0>;
L_0x1380487a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539364a0 .functor PMOS 1, L_0x1380487a0, RS_0x15803c370, C4<0>, C4<0>;
v0x153a368a0_0 .net/2s *"_ivl_0", 0 0, L_0x138048710;  1 drivers
v0x153a36950_0 .net/2s *"_ivl_2", 0 0, L_0x138048758;  1 drivers
v0x153a36a00_0 .net/2s *"_ivl_4", 0 0, L_0x1380487a0;  1 drivers
v0x153a36ac0_0 .net8 "a", 0 0, RS_0x15803c370;  alias, 3 drivers, strength-aware
v0x153a36b70_0 .net8 "b", 0 0, RS_0x15803c370;  alias, 3 drivers, strength-aware
v0x153a36c80_0 .net8 "o1", 0 0, L_0x153936050;  1 drivers, strength-aware
v0x153a36d10_0 .net8 "out", 0 0, RS_0x15803c4f0;  alias, 3 drivers, strength-aware
S_0x153a37090 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x153a35ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a3cb90_0 .net "a", 0 0, L_0x142fca1b0;  alias, 1 drivers
RS_0x15803c8b0 .resolv tri, L_0x153933da0, L_0x153933f50, L_0x153934000;
v0x153a3cc20_0 .net8 "and1_out", 0 0, RS_0x15803c8b0;  3 drivers, strength-aware
RS_0x15803cc70 .resolv tri, L_0x153934760, L_0x153934910, L_0x1539349c0;
v0x153a3ccb0_0 .net8 "and2_out", 0 0, RS_0x15803cc70;  3 drivers, strength-aware
v0x153a3cd40_0 .net "b", 0 0, L_0x142fca250;  alias, 1 drivers
RS_0x15803ca90 .resolv tri, L_0x153932e30, L_0x1539332b0, L_0x1539333a0;
v0x153a3cdd0_0 .net8 "not_a", 0 0, RS_0x15803ca90;  3 drivers, strength-aware
RS_0x15803c6d0 .resolv tri, L_0x153933560, L_0x153933610, L_0x153933700;
v0x153a3cf20_0 .net8 "not_b", 0 0, RS_0x15803c6d0;  3 drivers, strength-aware
v0x153a3d030_0 .net8 "out", 0 0, RS_0x15803d4e0;  alias, 3 drivers, strength-aware
S_0x153a372a0 .scope module, "and1" "And" 7 30, 7 3 0, S_0x153a37090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a38380_0 .net "a", 0 0, L_0x142fca1b0;  alias, 1 drivers
v0x153a38420_0 .net8 "b", 0 0, RS_0x15803c6d0;  alias, 3 drivers, strength-aware
RS_0x15803c730 .resolv tri, L_0x1539339c0, L_0x153933af0, L_0x153933be0;
v0x153a384c0_0 .net8 "nand_out", 0 0, RS_0x15803c730;  3 drivers, strength-aware
v0x153a38570_0 .net8 "out", 0 0, RS_0x15803c8b0;  alias, 3 drivers, strength-aware
S_0x153a374d0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a372a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138048050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1539337d0 .functor NMOS 1, L_0x138048050, RS_0x15803c6d0, C4<0>, C4<0>;
L_0x1539339c0 .functor NMOS 1, L_0x1539337d0, L_0x142fca1b0, C4<0>, C4<0>;
L_0x138048098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153933af0 .functor PMOS 1, L_0x138048098, L_0x142fca1b0, C4<0>, C4<0>;
L_0x1380480e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153933be0 .functor PMOS 1, L_0x1380480e0, RS_0x15803c6d0, C4<0>, C4<0>;
v0x153a37710_0 .net/2s *"_ivl_0", 0 0, L_0x138048050;  1 drivers
v0x153a377d0_0 .net/2s *"_ivl_2", 0 0, L_0x138048098;  1 drivers
v0x153a37880_0 .net/2s *"_ivl_4", 0 0, L_0x1380480e0;  1 drivers
v0x153a37940_0 .net "a", 0 0, L_0x142fca1b0;  alias, 1 drivers
v0x153a37a10_0 .net8 "b", 0 0, RS_0x15803c6d0;  alias, 3 drivers, strength-aware
v0x153a37ae0_0 .net8 "o1", 0 0, L_0x1539337d0;  1 drivers, strength-aware
v0x153a37b70_0 .net8 "out", 0 0, RS_0x15803c730;  alias, 3 drivers, strength-aware
S_0x153a37c40 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a372a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138048128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153933cb0 .functor NMOS 1, L_0x138048128, RS_0x15803c730, C4<0>, C4<0>;
L_0x153933da0 .functor NMOS 1, L_0x153933cb0, RS_0x15803c730, C4<0>, C4<0>;
L_0x138048170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153933f50 .functor PMOS 1, L_0x138048170, RS_0x15803c730, C4<0>, C4<0>;
L_0x1380481b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153934000 .functor PMOS 1, L_0x1380481b8, RS_0x15803c730, C4<0>, C4<0>;
v0x153a37e60_0 .net/2s *"_ivl_0", 0 0, L_0x138048128;  1 drivers
v0x153a37f10_0 .net/2s *"_ivl_2", 0 0, L_0x138048170;  1 drivers
v0x153a37fc0_0 .net/2s *"_ivl_4", 0 0, L_0x1380481b8;  1 drivers
v0x153a38080_0 .net8 "a", 0 0, RS_0x15803c730;  alias, 3 drivers, strength-aware
v0x153a38130_0 .net8 "b", 0 0, RS_0x15803c730;  alias, 3 drivers, strength-aware
v0x153a38240_0 .net8 "o1", 0 0, L_0x153933cb0;  1 drivers, strength-aware
v0x153a382d0_0 .net8 "out", 0 0, RS_0x15803c8b0;  alias, 3 drivers, strength-aware
S_0x153a38640 .scope module, "and2" "And" 7 31, 7 3 0, S_0x153a37090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a396f0_0 .net8 "a", 0 0, RS_0x15803ca90;  alias, 3 drivers, strength-aware
v0x153a39790_0 .net "b", 0 0, L_0x142fca250;  alias, 1 drivers
RS_0x15803caf0 .resolv tri, L_0x153934280, L_0x1539344b0, L_0x1539345a0;
v0x153a39820_0 .net8 "nand_out", 0 0, RS_0x15803caf0;  3 drivers, strength-aware
v0x153a398d0_0 .net8 "out", 0 0, RS_0x15803cc70;  alias, 3 drivers, strength-aware
S_0x153a38850 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a38640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138048200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1539341b0 .functor NMOS 1, L_0x138048200, L_0x142fca250, C4<0>, C4<0>;
L_0x153934280 .functor NMOS 1, L_0x1539341b0, RS_0x15803ca90, C4<0>, C4<0>;
L_0x138048248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539344b0 .functor PMOS 1, L_0x138048248, RS_0x15803ca90, C4<0>, C4<0>;
L_0x138048290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539345a0 .functor PMOS 1, L_0x138048290, L_0x142fca250, C4<0>, C4<0>;
v0x153a38a80_0 .net/2s *"_ivl_0", 0 0, L_0x138048200;  1 drivers
v0x153a38b40_0 .net/2s *"_ivl_2", 0 0, L_0x138048248;  1 drivers
v0x153a38bf0_0 .net/2s *"_ivl_4", 0 0, L_0x138048290;  1 drivers
v0x153a38cb0_0 .net8 "a", 0 0, RS_0x15803ca90;  alias, 3 drivers, strength-aware
v0x153a38d50_0 .net "b", 0 0, L_0x142fca250;  alias, 1 drivers
v0x153a38e60_0 .net8 "o1", 0 0, L_0x1539341b0;  1 drivers, strength-aware
v0x153a38ef0_0 .net8 "out", 0 0, RS_0x15803caf0;  alias, 3 drivers, strength-aware
S_0x153a38fb0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a38640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380482d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153934670 .functor NMOS 1, L_0x1380482d8, RS_0x15803caf0, C4<0>, C4<0>;
L_0x153934760 .functor NMOS 1, L_0x153934670, RS_0x15803caf0, C4<0>, C4<0>;
L_0x138048320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153934910 .functor PMOS 1, L_0x138048320, RS_0x15803caf0, C4<0>, C4<0>;
L_0x138048368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539349c0 .functor PMOS 1, L_0x138048368, RS_0x15803caf0, C4<0>, C4<0>;
v0x153a391d0_0 .net/2s *"_ivl_0", 0 0, L_0x1380482d8;  1 drivers
v0x153a39280_0 .net/2s *"_ivl_2", 0 0, L_0x138048320;  1 drivers
v0x153a39330_0 .net/2s *"_ivl_4", 0 0, L_0x138048368;  1 drivers
v0x153a393f0_0 .net8 "a", 0 0, RS_0x15803caf0;  alias, 3 drivers, strength-aware
v0x153a394a0_0 .net8 "b", 0 0, RS_0x15803caf0;  alias, 3 drivers, strength-aware
v0x153a395b0_0 .net8 "o1", 0 0, L_0x153934670;  1 drivers, strength-aware
v0x153a39640_0 .net8 "out", 0 0, RS_0x15803cc70;  alias, 3 drivers, strength-aware
S_0x153a399a0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x153a37090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a3a320_0 .net "a", 0 0, L_0x142fca1b0;  alias, 1 drivers
v0x153a3a3c0_0 .net8 "out", 0 0, RS_0x15803ca90;  alias, 3 drivers, strength-aware
S_0x153a39b90 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a399a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138047ea0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153933180 .functor NMOS 1, L_0x138047ea0, L_0x142fca1b0, C4<0>, C4<0>;
L_0x153932e30 .functor NMOS 1, L_0x153933180, L_0x142fca1b0, C4<0>, C4<0>;
L_0x138047ee8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539332b0 .functor PMOS 1, L_0x138047ee8, L_0x142fca1b0, C4<0>, C4<0>;
L_0x138047f30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539333a0 .functor PMOS 1, L_0x138047f30, L_0x142fca1b0, C4<0>, C4<0>;
v0x153a39dd0_0 .net/2s *"_ivl_0", 0 0, L_0x138047ea0;  1 drivers
v0x153a39e90_0 .net/2s *"_ivl_2", 0 0, L_0x138047ee8;  1 drivers
v0x153a39f40_0 .net/2s *"_ivl_4", 0 0, L_0x138047f30;  1 drivers
v0x153a3a000_0 .net "a", 0 0, L_0x142fca1b0;  alias, 1 drivers
v0x153a3a110_0 .net "b", 0 0, L_0x142fca1b0;  alias, 1 drivers
v0x153a3a1a0_0 .net8 "o1", 0 0, L_0x153933180;  1 drivers, strength-aware
v0x153a3a240_0 .net8 "out", 0 0, RS_0x15803ca90;  alias, 3 drivers, strength-aware
S_0x153a3a460 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x153a37090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a3ade0_0 .net "a", 0 0, L_0x142fca250;  alias, 1 drivers
v0x153a3ae80_0 .net8 "out", 0 0, RS_0x15803c6d0;  alias, 3 drivers, strength-aware
S_0x153a3a650 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a3a460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138047f78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153933470 .functor NMOS 1, L_0x138047f78, L_0x142fca250, C4<0>, C4<0>;
L_0x153933560 .functor NMOS 1, L_0x153933470, L_0x142fca250, C4<0>, C4<0>;
L_0x138047fc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153933610 .functor PMOS 1, L_0x138047fc0, L_0x142fca250, C4<0>, C4<0>;
L_0x138048008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153933700 .functor PMOS 1, L_0x138048008, L_0x142fca250, C4<0>, C4<0>;
v0x153a3a890_0 .net/2s *"_ivl_0", 0 0, L_0x138047f78;  1 drivers
v0x153a3a950_0 .net/2s *"_ivl_2", 0 0, L_0x138047fc0;  1 drivers
v0x153a3aa00_0 .net/2s *"_ivl_4", 0 0, L_0x138048008;  1 drivers
v0x153a3aac0_0 .net "a", 0 0, L_0x142fca250;  alias, 1 drivers
v0x153a3abd0_0 .net "b", 0 0, L_0x142fca250;  alias, 1 drivers
v0x153a3ac60_0 .net8 "o1", 0 0, L_0x153933470;  1 drivers, strength-aware
v0x153a3ad00_0 .net8 "out", 0 0, RS_0x15803c6d0;  alias, 3 drivers, strength-aware
S_0x153a3af20 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x153a37090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a3c730_0 .net8 "a", 0 0, RS_0x15803c8b0;  alias, 3 drivers, strength-aware
v0x153a3c850_0 .net8 "b", 0 0, RS_0x15803cc70;  alias, 3 drivers, strength-aware
RS_0x15803d1e0 .resolv tri, L_0x153934c40, L_0x153934cf0, L_0x153934e60;
v0x153a3c960_0 .net8 "nand_out1", 0 0, RS_0x15803d1e0;  3 drivers, strength-aware
RS_0x15803d360 .resolv tri, L_0x153935020, L_0x1539350d0, L_0x153935240;
v0x153a3c9f0_0 .net8 "nand_out2", 0 0, RS_0x15803d360;  3 drivers, strength-aware
v0x153a3cac0_0 .net8 "out", 0 0, RS_0x15803d4e0;  alias, 3 drivers, strength-aware
S_0x153a3b170 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153a3af20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380483b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153934b70 .functor NMOS 1, L_0x1380483b0, RS_0x15803c8b0, C4<0>, C4<0>;
L_0x153934c40 .functor NMOS 1, L_0x153934b70, RS_0x15803c8b0, C4<0>, C4<0>;
L_0x1380483f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153934cf0 .functor PMOS 1, L_0x1380483f8, RS_0x15803c8b0, C4<0>, C4<0>;
L_0x138048440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153934e60 .functor PMOS 1, L_0x138048440, RS_0x15803c8b0, C4<0>, C4<0>;
v0x153a3b3a0_0 .net/2s *"_ivl_0", 0 0, L_0x1380483b0;  1 drivers
v0x153a3b460_0 .net/2s *"_ivl_2", 0 0, L_0x1380483f8;  1 drivers
v0x153a3b510_0 .net/2s *"_ivl_4", 0 0, L_0x138048440;  1 drivers
v0x153a3b5d0_0 .net8 "a", 0 0, RS_0x15803c8b0;  alias, 3 drivers, strength-aware
v0x153a3b6a0_0 .net8 "b", 0 0, RS_0x15803c8b0;  alias, 3 drivers, strength-aware
v0x153a3b770_0 .net8 "o1", 0 0, L_0x153934b70;  1 drivers, strength-aware
v0x153a3b800_0 .net8 "out", 0 0, RS_0x15803d1e0;  alias, 3 drivers, strength-aware
S_0x153a3b8c0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153a3af20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138048488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153934f30 .functor NMOS 1, L_0x138048488, RS_0x15803cc70, C4<0>, C4<0>;
L_0x153935020 .functor NMOS 1, L_0x153934f30, RS_0x15803cc70, C4<0>, C4<0>;
L_0x1380484d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539350d0 .functor PMOS 1, L_0x1380484d0, RS_0x15803cc70, C4<0>, C4<0>;
L_0x138048518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153935240 .functor PMOS 1, L_0x138048518, RS_0x15803cc70, C4<0>, C4<0>;
v0x153a3bae0_0 .net/2s *"_ivl_0", 0 0, L_0x138048488;  1 drivers
v0x153a3bb90_0 .net/2s *"_ivl_2", 0 0, L_0x1380484d0;  1 drivers
v0x153a3bc40_0 .net/2s *"_ivl_4", 0 0, L_0x138048518;  1 drivers
v0x153a3bd00_0 .net8 "a", 0 0, RS_0x15803cc70;  alias, 3 drivers, strength-aware
v0x153a3bdd0_0 .net8 "b", 0 0, RS_0x15803cc70;  alias, 3 drivers, strength-aware
v0x153a3bea0_0 .net8 "o1", 0 0, L_0x153934f30;  1 drivers, strength-aware
v0x153a3bf30_0 .net8 "out", 0 0, RS_0x15803d360;  alias, 3 drivers, strength-aware
S_0x153a3bff0 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153a3af20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138048560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153935310 .functor NMOS 1, L_0x138048560, RS_0x15803d360, C4<0>, C4<0>;
L_0x153935400 .functor NMOS 1, L_0x153935310, RS_0x15803d1e0, C4<0>, C4<0>;
L_0x1380485a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539354b0 .functor PMOS 1, L_0x1380485a8, RS_0x15803d1e0, C4<0>, C4<0>;
L_0x1380485f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539355a0 .functor PMOS 1, L_0x1380485f0, RS_0x15803d360, C4<0>, C4<0>;
v0x153a3c220_0 .net/2s *"_ivl_0", 0 0, L_0x138048560;  1 drivers
v0x153a3c2d0_0 .net/2s *"_ivl_2", 0 0, L_0x1380485a8;  1 drivers
v0x153a3c380_0 .net/2s *"_ivl_4", 0 0, L_0x1380485f0;  1 drivers
v0x153a3c440_0 .net8 "a", 0 0, RS_0x15803d1e0;  alias, 3 drivers, strength-aware
v0x153a3c4f0_0 .net8 "b", 0 0, RS_0x15803d360;  alias, 3 drivers, strength-aware
v0x153a3c5c0_0 .net8 "o1", 0 0, L_0x153935310;  1 drivers, strength-aware
v0x153a3c650_0 .net8 "out", 0 0, RS_0x15803d4e0;  alias, 3 drivers, strength-aware
S_0x153a3d500 .scope module, "ha2" "HalfAdder" 5 6, 6 3 0, S_0x153a358a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x153a44a40_0 .net8 "a", 0 0, RS_0x15803d4e0;  alias, 3 drivers, strength-aware
v0x153a44ad0_0 .net "b", 0 0, L_0x142fca390;  alias, 1 drivers
v0x153a44c60_0 .net8 "carry", 0 0, RS_0x15803d9f0;  alias, 3 drivers, strength-aware
v0x153a44cf0_0 .net8 "sum", 0 0, RS_0x15803e9e0;  alias, 3 drivers, strength-aware
S_0x153a3d670 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x153a3d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a3e730_0 .net8 "a", 0 0, RS_0x15803d4e0;  alias, 3 drivers, strength-aware
v0x153a3e7d0_0 .net "b", 0 0, L_0x142fca390;  alias, 1 drivers
RS_0x15803d870 .resolv tri, L_0x153938d80, L_0x153938eb0, L_0x153938fa0;
v0x153a3e870_0 .net8 "nand_out", 0 0, RS_0x15803d870;  3 drivers, strength-aware
v0x153a3e920_0 .net8 "out", 0 0, RS_0x15803d9f0;  alias, 3 drivers, strength-aware
S_0x153a3d880 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a3d670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138048f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153938a90 .functor NMOS 1, L_0x138048f80, L_0x142fca390, C4<0>, C4<0>;
L_0x153938d80 .functor NMOS 1, L_0x153938a90, RS_0x15803d4e0, C4<0>, C4<0>;
L_0x138048fc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153938eb0 .functor PMOS 1, L_0x138048fc8, RS_0x15803d4e0, C4<0>, C4<0>;
L_0x138049010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153938fa0 .functor PMOS 1, L_0x138049010, L_0x142fca390, C4<0>, C4<0>;
v0x153a3dab0_0 .net/2s *"_ivl_0", 0 0, L_0x138048f80;  1 drivers
v0x153a3db60_0 .net/2s *"_ivl_2", 0 0, L_0x138048fc8;  1 drivers
v0x153a3dc10_0 .net/2s *"_ivl_4", 0 0, L_0x138049010;  1 drivers
v0x153a3dcd0_0 .net8 "a", 0 0, RS_0x15803d4e0;  alias, 3 drivers, strength-aware
v0x153a3dde0_0 .net "b", 0 0, L_0x142fca390;  alias, 1 drivers
v0x153a3de80_0 .net8 "o1", 0 0, L_0x153938a90;  1 drivers, strength-aware
v0x153a3df20_0 .net8 "out", 0 0, RS_0x15803d870;  alias, 3 drivers, strength-aware
S_0x153a3dff0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a3d670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138049058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153939070 .functor NMOS 1, L_0x138049058, RS_0x15803d870, C4<0>, C4<0>;
L_0x153939160 .functor NMOS 1, L_0x153939070, RS_0x15803d870, C4<0>, C4<0>;
L_0x1380490a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153939310 .functor PMOS 1, L_0x1380490a0, RS_0x15803d870, C4<0>, C4<0>;
L_0x1380490e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539394c0 .functor PMOS 1, L_0x1380490e8, RS_0x15803d870, C4<0>, C4<0>;
v0x153a3e210_0 .net/2s *"_ivl_0", 0 0, L_0x138049058;  1 drivers
v0x153a3e2c0_0 .net/2s *"_ivl_2", 0 0, L_0x1380490a0;  1 drivers
v0x153a3e370_0 .net/2s *"_ivl_4", 0 0, L_0x1380490e8;  1 drivers
v0x153a3e430_0 .net8 "a", 0 0, RS_0x15803d870;  alias, 3 drivers, strength-aware
v0x153a3e4e0_0 .net8 "b", 0 0, RS_0x15803d870;  alias, 3 drivers, strength-aware
v0x153a3e5f0_0 .net8 "o1", 0 0, L_0x153939070;  1 drivers, strength-aware
v0x153a3e680_0 .net8 "out", 0 0, RS_0x15803d9f0;  alias, 3 drivers, strength-aware
S_0x153a3e9f0 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x153a3d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a44510_0 .net8 "a", 0 0, RS_0x15803d4e0;  alias, 3 drivers, strength-aware
RS_0x15803ddb0 .resolv tri, L_0x1539371c0, L_0x153937370, L_0x153937420;
v0x153a445a0_0 .net8 "and1_out", 0 0, RS_0x15803ddb0;  3 drivers, strength-aware
RS_0x15803e170 .resolv tri, L_0x153937b80, L_0x153937d30, L_0x153937de0;
v0x153a44630_0 .net8 "and2_out", 0 0, RS_0x15803e170;  3 drivers, strength-aware
v0x153a446c0_0 .net "b", 0 0, L_0x142fca390;  alias, 1 drivers
RS_0x15803df90 .resolv tri, L_0x153936620, L_0x1539366d0, L_0x1539367c0;
v0x153a44750_0 .net8 "not_a", 0 0, RS_0x15803df90;  3 drivers, strength-aware
RS_0x15803dbd0 .resolv tri, L_0x153936980, L_0x153936a30, L_0x153936b20;
v0x153a448a0_0 .net8 "not_b", 0 0, RS_0x15803dbd0;  3 drivers, strength-aware
v0x153a449b0_0 .net8 "out", 0 0, RS_0x15803e9e0;  alias, 3 drivers, strength-aware
S_0x153a3ec00 .scope module, "and1" "And" 7 30, 7 3 0, S_0x153a3e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a3fcc0_0 .net8 "a", 0 0, RS_0x15803d4e0;  alias, 3 drivers, strength-aware
v0x153a3fd60_0 .net8 "b", 0 0, RS_0x15803dbd0;  alias, 3 drivers, strength-aware
RS_0x15803dc30 .resolv tri, L_0x153936de0, L_0x153936f10, L_0x153937000;
v0x153a3fe00_0 .net8 "nand_out", 0 0, RS_0x15803dc30;  3 drivers, strength-aware
v0x153a3feb0_0 .net8 "out", 0 0, RS_0x15803ddb0;  alias, 3 drivers, strength-aware
S_0x153a3ee30 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a3ec00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138048998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153936bf0 .functor NMOS 1, L_0x138048998, RS_0x15803dbd0, C4<0>, C4<0>;
L_0x153936de0 .functor NMOS 1, L_0x153936bf0, RS_0x15803d4e0, C4<0>, C4<0>;
L_0x1380489e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153936f10 .functor PMOS 1, L_0x1380489e0, RS_0x15803d4e0, C4<0>, C4<0>;
L_0x138048a28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153937000 .functor PMOS 1, L_0x138048a28, RS_0x15803dbd0, C4<0>, C4<0>;
v0x153a3f070_0 .net/2s *"_ivl_0", 0 0, L_0x138048998;  1 drivers
v0x153a3f130_0 .net/2s *"_ivl_2", 0 0, L_0x1380489e0;  1 drivers
v0x153a3f1e0_0 .net/2s *"_ivl_4", 0 0, L_0x138048a28;  1 drivers
v0x153a3f2a0_0 .net8 "a", 0 0, RS_0x15803d4e0;  alias, 3 drivers, strength-aware
v0x153a3f330_0 .net8 "b", 0 0, RS_0x15803dbd0;  alias, 3 drivers, strength-aware
v0x153a3f410_0 .net8 "o1", 0 0, L_0x153936bf0;  1 drivers, strength-aware
v0x153a3f4b0_0 .net8 "out", 0 0, RS_0x15803dc30;  alias, 3 drivers, strength-aware
S_0x153a3f580 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a3ec00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138048a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1539370d0 .functor NMOS 1, L_0x138048a70, RS_0x15803dc30, C4<0>, C4<0>;
L_0x1539371c0 .functor NMOS 1, L_0x1539370d0, RS_0x15803dc30, C4<0>, C4<0>;
L_0x138048ab8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153937370 .functor PMOS 1, L_0x138048ab8, RS_0x15803dc30, C4<0>, C4<0>;
L_0x138048b00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153937420 .functor PMOS 1, L_0x138048b00, RS_0x15803dc30, C4<0>, C4<0>;
v0x153a3f7a0_0 .net/2s *"_ivl_0", 0 0, L_0x138048a70;  1 drivers
v0x153a3f850_0 .net/2s *"_ivl_2", 0 0, L_0x138048ab8;  1 drivers
v0x153a3f900_0 .net/2s *"_ivl_4", 0 0, L_0x138048b00;  1 drivers
v0x153a3f9c0_0 .net8 "a", 0 0, RS_0x15803dc30;  alias, 3 drivers, strength-aware
v0x153a3fa70_0 .net8 "b", 0 0, RS_0x15803dc30;  alias, 3 drivers, strength-aware
v0x153a3fb80_0 .net8 "o1", 0 0, L_0x1539370d0;  1 drivers, strength-aware
v0x153a3fc10_0 .net8 "out", 0 0, RS_0x15803ddb0;  alias, 3 drivers, strength-aware
S_0x153a3ff80 .scope module, "and2" "And" 7 31, 7 3 0, S_0x153a3e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a41030_0 .net8 "a", 0 0, RS_0x15803df90;  alias, 3 drivers, strength-aware
v0x153a410d0_0 .net "b", 0 0, L_0x142fca390;  alias, 1 drivers
RS_0x15803dff0 .resolv tri, L_0x1539376a0, L_0x1539378d0, L_0x1539379c0;
v0x153a41160_0 .net8 "nand_out", 0 0, RS_0x15803dff0;  3 drivers, strength-aware
v0x153a41210_0 .net8 "out", 0 0, RS_0x15803e170;  alias, 3 drivers, strength-aware
S_0x153a40190 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a3ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138048b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1539375d0 .functor NMOS 1, L_0x138048b48, L_0x142fca390, C4<0>, C4<0>;
L_0x1539376a0 .functor NMOS 1, L_0x1539375d0, RS_0x15803df90, C4<0>, C4<0>;
L_0x138048b90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539378d0 .functor PMOS 1, L_0x138048b90, RS_0x15803df90, C4<0>, C4<0>;
L_0x138048bd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539379c0 .functor PMOS 1, L_0x138048bd8, L_0x142fca390, C4<0>, C4<0>;
v0x153a403c0_0 .net/2s *"_ivl_0", 0 0, L_0x138048b48;  1 drivers
v0x153a40480_0 .net/2s *"_ivl_2", 0 0, L_0x138048b90;  1 drivers
v0x153a40530_0 .net/2s *"_ivl_4", 0 0, L_0x138048bd8;  1 drivers
v0x153a405f0_0 .net8 "a", 0 0, RS_0x15803df90;  alias, 3 drivers, strength-aware
v0x153a40690_0 .net "b", 0 0, L_0x142fca390;  alias, 1 drivers
v0x153a407a0_0 .net8 "o1", 0 0, L_0x1539375d0;  1 drivers, strength-aware
v0x153a40830_0 .net8 "out", 0 0, RS_0x15803dff0;  alias, 3 drivers, strength-aware
S_0x153a408f0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a3ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138048c20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153937a90 .functor NMOS 1, L_0x138048c20, RS_0x15803dff0, C4<0>, C4<0>;
L_0x153937b80 .functor NMOS 1, L_0x153937a90, RS_0x15803dff0, C4<0>, C4<0>;
L_0x138048c68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153937d30 .functor PMOS 1, L_0x138048c68, RS_0x15803dff0, C4<0>, C4<0>;
L_0x138048cb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153937de0 .functor PMOS 1, L_0x138048cb0, RS_0x15803dff0, C4<0>, C4<0>;
v0x153a40b10_0 .net/2s *"_ivl_0", 0 0, L_0x138048c20;  1 drivers
v0x153a40bc0_0 .net/2s *"_ivl_2", 0 0, L_0x138048c68;  1 drivers
v0x153a40c70_0 .net/2s *"_ivl_4", 0 0, L_0x138048cb0;  1 drivers
v0x153a40d30_0 .net8 "a", 0 0, RS_0x15803dff0;  alias, 3 drivers, strength-aware
v0x153a40de0_0 .net8 "b", 0 0, RS_0x15803dff0;  alias, 3 drivers, strength-aware
v0x153a40ef0_0 .net8 "o1", 0 0, L_0x153937a90;  1 drivers, strength-aware
v0x153a40f80_0 .net8 "out", 0 0, RS_0x15803e170;  alias, 3 drivers, strength-aware
S_0x153a412e0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x153a3e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a41cc0_0 .net8 "a", 0 0, RS_0x15803d4e0;  alias, 3 drivers, strength-aware
v0x153a41d50_0 .net8 "out", 0 0, RS_0x15803df90;  alias, 3 drivers, strength-aware
S_0x153a414d0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a412e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380487e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153936550 .functor NMOS 1, L_0x1380487e8, RS_0x15803d4e0, C4<0>, C4<0>;
L_0x153936620 .functor NMOS 1, L_0x153936550, RS_0x15803d4e0, C4<0>, C4<0>;
L_0x138048830 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539366d0 .functor PMOS 1, L_0x138048830, RS_0x15803d4e0, C4<0>, C4<0>;
L_0x138048878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539367c0 .functor PMOS 1, L_0x138048878, RS_0x15803d4e0, C4<0>, C4<0>;
v0x153a41710_0 .net/2s *"_ivl_0", 0 0, L_0x1380487e8;  1 drivers
v0x153a417d0_0 .net/2s *"_ivl_2", 0 0, L_0x138048830;  1 drivers
v0x153a41880_0 .net/2s *"_ivl_4", 0 0, L_0x138048878;  1 drivers
v0x153a41940_0 .net8 "a", 0 0, RS_0x15803d4e0;  alias, 3 drivers, strength-aware
v0x153a41ad0_0 .net8 "b", 0 0, RS_0x15803d4e0;  alias, 3 drivers, strength-aware
v0x153a41ba0_0 .net8 "o1", 0 0, L_0x153936550;  1 drivers, strength-aware
v0x153a41c30_0 .net8 "out", 0 0, RS_0x15803df90;  alias, 3 drivers, strength-aware
S_0x153a41de0 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x153a3e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a42760_0 .net "a", 0 0, L_0x142fca390;  alias, 1 drivers
v0x153a42800_0 .net8 "out", 0 0, RS_0x15803dbd0;  alias, 3 drivers, strength-aware
S_0x153a41fd0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a41de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380488c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153936890 .functor NMOS 1, L_0x1380488c0, L_0x142fca390, C4<0>, C4<0>;
L_0x153936980 .functor NMOS 1, L_0x153936890, L_0x142fca390, C4<0>, C4<0>;
L_0x138048908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153936a30 .functor PMOS 1, L_0x138048908, L_0x142fca390, C4<0>, C4<0>;
L_0x138048950 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153936b20 .functor PMOS 1, L_0x138048950, L_0x142fca390, C4<0>, C4<0>;
v0x153a42210_0 .net/2s *"_ivl_0", 0 0, L_0x1380488c0;  1 drivers
v0x153a422d0_0 .net/2s *"_ivl_2", 0 0, L_0x138048908;  1 drivers
v0x153a42380_0 .net/2s *"_ivl_4", 0 0, L_0x138048950;  1 drivers
v0x153a42440_0 .net "a", 0 0, L_0x142fca390;  alias, 1 drivers
v0x153a42550_0 .net "b", 0 0, L_0x142fca390;  alias, 1 drivers
v0x153a425e0_0 .net8 "o1", 0 0, L_0x153936890;  1 drivers, strength-aware
v0x153a42680_0 .net8 "out", 0 0, RS_0x15803dbd0;  alias, 3 drivers, strength-aware
S_0x153a428a0 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x153a3e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a440b0_0 .net8 "a", 0 0, RS_0x15803ddb0;  alias, 3 drivers, strength-aware
v0x153a441d0_0 .net8 "b", 0 0, RS_0x15803e170;  alias, 3 drivers, strength-aware
RS_0x15803e6e0 .resolv tri, L_0x153938060, L_0x153938110, L_0x153938280;
v0x153a442e0_0 .net8 "nand_out1", 0 0, RS_0x15803e6e0;  3 drivers, strength-aware
RS_0x15803e860 .resolv tri, L_0x153938440, L_0x1539384f0, L_0x153938660;
v0x153a44370_0 .net8 "nand_out2", 0 0, RS_0x15803e860;  3 drivers, strength-aware
v0x153a44440_0 .net8 "out", 0 0, RS_0x15803e9e0;  alias, 3 drivers, strength-aware
S_0x153a42af0 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153a428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138048cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153937f90 .functor NMOS 1, L_0x138048cf8, RS_0x15803ddb0, C4<0>, C4<0>;
L_0x153938060 .functor NMOS 1, L_0x153937f90, RS_0x15803ddb0, C4<0>, C4<0>;
L_0x138048d40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153938110 .functor PMOS 1, L_0x138048d40, RS_0x15803ddb0, C4<0>, C4<0>;
L_0x138048d88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153938280 .functor PMOS 1, L_0x138048d88, RS_0x15803ddb0, C4<0>, C4<0>;
v0x153a42d20_0 .net/2s *"_ivl_0", 0 0, L_0x138048cf8;  1 drivers
v0x153a42de0_0 .net/2s *"_ivl_2", 0 0, L_0x138048d40;  1 drivers
v0x153a42e90_0 .net/2s *"_ivl_4", 0 0, L_0x138048d88;  1 drivers
v0x153a42f50_0 .net8 "a", 0 0, RS_0x15803ddb0;  alias, 3 drivers, strength-aware
v0x153a43020_0 .net8 "b", 0 0, RS_0x15803ddb0;  alias, 3 drivers, strength-aware
v0x153a430f0_0 .net8 "o1", 0 0, L_0x153937f90;  1 drivers, strength-aware
v0x153a43180_0 .net8 "out", 0 0, RS_0x15803e6e0;  alias, 3 drivers, strength-aware
S_0x153a43240 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153a428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138048dd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153938350 .functor NMOS 1, L_0x138048dd0, RS_0x15803e170, C4<0>, C4<0>;
L_0x153938440 .functor NMOS 1, L_0x153938350, RS_0x15803e170, C4<0>, C4<0>;
L_0x138048e18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539384f0 .functor PMOS 1, L_0x138048e18, RS_0x15803e170, C4<0>, C4<0>;
L_0x138048e60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153938660 .functor PMOS 1, L_0x138048e60, RS_0x15803e170, C4<0>, C4<0>;
v0x153a43460_0 .net/2s *"_ivl_0", 0 0, L_0x138048dd0;  1 drivers
v0x153a43510_0 .net/2s *"_ivl_2", 0 0, L_0x138048e18;  1 drivers
v0x153a435c0_0 .net/2s *"_ivl_4", 0 0, L_0x138048e60;  1 drivers
v0x153a43680_0 .net8 "a", 0 0, RS_0x15803e170;  alias, 3 drivers, strength-aware
v0x153a43750_0 .net8 "b", 0 0, RS_0x15803e170;  alias, 3 drivers, strength-aware
v0x153a43820_0 .net8 "o1", 0 0, L_0x153938350;  1 drivers, strength-aware
v0x153a438b0_0 .net8 "out", 0 0, RS_0x15803e860;  alias, 3 drivers, strength-aware
S_0x153a43970 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153a428a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138048ea8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153938730 .functor NMOS 1, L_0x138048ea8, RS_0x15803e860, C4<0>, C4<0>;
L_0x153938820 .functor NMOS 1, L_0x153938730, RS_0x15803e6e0, C4<0>, C4<0>;
L_0x138048ef0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539388d0 .functor PMOS 1, L_0x138048ef0, RS_0x15803e6e0, C4<0>, C4<0>;
L_0x138048f38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539389c0 .functor PMOS 1, L_0x138048f38, RS_0x15803e860, C4<0>, C4<0>;
v0x153a43ba0_0 .net/2s *"_ivl_0", 0 0, L_0x138048ea8;  1 drivers
v0x153a43c50_0 .net/2s *"_ivl_2", 0 0, L_0x138048ef0;  1 drivers
v0x153a43d00_0 .net/2s *"_ivl_4", 0 0, L_0x138048f38;  1 drivers
v0x153a43dc0_0 .net8 "a", 0 0, RS_0x15803e6e0;  alias, 3 drivers, strength-aware
v0x153a43e70_0 .net8 "b", 0 0, RS_0x15803e860;  alias, 3 drivers, strength-aware
v0x153a43f40_0 .net8 "o1", 0 0, L_0x153938730;  1 drivers, strength-aware
v0x153a43fd0_0 .net8 "out", 0 0, RS_0x15803e9e0;  alias, 3 drivers, strength-aware
S_0x153a44d80 .scope module, "or_gate" "Or" 5 7, 7 9 0, S_0x153a358a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a46530_0 .net8 "a", 0 0, RS_0x15803c4f0;  alias, 3 drivers, strength-aware
v0x153a465d0_0 .net8 "b", 0 0, RS_0x15803d9f0;  alias, 3 drivers, strength-aware
RS_0x15803ed40 .resolv tri, L_0x153939640, L_0x1539396f0, L_0x153939860;
v0x153a46670_0 .net8 "nand_out1", 0 0, RS_0x15803ed40;  3 drivers, strength-aware
RS_0x15803eec0 .resolv tri, L_0x153939a20, L_0x153939ad0, L_0x142fb14d0;
v0x153a46740_0 .net8 "nand_out2", 0 0, RS_0x15803eec0;  3 drivers, strength-aware
v0x153a46810_0 .net8 "out", 0 0, RS_0x15803f040;  alias, 3 drivers, strength-aware
S_0x153a44f40 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153a44d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138049130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153939570 .functor NMOS 1, L_0x138049130, RS_0x15803c4f0, C4<0>, C4<0>;
L_0x153939640 .functor NMOS 1, L_0x153939570, RS_0x15803c4f0, C4<0>, C4<0>;
L_0x138049178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1539396f0 .functor PMOS 1, L_0x138049178, RS_0x15803c4f0, C4<0>, C4<0>;
L_0x1380491c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153939860 .functor PMOS 1, L_0x1380491c0, RS_0x15803c4f0, C4<0>, C4<0>;
v0x153a45170_0 .net/2s *"_ivl_0", 0 0, L_0x138049130;  1 drivers
v0x153a45220_0 .net/2s *"_ivl_2", 0 0, L_0x138049178;  1 drivers
v0x153a452d0_0 .net/2s *"_ivl_4", 0 0, L_0x1380491c0;  1 drivers
v0x153a45390_0 .net8 "a", 0 0, RS_0x15803c4f0;  alias, 3 drivers, strength-aware
v0x153a45420_0 .net8 "b", 0 0, RS_0x15803c4f0;  alias, 3 drivers, strength-aware
v0x153a45570_0 .net8 "o1", 0 0, L_0x153939570;  1 drivers, strength-aware
v0x153a45600_0 .net8 "out", 0 0, RS_0x15803ed40;  alias, 3 drivers, strength-aware
S_0x153a456e0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153a44d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138049208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x153939930 .functor NMOS 1, L_0x138049208, RS_0x15803d9f0, C4<0>, C4<0>;
L_0x153939a20 .functor NMOS 1, L_0x153939930, RS_0x15803d9f0, C4<0>, C4<0>;
L_0x138049250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x153939ad0 .functor PMOS 1, L_0x138049250, RS_0x15803d9f0, C4<0>, C4<0>;
L_0x138049298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fb14d0 .functor PMOS 1, L_0x138049298, RS_0x15803d9f0, C4<0>, C4<0>;
v0x153a458f0_0 .net/2s *"_ivl_0", 0 0, L_0x138049208;  1 drivers
v0x153a45980_0 .net/2s *"_ivl_2", 0 0, L_0x138049250;  1 drivers
v0x153a45a20_0 .net/2s *"_ivl_4", 0 0, L_0x138049298;  1 drivers
v0x153a45ae0_0 .net8 "a", 0 0, RS_0x15803d9f0;  alias, 3 drivers, strength-aware
v0x153a45b70_0 .net8 "b", 0 0, RS_0x15803d9f0;  alias, 3 drivers, strength-aware
v0x153a45cc0_0 .net8 "o1", 0 0, L_0x153939930;  1 drivers, strength-aware
v0x153a45d50_0 .net8 "out", 0 0, RS_0x15803eec0;  alias, 3 drivers, strength-aware
S_0x153a45e30 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153a44d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380492e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fb15f0 .functor NMOS 1, L_0x1380492e0, RS_0x15803eec0, C4<0>, C4<0>;
L_0x142fc9ec0 .functor NMOS 1, L_0x142fb15f0, RS_0x15803ed40, C4<0>, C4<0>;
L_0x138049328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fc9f70 .functor PMOS 1, L_0x138049328, RS_0x15803ed40, C4<0>, C4<0>;
L_0x138049370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fca0e0 .functor PMOS 1, L_0x138049370, RS_0x15803eec0, C4<0>, C4<0>;
v0x153a46040_0 .net/2s *"_ivl_0", 0 0, L_0x1380492e0;  1 drivers
v0x153a460d0_0 .net/2s *"_ivl_2", 0 0, L_0x138049328;  1 drivers
v0x153a46180_0 .net/2s *"_ivl_4", 0 0, L_0x138049370;  1 drivers
v0x153a46240_0 .net8 "a", 0 0, RS_0x15803ed40;  alias, 3 drivers, strength-aware
v0x153a462f0_0 .net8 "b", 0 0, RS_0x15803eec0;  alias, 3 drivers, strength-aware
v0x153a463c0_0 .net8 "o1", 0 0, L_0x142fb15f0;  1 drivers, strength-aware
v0x153a46450_0 .net8 "out", 0 0, RS_0x15803f040;  alias, 3 drivers, strength-aware
S_0x153a46e90 .scope module, "fa7" "FullAdder" 4 21, 5 3 0, S_0x152e13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x153a57ed0_0 .net "a", 0 0, L_0x142fd1410;  1 drivers
v0x153a57f60_0 .net "b", 0 0, L_0x142fca2f0;  1 drivers
RS_0x15803f520 .resolv tri, L_0x142fcd460, L_0x142fcd610, L_0x142fcd7c0;
v0x153a57ff0_0 .net8 "carry1", 0 0, RS_0x15803f520;  3 drivers, strength-aware
RS_0x158040a20 .resolv tri, L_0x142fd0480, L_0x142fd0630, L_0x142fd07e0;
v0x153a58080_0 .net8 "carry2", 0 0, RS_0x158040a20;  3 drivers, strength-aware
v0x153a58110_0 .net "cin", 0 0, L_0x142fd1560;  1 drivers
v0x153a581e0_0 .net8 "cout", 0 0, RS_0x158042070;  3 drivers, strength-aware
v0x153a582b0_0 .net8 "sum", 0 0, RS_0x158041a10;  3 drivers, strength-aware
RS_0x158040510 .resolv tri, L_0x142fcc720, L_0x142fcc7d0, L_0x142fcc8c0;
v0x153a583c0_0 .net8 "sum1", 0 0, RS_0x158040510;  3 drivers, strength-aware
S_0x153a470d0 .scope module, "ha1" "HalfAdder" 5 5, 6 3 0, S_0x153a46e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x153a4e6b0_0 .net "a", 0 0, L_0x142fd1410;  alias, 1 drivers
v0x153a4e840_0 .net "b", 0 0, L_0x142fca2f0;  alias, 1 drivers
v0x153a4e9d0_0 .net8 "carry", 0 0, RS_0x15803f520;  alias, 3 drivers, strength-aware
v0x153a4ea60_0 .net8 "sum", 0 0, RS_0x158040510;  alias, 3 drivers, strength-aware
S_0x153a472f0 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x153a470d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a483b0_0 .net "a", 0 0, L_0x142fd1410;  alias, 1 drivers
v0x153a48450_0 .net "b", 0 0, L_0x142fca2f0;  alias, 1 drivers
RS_0x15803f3a0 .resolv tri, L_0x142fcce80, L_0x142fcd1b0, L_0x142fcd2a0;
v0x153a48500_0 .net8 "nand_out", 0 0, RS_0x15803f3a0;  3 drivers, strength-aware
v0x153a485b0_0 .net8 "out", 0 0, RS_0x15803f520;  alias, 3 drivers, strength-aware
S_0x153a47520 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a472f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138049b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fccb90 .functor NMOS 1, L_0x138049b50, L_0x142fca2f0, C4<0>, C4<0>;
L_0x142fcce80 .functor NMOS 1, L_0x142fccb90, L_0x142fd1410, C4<0>, C4<0>;
L_0x138049b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcd1b0 .functor PMOS 1, L_0x138049b98, L_0x142fd1410, C4<0>, C4<0>;
L_0x138049be0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcd2a0 .functor PMOS 1, L_0x138049be0, L_0x142fca2f0, C4<0>, C4<0>;
v0x153a47750_0 .net/2s *"_ivl_0", 0 0, L_0x138049b50;  1 drivers
v0x153a47810_0 .net/2s *"_ivl_2", 0 0, L_0x138049b98;  1 drivers
v0x153a478c0_0 .net/2s *"_ivl_4", 0 0, L_0x138049be0;  1 drivers
v0x153a47980_0 .net "a", 0 0, L_0x142fd1410;  alias, 1 drivers
v0x153a47a20_0 .net "b", 0 0, L_0x142fca2f0;  alias, 1 drivers
v0x153a47b00_0 .net8 "o1", 0 0, L_0x142fccb90;  1 drivers, strength-aware
v0x153a47ba0_0 .net8 "out", 0 0, RS_0x15803f3a0;  alias, 3 drivers, strength-aware
S_0x153a47c70 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a472f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138049c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fcd370 .functor NMOS 1, L_0x138049c28, RS_0x15803f3a0, C4<0>, C4<0>;
L_0x142fcd460 .functor NMOS 1, L_0x142fcd370, RS_0x15803f3a0, C4<0>, C4<0>;
L_0x138049c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcd610 .functor PMOS 1, L_0x138049c70, RS_0x15803f3a0, C4<0>, C4<0>;
L_0x138049cb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcd7c0 .functor PMOS 1, L_0x138049cb8, RS_0x15803f3a0, C4<0>, C4<0>;
v0x153a47e90_0 .net/2s *"_ivl_0", 0 0, L_0x138049c28;  1 drivers
v0x153a47f40_0 .net/2s *"_ivl_2", 0 0, L_0x138049c70;  1 drivers
v0x153a47ff0_0 .net/2s *"_ivl_4", 0 0, L_0x138049cb8;  1 drivers
v0x153a480b0_0 .net8 "a", 0 0, RS_0x15803f3a0;  alias, 3 drivers, strength-aware
v0x153a48160_0 .net8 "b", 0 0, RS_0x15803f3a0;  alias, 3 drivers, strength-aware
v0x153a48270_0 .net8 "o1", 0 0, L_0x142fcd370;  1 drivers, strength-aware
v0x153a48300_0 .net8 "out", 0 0, RS_0x15803f520;  alias, 3 drivers, strength-aware
S_0x153a48680 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x153a470d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a4e180_0 .net "a", 0 0, L_0x142fd1410;  alias, 1 drivers
RS_0x15803f8e0 .resolv tri, L_0x142fcb0c0, L_0x142fcb270, L_0x142fcb320;
v0x153a4e210_0 .net8 "and1_out", 0 0, RS_0x15803f8e0;  3 drivers, strength-aware
RS_0x15803fca0 .resolv tri, L_0x142fcba80, L_0x142fcbc30, L_0x142fcbce0;
v0x153a4e2a0_0 .net8 "and2_out", 0 0, RS_0x15803fca0;  3 drivers, strength-aware
v0x153a4e330_0 .net "b", 0 0, L_0x142fca2f0;  alias, 1 drivers
RS_0x15803fac0 .resolv tri, L_0x142fca520, L_0x142fca5d0, L_0x142fca6c0;
v0x153a4e3c0_0 .net8 "not_a", 0 0, RS_0x15803fac0;  3 drivers, strength-aware
RS_0x15803f700 .resolv tri, L_0x142fca880, L_0x142fca930, L_0x142fcaa20;
v0x153a4e510_0 .net8 "not_b", 0 0, RS_0x15803f700;  3 drivers, strength-aware
v0x153a4e620_0 .net8 "out", 0 0, RS_0x158040510;  alias, 3 drivers, strength-aware
S_0x153a48890 .scope module, "and1" "And" 7 30, 7 3 0, S_0x153a48680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a49970_0 .net "a", 0 0, L_0x142fd1410;  alias, 1 drivers
v0x153a49a10_0 .net8 "b", 0 0, RS_0x15803f700;  alias, 3 drivers, strength-aware
RS_0x15803f760 .resolv tri, L_0x142fcace0, L_0x142fcae10, L_0x142fcaf00;
v0x153a49ab0_0 .net8 "nand_out", 0 0, RS_0x15803f760;  3 drivers, strength-aware
v0x153a49b60_0 .net8 "out", 0 0, RS_0x15803f8e0;  alias, 3 drivers, strength-aware
S_0x153a48ac0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a48890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138049568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fcaaf0 .functor NMOS 1, L_0x138049568, RS_0x15803f700, C4<0>, C4<0>;
L_0x142fcace0 .functor NMOS 1, L_0x142fcaaf0, L_0x142fd1410, C4<0>, C4<0>;
L_0x1380495b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcae10 .functor PMOS 1, L_0x1380495b0, L_0x142fd1410, C4<0>, C4<0>;
L_0x1380495f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcaf00 .functor PMOS 1, L_0x1380495f8, RS_0x15803f700, C4<0>, C4<0>;
v0x153a48d00_0 .net/2s *"_ivl_0", 0 0, L_0x138049568;  1 drivers
v0x153a48dc0_0 .net/2s *"_ivl_2", 0 0, L_0x1380495b0;  1 drivers
v0x153a48e70_0 .net/2s *"_ivl_4", 0 0, L_0x1380495f8;  1 drivers
v0x153a48f30_0 .net "a", 0 0, L_0x142fd1410;  alias, 1 drivers
v0x153a49000_0 .net8 "b", 0 0, RS_0x15803f700;  alias, 3 drivers, strength-aware
v0x153a490d0_0 .net8 "o1", 0 0, L_0x142fcaaf0;  1 drivers, strength-aware
v0x153a49160_0 .net8 "out", 0 0, RS_0x15803f760;  alias, 3 drivers, strength-aware
S_0x153a49230 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a48890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138049640 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fcafd0 .functor NMOS 1, L_0x138049640, RS_0x15803f760, C4<0>, C4<0>;
L_0x142fcb0c0 .functor NMOS 1, L_0x142fcafd0, RS_0x15803f760, C4<0>, C4<0>;
L_0x138049688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcb270 .functor PMOS 1, L_0x138049688, RS_0x15803f760, C4<0>, C4<0>;
L_0x1380496d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcb320 .functor PMOS 1, L_0x1380496d0, RS_0x15803f760, C4<0>, C4<0>;
v0x153a49450_0 .net/2s *"_ivl_0", 0 0, L_0x138049640;  1 drivers
v0x153a49500_0 .net/2s *"_ivl_2", 0 0, L_0x138049688;  1 drivers
v0x153a495b0_0 .net/2s *"_ivl_4", 0 0, L_0x1380496d0;  1 drivers
v0x153a49670_0 .net8 "a", 0 0, RS_0x15803f760;  alias, 3 drivers, strength-aware
v0x153a49720_0 .net8 "b", 0 0, RS_0x15803f760;  alias, 3 drivers, strength-aware
v0x153a49830_0 .net8 "o1", 0 0, L_0x142fcafd0;  1 drivers, strength-aware
v0x153a498c0_0 .net8 "out", 0 0, RS_0x15803f8e0;  alias, 3 drivers, strength-aware
S_0x153a49c30 .scope module, "and2" "And" 7 31, 7 3 0, S_0x153a48680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a4ace0_0 .net8 "a", 0 0, RS_0x15803fac0;  alias, 3 drivers, strength-aware
v0x153a4ad80_0 .net "b", 0 0, L_0x142fca2f0;  alias, 1 drivers
RS_0x15803fb20 .resolv tri, L_0x142fcb5a0, L_0x142fcb7d0, L_0x142fcb8c0;
v0x153a4ae10_0 .net8 "nand_out", 0 0, RS_0x15803fb20;  3 drivers, strength-aware
v0x153a4aec0_0 .net8 "out", 0 0, RS_0x15803fca0;  alias, 3 drivers, strength-aware
S_0x153a49e40 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a49c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138049718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fcb4d0 .functor NMOS 1, L_0x138049718, L_0x142fca2f0, C4<0>, C4<0>;
L_0x142fcb5a0 .functor NMOS 1, L_0x142fcb4d0, RS_0x15803fac0, C4<0>, C4<0>;
L_0x138049760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcb7d0 .functor PMOS 1, L_0x138049760, RS_0x15803fac0, C4<0>, C4<0>;
L_0x1380497a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcb8c0 .functor PMOS 1, L_0x1380497a8, L_0x142fca2f0, C4<0>, C4<0>;
v0x153a4a070_0 .net/2s *"_ivl_0", 0 0, L_0x138049718;  1 drivers
v0x153a4a130_0 .net/2s *"_ivl_2", 0 0, L_0x138049760;  1 drivers
v0x153a4a1e0_0 .net/2s *"_ivl_4", 0 0, L_0x1380497a8;  1 drivers
v0x153a4a2a0_0 .net8 "a", 0 0, RS_0x15803fac0;  alias, 3 drivers, strength-aware
v0x153a4a340_0 .net "b", 0 0, L_0x142fca2f0;  alias, 1 drivers
v0x153a4a450_0 .net8 "o1", 0 0, L_0x142fcb4d0;  1 drivers, strength-aware
v0x153a4a4e0_0 .net8 "out", 0 0, RS_0x15803fb20;  alias, 3 drivers, strength-aware
S_0x153a4a5a0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a49c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380497f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fcb990 .functor NMOS 1, L_0x1380497f0, RS_0x15803fb20, C4<0>, C4<0>;
L_0x142fcba80 .functor NMOS 1, L_0x142fcb990, RS_0x15803fb20, C4<0>, C4<0>;
L_0x138049838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcbc30 .functor PMOS 1, L_0x138049838, RS_0x15803fb20, C4<0>, C4<0>;
L_0x138049880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcbce0 .functor PMOS 1, L_0x138049880, RS_0x15803fb20, C4<0>, C4<0>;
v0x153a4a7c0_0 .net/2s *"_ivl_0", 0 0, L_0x1380497f0;  1 drivers
v0x153a4a870_0 .net/2s *"_ivl_2", 0 0, L_0x138049838;  1 drivers
v0x153a4a920_0 .net/2s *"_ivl_4", 0 0, L_0x138049880;  1 drivers
v0x153a4a9e0_0 .net8 "a", 0 0, RS_0x15803fb20;  alias, 3 drivers, strength-aware
v0x153a4aa90_0 .net8 "b", 0 0, RS_0x15803fb20;  alias, 3 drivers, strength-aware
v0x153a4aba0_0 .net8 "o1", 0 0, L_0x142fcb990;  1 drivers, strength-aware
v0x153a4ac30_0 .net8 "out", 0 0, RS_0x15803fca0;  alias, 3 drivers, strength-aware
S_0x153a4af90 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x153a48680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a4b910_0 .net "a", 0 0, L_0x142fd1410;  alias, 1 drivers
v0x153a4b9b0_0 .net8 "out", 0 0, RS_0x15803fac0;  alias, 3 drivers, strength-aware
S_0x153a4b180 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a4af90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380493b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fca430 .functor NMOS 1, L_0x1380493b8, L_0x142fd1410, C4<0>, C4<0>;
L_0x142fca520 .functor NMOS 1, L_0x142fca430, L_0x142fd1410, C4<0>, C4<0>;
L_0x138049400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fca5d0 .functor PMOS 1, L_0x138049400, L_0x142fd1410, C4<0>, C4<0>;
L_0x138049448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fca6c0 .functor PMOS 1, L_0x138049448, L_0x142fd1410, C4<0>, C4<0>;
v0x153a4b3c0_0 .net/2s *"_ivl_0", 0 0, L_0x1380493b8;  1 drivers
v0x153a4b480_0 .net/2s *"_ivl_2", 0 0, L_0x138049400;  1 drivers
v0x153a4b530_0 .net/2s *"_ivl_4", 0 0, L_0x138049448;  1 drivers
v0x153a4b5f0_0 .net "a", 0 0, L_0x142fd1410;  alias, 1 drivers
v0x153a4b700_0 .net "b", 0 0, L_0x142fd1410;  alias, 1 drivers
v0x153a4b790_0 .net8 "o1", 0 0, L_0x142fca430;  1 drivers, strength-aware
v0x153a4b830_0 .net8 "out", 0 0, RS_0x15803fac0;  alias, 3 drivers, strength-aware
S_0x153a4ba50 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x153a48680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a4c3d0_0 .net "a", 0 0, L_0x142fca2f0;  alias, 1 drivers
v0x153a4c470_0 .net8 "out", 0 0, RS_0x15803f700;  alias, 3 drivers, strength-aware
S_0x153a4bc40 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a4ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138049490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fca790 .functor NMOS 1, L_0x138049490, L_0x142fca2f0, C4<0>, C4<0>;
L_0x142fca880 .functor NMOS 1, L_0x142fca790, L_0x142fca2f0, C4<0>, C4<0>;
L_0x1380494d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fca930 .functor PMOS 1, L_0x1380494d8, L_0x142fca2f0, C4<0>, C4<0>;
L_0x138049520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcaa20 .functor PMOS 1, L_0x138049520, L_0x142fca2f0, C4<0>, C4<0>;
v0x153a4be80_0 .net/2s *"_ivl_0", 0 0, L_0x138049490;  1 drivers
v0x153a4bf40_0 .net/2s *"_ivl_2", 0 0, L_0x1380494d8;  1 drivers
v0x153a4bff0_0 .net/2s *"_ivl_4", 0 0, L_0x138049520;  1 drivers
v0x153a4c0b0_0 .net "a", 0 0, L_0x142fca2f0;  alias, 1 drivers
v0x153a4c1c0_0 .net "b", 0 0, L_0x142fca2f0;  alias, 1 drivers
v0x153a4c250_0 .net8 "o1", 0 0, L_0x142fca790;  1 drivers, strength-aware
v0x153a4c2f0_0 .net8 "out", 0 0, RS_0x15803f700;  alias, 3 drivers, strength-aware
S_0x153a4c510 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x153a48680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a4dd20_0 .net8 "a", 0 0, RS_0x15803f8e0;  alias, 3 drivers, strength-aware
v0x153a4de40_0 .net8 "b", 0 0, RS_0x15803fca0;  alias, 3 drivers, strength-aware
RS_0x158040210 .resolv tri, L_0x142fcbf60, L_0x142fcc010, L_0x142fcc180;
v0x153a4df50_0 .net8 "nand_out1", 0 0, RS_0x158040210;  3 drivers, strength-aware
RS_0x158040390 .resolv tri, L_0x142fcc340, L_0x142fcc3f0, L_0x142fcc560;
v0x153a4dfe0_0 .net8 "nand_out2", 0 0, RS_0x158040390;  3 drivers, strength-aware
v0x153a4e0b0_0 .net8 "out", 0 0, RS_0x158040510;  alias, 3 drivers, strength-aware
S_0x153a4c760 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153a4c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380498c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fcbe90 .functor NMOS 1, L_0x1380498c8, RS_0x15803f8e0, C4<0>, C4<0>;
L_0x142fcbf60 .functor NMOS 1, L_0x142fcbe90, RS_0x15803f8e0, C4<0>, C4<0>;
L_0x138049910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcc010 .functor PMOS 1, L_0x138049910, RS_0x15803f8e0, C4<0>, C4<0>;
L_0x138049958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcc180 .functor PMOS 1, L_0x138049958, RS_0x15803f8e0, C4<0>, C4<0>;
v0x153a4c990_0 .net/2s *"_ivl_0", 0 0, L_0x1380498c8;  1 drivers
v0x153a4ca50_0 .net/2s *"_ivl_2", 0 0, L_0x138049910;  1 drivers
v0x153a4cb00_0 .net/2s *"_ivl_4", 0 0, L_0x138049958;  1 drivers
v0x153a4cbc0_0 .net8 "a", 0 0, RS_0x15803f8e0;  alias, 3 drivers, strength-aware
v0x153a4cc90_0 .net8 "b", 0 0, RS_0x15803f8e0;  alias, 3 drivers, strength-aware
v0x153a4cd60_0 .net8 "o1", 0 0, L_0x142fcbe90;  1 drivers, strength-aware
v0x153a4cdf0_0 .net8 "out", 0 0, RS_0x158040210;  alias, 3 drivers, strength-aware
S_0x153a4ceb0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153a4c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380499a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fcc250 .functor NMOS 1, L_0x1380499a0, RS_0x15803fca0, C4<0>, C4<0>;
L_0x142fcc340 .functor NMOS 1, L_0x142fcc250, RS_0x15803fca0, C4<0>, C4<0>;
L_0x1380499e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcc3f0 .functor PMOS 1, L_0x1380499e8, RS_0x15803fca0, C4<0>, C4<0>;
L_0x138049a30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcc560 .functor PMOS 1, L_0x138049a30, RS_0x15803fca0, C4<0>, C4<0>;
v0x153a4d0d0_0 .net/2s *"_ivl_0", 0 0, L_0x1380499a0;  1 drivers
v0x153a4d180_0 .net/2s *"_ivl_2", 0 0, L_0x1380499e8;  1 drivers
v0x153a4d230_0 .net/2s *"_ivl_4", 0 0, L_0x138049a30;  1 drivers
v0x153a4d2f0_0 .net8 "a", 0 0, RS_0x15803fca0;  alias, 3 drivers, strength-aware
v0x153a4d3c0_0 .net8 "b", 0 0, RS_0x15803fca0;  alias, 3 drivers, strength-aware
v0x153a4d490_0 .net8 "o1", 0 0, L_0x142fcc250;  1 drivers, strength-aware
v0x153a4d520_0 .net8 "out", 0 0, RS_0x158040390;  alias, 3 drivers, strength-aware
S_0x153a4d5e0 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153a4c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138049a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fcc630 .functor NMOS 1, L_0x138049a78, RS_0x158040390, C4<0>, C4<0>;
L_0x142fcc720 .functor NMOS 1, L_0x142fcc630, RS_0x158040210, C4<0>, C4<0>;
L_0x138049ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcc7d0 .functor PMOS 1, L_0x138049ac0, RS_0x158040210, C4<0>, C4<0>;
L_0x138049b08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcc8c0 .functor PMOS 1, L_0x138049b08, RS_0x158040390, C4<0>, C4<0>;
v0x153a4d810_0 .net/2s *"_ivl_0", 0 0, L_0x138049a78;  1 drivers
v0x153a4d8c0_0 .net/2s *"_ivl_2", 0 0, L_0x138049ac0;  1 drivers
v0x153a4d970_0 .net/2s *"_ivl_4", 0 0, L_0x138049b08;  1 drivers
v0x153a4da30_0 .net8 "a", 0 0, RS_0x158040210;  alias, 3 drivers, strength-aware
v0x153a4dae0_0 .net8 "b", 0 0, RS_0x158040390;  alias, 3 drivers, strength-aware
v0x153a4dbb0_0 .net8 "o1", 0 0, L_0x142fcc630;  1 drivers, strength-aware
v0x153a4dc40_0 .net8 "out", 0 0, RS_0x158040510;  alias, 3 drivers, strength-aware
S_0x153a4eaf0 .scope module, "ha2" "HalfAdder" 5 6, 6 3 0, S_0x153a46e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x153a56030_0 .net8 "a", 0 0, RS_0x158040510;  alias, 3 drivers, strength-aware
v0x153a560c0_0 .net "b", 0 0, L_0x142fd1560;  alias, 1 drivers
v0x153a56250_0 .net8 "carry", 0 0, RS_0x158040a20;  alias, 3 drivers, strength-aware
v0x153a562e0_0 .net8 "sum", 0 0, RS_0x158041a10;  alias, 3 drivers, strength-aware
S_0x153a4ec60 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x153a4eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a4fd20_0 .net8 "a", 0 0, RS_0x158040510;  alias, 3 drivers, strength-aware
v0x153a4fdc0_0 .net "b", 0 0, L_0x142fd1560;  alias, 1 drivers
RS_0x1580408a0 .resolv tri, L_0x142fd00a0, L_0x142fd01d0, L_0x142fd02c0;
v0x153a4fe60_0 .net8 "nand_out", 0 0, RS_0x1580408a0;  3 drivers, strength-aware
v0x153a4ff10_0 .net8 "out", 0 0, RS_0x158040a20;  alias, 3 drivers, strength-aware
S_0x153a4ee70 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a4ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804a498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fcfdb0 .functor NMOS 1, L_0x13804a498, L_0x142fd1560, C4<0>, C4<0>;
L_0x142fd00a0 .functor NMOS 1, L_0x142fcfdb0, RS_0x158040510, C4<0>, C4<0>;
L_0x13804a4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd01d0 .functor PMOS 1, L_0x13804a4e0, RS_0x158040510, C4<0>, C4<0>;
L_0x13804a528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd02c0 .functor PMOS 1, L_0x13804a528, L_0x142fd1560, C4<0>, C4<0>;
v0x153a4f0a0_0 .net/2s *"_ivl_0", 0 0, L_0x13804a498;  1 drivers
v0x153a4f150_0 .net/2s *"_ivl_2", 0 0, L_0x13804a4e0;  1 drivers
v0x153a4f200_0 .net/2s *"_ivl_4", 0 0, L_0x13804a528;  1 drivers
v0x153a4f2c0_0 .net8 "a", 0 0, RS_0x158040510;  alias, 3 drivers, strength-aware
v0x153a4f3d0_0 .net "b", 0 0, L_0x142fd1560;  alias, 1 drivers
v0x153a4f470_0 .net8 "o1", 0 0, L_0x142fcfdb0;  1 drivers, strength-aware
v0x153a4f510_0 .net8 "out", 0 0, RS_0x1580408a0;  alias, 3 drivers, strength-aware
S_0x153a4f5e0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a4ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804a570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd0390 .functor NMOS 1, L_0x13804a570, RS_0x1580408a0, C4<0>, C4<0>;
L_0x142fd0480 .functor NMOS 1, L_0x142fd0390, RS_0x1580408a0, C4<0>, C4<0>;
L_0x13804a5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd0630 .functor PMOS 1, L_0x13804a5b8, RS_0x1580408a0, C4<0>, C4<0>;
L_0x13804a600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd07e0 .functor PMOS 1, L_0x13804a600, RS_0x1580408a0, C4<0>, C4<0>;
v0x153a4f800_0 .net/2s *"_ivl_0", 0 0, L_0x13804a570;  1 drivers
v0x153a4f8b0_0 .net/2s *"_ivl_2", 0 0, L_0x13804a5b8;  1 drivers
v0x153a4f960_0 .net/2s *"_ivl_4", 0 0, L_0x13804a600;  1 drivers
v0x153a4fa20_0 .net8 "a", 0 0, RS_0x1580408a0;  alias, 3 drivers, strength-aware
v0x153a4fad0_0 .net8 "b", 0 0, RS_0x1580408a0;  alias, 3 drivers, strength-aware
v0x153a4fbe0_0 .net8 "o1", 0 0, L_0x142fd0390;  1 drivers, strength-aware
v0x153a4fc70_0 .net8 "out", 0 0, RS_0x158040a20;  alias, 3 drivers, strength-aware
S_0x153a4ffe0 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x153a4eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a55b00_0 .net8 "a", 0 0, RS_0x158040510;  alias, 3 drivers, strength-aware
RS_0x158040de0 .resolv tri, L_0x142fce4e0, L_0x142fce690, L_0x142fce740;
v0x153a55b90_0 .net8 "and1_out", 0 0, RS_0x158040de0;  3 drivers, strength-aware
RS_0x1580411a0 .resolv tri, L_0x142fceea0, L_0x142fcf050, L_0x142fcf100;
v0x153a55c20_0 .net8 "and2_out", 0 0, RS_0x1580411a0;  3 drivers, strength-aware
v0x153a55cb0_0 .net "b", 0 0, L_0x142fd1560;  alias, 1 drivers
RS_0x158040fc0 .resolv tri, L_0x142fcd940, L_0x142fcd9f0, L_0x142fcdae0;
v0x153a55d40_0 .net8 "not_a", 0 0, RS_0x158040fc0;  3 drivers, strength-aware
RS_0x158040c00 .resolv tri, L_0x142fcdca0, L_0x142fcdd50, L_0x142fcde40;
v0x153a55e90_0 .net8 "not_b", 0 0, RS_0x158040c00;  3 drivers, strength-aware
v0x153a55fa0_0 .net8 "out", 0 0, RS_0x158041a10;  alias, 3 drivers, strength-aware
S_0x153a501f0 .scope module, "and1" "And" 7 30, 7 3 0, S_0x153a4ffe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a512b0_0 .net8 "a", 0 0, RS_0x158040510;  alias, 3 drivers, strength-aware
v0x153a51350_0 .net8 "b", 0 0, RS_0x158040c00;  alias, 3 drivers, strength-aware
RS_0x158040c60 .resolv tri, L_0x142fce100, L_0x142fce230, L_0x142fce320;
v0x153a513f0_0 .net8 "nand_out", 0 0, RS_0x158040c60;  3 drivers, strength-aware
v0x153a514a0_0 .net8 "out", 0 0, RS_0x158040de0;  alias, 3 drivers, strength-aware
S_0x153a50420 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a501f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138049eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fcdf10 .functor NMOS 1, L_0x138049eb0, RS_0x158040c00, C4<0>, C4<0>;
L_0x142fce100 .functor NMOS 1, L_0x142fcdf10, RS_0x158040510, C4<0>, C4<0>;
L_0x138049ef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fce230 .functor PMOS 1, L_0x138049ef8, RS_0x158040510, C4<0>, C4<0>;
L_0x138049f40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fce320 .functor PMOS 1, L_0x138049f40, RS_0x158040c00, C4<0>, C4<0>;
v0x153a50660_0 .net/2s *"_ivl_0", 0 0, L_0x138049eb0;  1 drivers
v0x153a50720_0 .net/2s *"_ivl_2", 0 0, L_0x138049ef8;  1 drivers
v0x153a507d0_0 .net/2s *"_ivl_4", 0 0, L_0x138049f40;  1 drivers
v0x153a50890_0 .net8 "a", 0 0, RS_0x158040510;  alias, 3 drivers, strength-aware
v0x153a50920_0 .net8 "b", 0 0, RS_0x158040c00;  alias, 3 drivers, strength-aware
v0x153a50a00_0 .net8 "o1", 0 0, L_0x142fcdf10;  1 drivers, strength-aware
v0x153a50aa0_0 .net8 "out", 0 0, RS_0x158040c60;  alias, 3 drivers, strength-aware
S_0x153a50b70 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a501f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138049f88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fce3f0 .functor NMOS 1, L_0x138049f88, RS_0x158040c60, C4<0>, C4<0>;
L_0x142fce4e0 .functor NMOS 1, L_0x142fce3f0, RS_0x158040c60, C4<0>, C4<0>;
L_0x138049fd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fce690 .functor PMOS 1, L_0x138049fd0, RS_0x158040c60, C4<0>, C4<0>;
L_0x13804a018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fce740 .functor PMOS 1, L_0x13804a018, RS_0x158040c60, C4<0>, C4<0>;
v0x153a50d90_0 .net/2s *"_ivl_0", 0 0, L_0x138049f88;  1 drivers
v0x153a50e40_0 .net/2s *"_ivl_2", 0 0, L_0x138049fd0;  1 drivers
v0x153a50ef0_0 .net/2s *"_ivl_4", 0 0, L_0x13804a018;  1 drivers
v0x153a50fb0_0 .net8 "a", 0 0, RS_0x158040c60;  alias, 3 drivers, strength-aware
v0x153a51060_0 .net8 "b", 0 0, RS_0x158040c60;  alias, 3 drivers, strength-aware
v0x153a51170_0 .net8 "o1", 0 0, L_0x142fce3f0;  1 drivers, strength-aware
v0x153a51200_0 .net8 "out", 0 0, RS_0x158040de0;  alias, 3 drivers, strength-aware
S_0x153a51570 .scope module, "and2" "And" 7 31, 7 3 0, S_0x153a4ffe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a52620_0 .net8 "a", 0 0, RS_0x158040fc0;  alias, 3 drivers, strength-aware
v0x153a526c0_0 .net "b", 0 0, L_0x142fd1560;  alias, 1 drivers
RS_0x158041020 .resolv tri, L_0x142fce9c0, L_0x142fcebf0, L_0x142fcece0;
v0x153a52750_0 .net8 "nand_out", 0 0, RS_0x158041020;  3 drivers, strength-aware
v0x153a52800_0 .net8 "out", 0 0, RS_0x1580411a0;  alias, 3 drivers, strength-aware
S_0x153a51780 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a51570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fce8f0 .functor NMOS 1, L_0x13804a060, L_0x142fd1560, C4<0>, C4<0>;
L_0x142fce9c0 .functor NMOS 1, L_0x142fce8f0, RS_0x158040fc0, C4<0>, C4<0>;
L_0x13804a0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcebf0 .functor PMOS 1, L_0x13804a0a8, RS_0x158040fc0, C4<0>, C4<0>;
L_0x13804a0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcece0 .functor PMOS 1, L_0x13804a0f0, L_0x142fd1560, C4<0>, C4<0>;
v0x153a519b0_0 .net/2s *"_ivl_0", 0 0, L_0x13804a060;  1 drivers
v0x153a51a70_0 .net/2s *"_ivl_2", 0 0, L_0x13804a0a8;  1 drivers
v0x153a51b20_0 .net/2s *"_ivl_4", 0 0, L_0x13804a0f0;  1 drivers
v0x153a51be0_0 .net8 "a", 0 0, RS_0x158040fc0;  alias, 3 drivers, strength-aware
v0x153a51c80_0 .net "b", 0 0, L_0x142fd1560;  alias, 1 drivers
v0x153a51d90_0 .net8 "o1", 0 0, L_0x142fce8f0;  1 drivers, strength-aware
v0x153a51e20_0 .net8 "out", 0 0, RS_0x158041020;  alias, 3 drivers, strength-aware
S_0x153a51ee0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a51570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804a138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fcedb0 .functor NMOS 1, L_0x13804a138, RS_0x158041020, C4<0>, C4<0>;
L_0x142fceea0 .functor NMOS 1, L_0x142fcedb0, RS_0x158041020, C4<0>, C4<0>;
L_0x13804a180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcf050 .functor PMOS 1, L_0x13804a180, RS_0x158041020, C4<0>, C4<0>;
L_0x13804a1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcf100 .functor PMOS 1, L_0x13804a1c8, RS_0x158041020, C4<0>, C4<0>;
v0x153a52100_0 .net/2s *"_ivl_0", 0 0, L_0x13804a138;  1 drivers
v0x153a521b0_0 .net/2s *"_ivl_2", 0 0, L_0x13804a180;  1 drivers
v0x153a52260_0 .net/2s *"_ivl_4", 0 0, L_0x13804a1c8;  1 drivers
v0x153a52320_0 .net8 "a", 0 0, RS_0x158041020;  alias, 3 drivers, strength-aware
v0x153a523d0_0 .net8 "b", 0 0, RS_0x158041020;  alias, 3 drivers, strength-aware
v0x153a524e0_0 .net8 "o1", 0 0, L_0x142fcedb0;  1 drivers, strength-aware
v0x153a52570_0 .net8 "out", 0 0, RS_0x1580411a0;  alias, 3 drivers, strength-aware
S_0x153a528d0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x153a4ffe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a532b0_0 .net8 "a", 0 0, RS_0x158040510;  alias, 3 drivers, strength-aware
v0x153a53340_0 .net8 "out", 0 0, RS_0x158040fc0;  alias, 3 drivers, strength-aware
S_0x153a52ac0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a528d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138049d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fcd870 .functor NMOS 1, L_0x138049d00, RS_0x158040510, C4<0>, C4<0>;
L_0x142fcd940 .functor NMOS 1, L_0x142fcd870, RS_0x158040510, C4<0>, C4<0>;
L_0x138049d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcd9f0 .functor PMOS 1, L_0x138049d48, RS_0x158040510, C4<0>, C4<0>;
L_0x138049d90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcdae0 .functor PMOS 1, L_0x138049d90, RS_0x158040510, C4<0>, C4<0>;
v0x153a52d00_0 .net/2s *"_ivl_0", 0 0, L_0x138049d00;  1 drivers
v0x153a52dc0_0 .net/2s *"_ivl_2", 0 0, L_0x138049d48;  1 drivers
v0x153a52e70_0 .net/2s *"_ivl_4", 0 0, L_0x138049d90;  1 drivers
v0x153a52f30_0 .net8 "a", 0 0, RS_0x158040510;  alias, 3 drivers, strength-aware
v0x153a530c0_0 .net8 "b", 0 0, RS_0x158040510;  alias, 3 drivers, strength-aware
v0x153a53190_0 .net8 "o1", 0 0, L_0x142fcd870;  1 drivers, strength-aware
v0x153a53220_0 .net8 "out", 0 0, RS_0x158040fc0;  alias, 3 drivers, strength-aware
S_0x153a533d0 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x153a4ffe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a53d50_0 .net "a", 0 0, L_0x142fd1560;  alias, 1 drivers
v0x153a53df0_0 .net8 "out", 0 0, RS_0x158040c00;  alias, 3 drivers, strength-aware
S_0x153a535c0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a533d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138049dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fcdbb0 .functor NMOS 1, L_0x138049dd8, L_0x142fd1560, C4<0>, C4<0>;
L_0x142fcdca0 .functor NMOS 1, L_0x142fcdbb0, L_0x142fd1560, C4<0>, C4<0>;
L_0x138049e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcdd50 .functor PMOS 1, L_0x138049e20, L_0x142fd1560, C4<0>, C4<0>;
L_0x138049e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcde40 .functor PMOS 1, L_0x138049e68, L_0x142fd1560, C4<0>, C4<0>;
v0x153a53800_0 .net/2s *"_ivl_0", 0 0, L_0x138049dd8;  1 drivers
v0x153a538c0_0 .net/2s *"_ivl_2", 0 0, L_0x138049e20;  1 drivers
v0x153a53970_0 .net/2s *"_ivl_4", 0 0, L_0x138049e68;  1 drivers
v0x153a53a30_0 .net "a", 0 0, L_0x142fd1560;  alias, 1 drivers
v0x153a53b40_0 .net "b", 0 0, L_0x142fd1560;  alias, 1 drivers
v0x153a53bd0_0 .net8 "o1", 0 0, L_0x142fcdbb0;  1 drivers, strength-aware
v0x153a53c70_0 .net8 "out", 0 0, RS_0x158040c00;  alias, 3 drivers, strength-aware
S_0x153a53e90 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x153a4ffe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a556a0_0 .net8 "a", 0 0, RS_0x158040de0;  alias, 3 drivers, strength-aware
v0x153a557c0_0 .net8 "b", 0 0, RS_0x1580411a0;  alias, 3 drivers, strength-aware
RS_0x158041710 .resolv tri, L_0x142fcf380, L_0x142fcf430, L_0x142fcf5a0;
v0x153a558d0_0 .net8 "nand_out1", 0 0, RS_0x158041710;  3 drivers, strength-aware
RS_0x158041890 .resolv tri, L_0x142fcf760, L_0x142fcf810, L_0x142fcf980;
v0x153a55960_0 .net8 "nand_out2", 0 0, RS_0x158041890;  3 drivers, strength-aware
v0x153a55a30_0 .net8 "out", 0 0, RS_0x158041a10;  alias, 3 drivers, strength-aware
S_0x153a540e0 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153a53e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804a210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fcf2b0 .functor NMOS 1, L_0x13804a210, RS_0x158040de0, C4<0>, C4<0>;
L_0x142fcf380 .functor NMOS 1, L_0x142fcf2b0, RS_0x158040de0, C4<0>, C4<0>;
L_0x13804a258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcf430 .functor PMOS 1, L_0x13804a258, RS_0x158040de0, C4<0>, C4<0>;
L_0x13804a2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcf5a0 .functor PMOS 1, L_0x13804a2a0, RS_0x158040de0, C4<0>, C4<0>;
v0x153a54310_0 .net/2s *"_ivl_0", 0 0, L_0x13804a210;  1 drivers
v0x153a543d0_0 .net/2s *"_ivl_2", 0 0, L_0x13804a258;  1 drivers
v0x153a54480_0 .net/2s *"_ivl_4", 0 0, L_0x13804a2a0;  1 drivers
v0x153a54540_0 .net8 "a", 0 0, RS_0x158040de0;  alias, 3 drivers, strength-aware
v0x153a54610_0 .net8 "b", 0 0, RS_0x158040de0;  alias, 3 drivers, strength-aware
v0x153a546e0_0 .net8 "o1", 0 0, L_0x142fcf2b0;  1 drivers, strength-aware
v0x153a54770_0 .net8 "out", 0 0, RS_0x158041710;  alias, 3 drivers, strength-aware
S_0x153a54830 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153a53e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804a2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fcf670 .functor NMOS 1, L_0x13804a2e8, RS_0x1580411a0, C4<0>, C4<0>;
L_0x142fcf760 .functor NMOS 1, L_0x142fcf670, RS_0x1580411a0, C4<0>, C4<0>;
L_0x13804a330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcf810 .functor PMOS 1, L_0x13804a330, RS_0x1580411a0, C4<0>, C4<0>;
L_0x13804a378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcf980 .functor PMOS 1, L_0x13804a378, RS_0x1580411a0, C4<0>, C4<0>;
v0x153a54a50_0 .net/2s *"_ivl_0", 0 0, L_0x13804a2e8;  1 drivers
v0x153a54b00_0 .net/2s *"_ivl_2", 0 0, L_0x13804a330;  1 drivers
v0x153a54bb0_0 .net/2s *"_ivl_4", 0 0, L_0x13804a378;  1 drivers
v0x153a54c70_0 .net8 "a", 0 0, RS_0x1580411a0;  alias, 3 drivers, strength-aware
v0x153a54d40_0 .net8 "b", 0 0, RS_0x1580411a0;  alias, 3 drivers, strength-aware
v0x153a54e10_0 .net8 "o1", 0 0, L_0x142fcf670;  1 drivers, strength-aware
v0x153a54ea0_0 .net8 "out", 0 0, RS_0x158041890;  alias, 3 drivers, strength-aware
S_0x153a54f60 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153a53e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804a3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fcfa50 .functor NMOS 1, L_0x13804a3c0, RS_0x158041890, C4<0>, C4<0>;
L_0x142fcfb40 .functor NMOS 1, L_0x142fcfa50, RS_0x158041710, C4<0>, C4<0>;
L_0x13804a408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcfbf0 .functor PMOS 1, L_0x13804a408, RS_0x158041710, C4<0>, C4<0>;
L_0x13804a450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fcfce0 .functor PMOS 1, L_0x13804a450, RS_0x158041890, C4<0>, C4<0>;
v0x153a55190_0 .net/2s *"_ivl_0", 0 0, L_0x13804a3c0;  1 drivers
v0x153a55240_0 .net/2s *"_ivl_2", 0 0, L_0x13804a408;  1 drivers
v0x153a552f0_0 .net/2s *"_ivl_4", 0 0, L_0x13804a450;  1 drivers
v0x153a553b0_0 .net8 "a", 0 0, RS_0x158041710;  alias, 3 drivers, strength-aware
v0x153a55460_0 .net8 "b", 0 0, RS_0x158041890;  alias, 3 drivers, strength-aware
v0x153a55530_0 .net8 "o1", 0 0, L_0x142fcfa50;  1 drivers, strength-aware
v0x153a555c0_0 .net8 "out", 0 0, RS_0x158041a10;  alias, 3 drivers, strength-aware
S_0x153a56370 .scope module, "or_gate" "Or" 5 7, 7 9 0, S_0x153a46e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a57b20_0 .net8 "a", 0 0, RS_0x15803f520;  alias, 3 drivers, strength-aware
v0x153a57bc0_0 .net8 "b", 0 0, RS_0x158040a20;  alias, 3 drivers, strength-aware
RS_0x158041d70 .resolv tri, L_0x142fd0960, L_0x142fd0a10, L_0x142fd0b80;
v0x153a57c60_0 .net8 "nand_out1", 0 0, RS_0x158041d70;  3 drivers, strength-aware
RS_0x158041ef0 .resolv tri, L_0x142fd0d40, L_0x142fd0df0, L_0x142fd0f60;
v0x153a57d30_0 .net8 "nand_out2", 0 0, RS_0x158041ef0;  3 drivers, strength-aware
v0x153a57e00_0 .net8 "out", 0 0, RS_0x158042070;  alias, 3 drivers, strength-aware
S_0x153a56530 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153a56370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804a648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd0890 .functor NMOS 1, L_0x13804a648, RS_0x15803f520, C4<0>, C4<0>;
L_0x142fd0960 .functor NMOS 1, L_0x142fd0890, RS_0x15803f520, C4<0>, C4<0>;
L_0x13804a690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd0a10 .functor PMOS 1, L_0x13804a690, RS_0x15803f520, C4<0>, C4<0>;
L_0x13804a6d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd0b80 .functor PMOS 1, L_0x13804a6d8, RS_0x15803f520, C4<0>, C4<0>;
v0x153a56760_0 .net/2s *"_ivl_0", 0 0, L_0x13804a648;  1 drivers
v0x153a56810_0 .net/2s *"_ivl_2", 0 0, L_0x13804a690;  1 drivers
v0x153a568c0_0 .net/2s *"_ivl_4", 0 0, L_0x13804a6d8;  1 drivers
v0x153a56980_0 .net8 "a", 0 0, RS_0x15803f520;  alias, 3 drivers, strength-aware
v0x153a56a10_0 .net8 "b", 0 0, RS_0x15803f520;  alias, 3 drivers, strength-aware
v0x153a56b60_0 .net8 "o1", 0 0, L_0x142fd0890;  1 drivers, strength-aware
v0x153a56bf0_0 .net8 "out", 0 0, RS_0x158041d70;  alias, 3 drivers, strength-aware
S_0x153a56cd0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153a56370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804a720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd0c50 .functor NMOS 1, L_0x13804a720, RS_0x158040a20, C4<0>, C4<0>;
L_0x142fd0d40 .functor NMOS 1, L_0x142fd0c50, RS_0x158040a20, C4<0>, C4<0>;
L_0x13804a768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd0df0 .functor PMOS 1, L_0x13804a768, RS_0x158040a20, C4<0>, C4<0>;
L_0x13804a7b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd0f60 .functor PMOS 1, L_0x13804a7b0, RS_0x158040a20, C4<0>, C4<0>;
v0x153a56ee0_0 .net/2s *"_ivl_0", 0 0, L_0x13804a720;  1 drivers
v0x153a56f70_0 .net/2s *"_ivl_2", 0 0, L_0x13804a768;  1 drivers
v0x153a57010_0 .net/2s *"_ivl_4", 0 0, L_0x13804a7b0;  1 drivers
v0x153a570d0_0 .net8 "a", 0 0, RS_0x158040a20;  alias, 3 drivers, strength-aware
v0x153a57160_0 .net8 "b", 0 0, RS_0x158040a20;  alias, 3 drivers, strength-aware
v0x153a572b0_0 .net8 "o1", 0 0, L_0x142fd0c50;  1 drivers, strength-aware
v0x153a57340_0 .net8 "out", 0 0, RS_0x158041ef0;  alias, 3 drivers, strength-aware
S_0x153a57420 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153a56370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804a7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd1030 .functor NMOS 1, L_0x13804a7f8, RS_0x158041ef0, C4<0>, C4<0>;
L_0x142fd1120 .functor NMOS 1, L_0x142fd1030, RS_0x158041d70, C4<0>, C4<0>;
L_0x13804a840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd11d0 .functor PMOS 1, L_0x13804a840, RS_0x158041d70, C4<0>, C4<0>;
L_0x13804a888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd1340 .functor PMOS 1, L_0x13804a888, RS_0x158041ef0, C4<0>, C4<0>;
v0x153a57630_0 .net/2s *"_ivl_0", 0 0, L_0x13804a7f8;  1 drivers
v0x153a576c0_0 .net/2s *"_ivl_2", 0 0, L_0x13804a840;  1 drivers
v0x153a57770_0 .net/2s *"_ivl_4", 0 0, L_0x13804a888;  1 drivers
v0x153a57830_0 .net8 "a", 0 0, RS_0x158041d70;  alias, 3 drivers, strength-aware
v0x153a578e0_0 .net8 "b", 0 0, RS_0x158041ef0;  alias, 3 drivers, strength-aware
v0x153a579b0_0 .net8 "o1", 0 0, L_0x142fd1030;  1 drivers, strength-aware
v0x153a57a40_0 .net8 "out", 0 0, RS_0x158042070;  alias, 3 drivers, strength-aware
S_0x153a58480 .scope module, "fa8" "FullAdder" 4 22, 5 3 0, S_0x152e13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x15392c410_0 .net "a", 0 0, L_0x142fd85f0;  1 drivers
v0x15392c4a0_0 .net "b", 0 0, L_0x142fd8690;  1 drivers
RS_0x158042550 .resolv tri, L_0x142fd4640, L_0x142fd47f0, L_0x142fd49a0;
v0x15392c530_0 .net8 "carry1", 0 0, RS_0x158042550;  3 drivers, strength-aware
RS_0x158043a50 .resolv tri, L_0x142fd7660, L_0x142fd7810, L_0x142fd79c0;
v0x15392c5c0_0 .net8 "carry2", 0 0, RS_0x158043a50;  3 drivers, strength-aware
v0x15392c650_0 .net "cin", 0 0, L_0x142fd8800;  1 drivers
v0x15392c720_0 .net8 "cout", 0 0, RS_0x1580450a0;  3 drivers, strength-aware
v0x15392c7f0_0 .net8 "sum", 0 0, RS_0x158044a40;  3 drivers, strength-aware
RS_0x158043540 .resolv tri, L_0x142fd3900, L_0x142fd39b0, L_0x142fd3aa0;
v0x15392c900_0 .net8 "sum1", 0 0, RS_0x158043540;  3 drivers, strength-aware
S_0x153a586c0 .scope module, "ha1" "HalfAdder" 5 5, 6 3 0, S_0x153a58480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x153a5fca0_0 .net "a", 0 0, L_0x142fd85f0;  alias, 1 drivers
v0x153a5fe30_0 .net "b", 0 0, L_0x142fd8690;  alias, 1 drivers
v0x153a5ffc0_0 .net8 "carry", 0 0, RS_0x158042550;  alias, 3 drivers, strength-aware
v0x153a60050_0 .net8 "sum", 0 0, RS_0x158043540;  alias, 3 drivers, strength-aware
S_0x153a588e0 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x153a586c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a599a0_0 .net "a", 0 0, L_0x142fd85f0;  alias, 1 drivers
v0x153a59a40_0 .net "b", 0 0, L_0x142fd8690;  alias, 1 drivers
RS_0x1580423d0 .resolv tri, L_0x142fd4060, L_0x142fd4390, L_0x142fd4480;
v0x153a59af0_0 .net8 "nand_out", 0 0, RS_0x1580423d0;  3 drivers, strength-aware
v0x153a59ba0_0 .net8 "out", 0 0, RS_0x158042550;  alias, 3 drivers, strength-aware
S_0x153a58b10 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a588e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804b068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd3d70 .functor NMOS 1, L_0x13804b068, L_0x142fd8690, C4<0>, C4<0>;
L_0x142fd4060 .functor NMOS 1, L_0x142fd3d70, L_0x142fd85f0, C4<0>, C4<0>;
L_0x13804b0b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd4390 .functor PMOS 1, L_0x13804b0b0, L_0x142fd85f0, C4<0>, C4<0>;
L_0x13804b0f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd4480 .functor PMOS 1, L_0x13804b0f8, L_0x142fd8690, C4<0>, C4<0>;
v0x153a58d40_0 .net/2s *"_ivl_0", 0 0, L_0x13804b068;  1 drivers
v0x153a58e00_0 .net/2s *"_ivl_2", 0 0, L_0x13804b0b0;  1 drivers
v0x153a58eb0_0 .net/2s *"_ivl_4", 0 0, L_0x13804b0f8;  1 drivers
v0x153a58f70_0 .net "a", 0 0, L_0x142fd85f0;  alias, 1 drivers
v0x153a59010_0 .net "b", 0 0, L_0x142fd8690;  alias, 1 drivers
v0x153a590f0_0 .net8 "o1", 0 0, L_0x142fd3d70;  1 drivers, strength-aware
v0x153a59190_0 .net8 "out", 0 0, RS_0x1580423d0;  alias, 3 drivers, strength-aware
S_0x153a59260 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a588e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804b140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd4550 .functor NMOS 1, L_0x13804b140, RS_0x1580423d0, C4<0>, C4<0>;
L_0x142fd4640 .functor NMOS 1, L_0x142fd4550, RS_0x1580423d0, C4<0>, C4<0>;
L_0x13804b188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd47f0 .functor PMOS 1, L_0x13804b188, RS_0x1580423d0, C4<0>, C4<0>;
L_0x13804b1d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd49a0 .functor PMOS 1, L_0x13804b1d0, RS_0x1580423d0, C4<0>, C4<0>;
v0x153a59480_0 .net/2s *"_ivl_0", 0 0, L_0x13804b140;  1 drivers
v0x153a59530_0 .net/2s *"_ivl_2", 0 0, L_0x13804b188;  1 drivers
v0x153a595e0_0 .net/2s *"_ivl_4", 0 0, L_0x13804b1d0;  1 drivers
v0x153a596a0_0 .net8 "a", 0 0, RS_0x1580423d0;  alias, 3 drivers, strength-aware
v0x153a59750_0 .net8 "b", 0 0, RS_0x1580423d0;  alias, 3 drivers, strength-aware
v0x153a59860_0 .net8 "o1", 0 0, L_0x142fd4550;  1 drivers, strength-aware
v0x153a598f0_0 .net8 "out", 0 0, RS_0x158042550;  alias, 3 drivers, strength-aware
S_0x153a59c70 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x153a586c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a5f770_0 .net "a", 0 0, L_0x142fd85f0;  alias, 1 drivers
RS_0x158042910 .resolv tri, L_0x142fd22a0, L_0x142fd2450, L_0x142fd2500;
v0x153a5f800_0 .net8 "and1_out", 0 0, RS_0x158042910;  3 drivers, strength-aware
RS_0x158042cd0 .resolv tri, L_0x142fd2c60, L_0x142fd2e10, L_0x142fd2ec0;
v0x153a5f890_0 .net8 "and2_out", 0 0, RS_0x158042cd0;  3 drivers, strength-aware
v0x153a5f920_0 .net "b", 0 0, L_0x142fd8690;  alias, 1 drivers
RS_0x158042af0 .resolv tri, L_0x142fd14b0, L_0x142fd17b0, L_0x142fd18a0;
v0x153a5f9b0_0 .net8 "not_a", 0 0, RS_0x158042af0;  3 drivers, strength-aware
RS_0x158042730 .resolv tri, L_0x142fd1a60, L_0x142fd1b10, L_0x142fd1c00;
v0x153a5fb00_0 .net8 "not_b", 0 0, RS_0x158042730;  3 drivers, strength-aware
v0x153a5fc10_0 .net8 "out", 0 0, RS_0x158043540;  alias, 3 drivers, strength-aware
S_0x153a59e80 .scope module, "and1" "And" 7 30, 7 3 0, S_0x153a59c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a5af60_0 .net "a", 0 0, L_0x142fd85f0;  alias, 1 drivers
v0x153a5b000_0 .net8 "b", 0 0, RS_0x158042730;  alias, 3 drivers, strength-aware
RS_0x158042790 .resolv tri, L_0x142fd1ec0, L_0x142fd1ff0, L_0x142fd20e0;
v0x153a5b0a0_0 .net8 "nand_out", 0 0, RS_0x158042790;  3 drivers, strength-aware
v0x153a5b150_0 .net8 "out", 0 0, RS_0x158042910;  alias, 3 drivers, strength-aware
S_0x153a5a0b0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a59e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804aa80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd1cd0 .functor NMOS 1, L_0x13804aa80, RS_0x158042730, C4<0>, C4<0>;
L_0x142fd1ec0 .functor NMOS 1, L_0x142fd1cd0, L_0x142fd85f0, C4<0>, C4<0>;
L_0x13804aac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd1ff0 .functor PMOS 1, L_0x13804aac8, L_0x142fd85f0, C4<0>, C4<0>;
L_0x13804ab10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd20e0 .functor PMOS 1, L_0x13804ab10, RS_0x158042730, C4<0>, C4<0>;
v0x153a5a2f0_0 .net/2s *"_ivl_0", 0 0, L_0x13804aa80;  1 drivers
v0x153a5a3b0_0 .net/2s *"_ivl_2", 0 0, L_0x13804aac8;  1 drivers
v0x153a5a460_0 .net/2s *"_ivl_4", 0 0, L_0x13804ab10;  1 drivers
v0x153a5a520_0 .net "a", 0 0, L_0x142fd85f0;  alias, 1 drivers
v0x153a5a5f0_0 .net8 "b", 0 0, RS_0x158042730;  alias, 3 drivers, strength-aware
v0x153a5a6c0_0 .net8 "o1", 0 0, L_0x142fd1cd0;  1 drivers, strength-aware
v0x153a5a750_0 .net8 "out", 0 0, RS_0x158042790;  alias, 3 drivers, strength-aware
S_0x153a5a820 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a59e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804ab58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd21b0 .functor NMOS 1, L_0x13804ab58, RS_0x158042790, C4<0>, C4<0>;
L_0x142fd22a0 .functor NMOS 1, L_0x142fd21b0, RS_0x158042790, C4<0>, C4<0>;
L_0x13804aba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd2450 .functor PMOS 1, L_0x13804aba0, RS_0x158042790, C4<0>, C4<0>;
L_0x13804abe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd2500 .functor PMOS 1, L_0x13804abe8, RS_0x158042790, C4<0>, C4<0>;
v0x153a5aa40_0 .net/2s *"_ivl_0", 0 0, L_0x13804ab58;  1 drivers
v0x153a5aaf0_0 .net/2s *"_ivl_2", 0 0, L_0x13804aba0;  1 drivers
v0x153a5aba0_0 .net/2s *"_ivl_4", 0 0, L_0x13804abe8;  1 drivers
v0x153a5ac60_0 .net8 "a", 0 0, RS_0x158042790;  alias, 3 drivers, strength-aware
v0x153a5ad10_0 .net8 "b", 0 0, RS_0x158042790;  alias, 3 drivers, strength-aware
v0x153a5ae20_0 .net8 "o1", 0 0, L_0x142fd21b0;  1 drivers, strength-aware
v0x153a5aeb0_0 .net8 "out", 0 0, RS_0x158042910;  alias, 3 drivers, strength-aware
S_0x153a5b220 .scope module, "and2" "And" 7 31, 7 3 0, S_0x153a59c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a5c2d0_0 .net8 "a", 0 0, RS_0x158042af0;  alias, 3 drivers, strength-aware
v0x153a5c370_0 .net "b", 0 0, L_0x142fd8690;  alias, 1 drivers
RS_0x158042b50 .resolv tri, L_0x142fd2780, L_0x142fd29b0, L_0x142fd2aa0;
v0x153a5c400_0 .net8 "nand_out", 0 0, RS_0x158042b50;  3 drivers, strength-aware
v0x153a5c4b0_0 .net8 "out", 0 0, RS_0x158042cd0;  alias, 3 drivers, strength-aware
S_0x153a5b430 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a5b220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804ac30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd26b0 .functor NMOS 1, L_0x13804ac30, L_0x142fd8690, C4<0>, C4<0>;
L_0x142fd2780 .functor NMOS 1, L_0x142fd26b0, RS_0x158042af0, C4<0>, C4<0>;
L_0x13804ac78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd29b0 .functor PMOS 1, L_0x13804ac78, RS_0x158042af0, C4<0>, C4<0>;
L_0x13804acc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd2aa0 .functor PMOS 1, L_0x13804acc0, L_0x142fd8690, C4<0>, C4<0>;
v0x153a5b660_0 .net/2s *"_ivl_0", 0 0, L_0x13804ac30;  1 drivers
v0x153a5b720_0 .net/2s *"_ivl_2", 0 0, L_0x13804ac78;  1 drivers
v0x153a5b7d0_0 .net/2s *"_ivl_4", 0 0, L_0x13804acc0;  1 drivers
v0x153a5b890_0 .net8 "a", 0 0, RS_0x158042af0;  alias, 3 drivers, strength-aware
v0x153a5b930_0 .net "b", 0 0, L_0x142fd8690;  alias, 1 drivers
v0x153a5ba40_0 .net8 "o1", 0 0, L_0x142fd26b0;  1 drivers, strength-aware
v0x153a5bad0_0 .net8 "out", 0 0, RS_0x158042b50;  alias, 3 drivers, strength-aware
S_0x153a5bb90 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a5b220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804ad08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd2b70 .functor NMOS 1, L_0x13804ad08, RS_0x158042b50, C4<0>, C4<0>;
L_0x142fd2c60 .functor NMOS 1, L_0x142fd2b70, RS_0x158042b50, C4<0>, C4<0>;
L_0x13804ad50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd2e10 .functor PMOS 1, L_0x13804ad50, RS_0x158042b50, C4<0>, C4<0>;
L_0x13804ad98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd2ec0 .functor PMOS 1, L_0x13804ad98, RS_0x158042b50, C4<0>, C4<0>;
v0x153a5bdb0_0 .net/2s *"_ivl_0", 0 0, L_0x13804ad08;  1 drivers
v0x153a5be60_0 .net/2s *"_ivl_2", 0 0, L_0x13804ad50;  1 drivers
v0x153a5bf10_0 .net/2s *"_ivl_4", 0 0, L_0x13804ad98;  1 drivers
v0x153a5bfd0_0 .net8 "a", 0 0, RS_0x158042b50;  alias, 3 drivers, strength-aware
v0x153a5c080_0 .net8 "b", 0 0, RS_0x158042b50;  alias, 3 drivers, strength-aware
v0x153a5c190_0 .net8 "o1", 0 0, L_0x142fd2b70;  1 drivers, strength-aware
v0x153a5c220_0 .net8 "out", 0 0, RS_0x158042cd0;  alias, 3 drivers, strength-aware
S_0x153a5c580 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x153a59c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a5cf00_0 .net "a", 0 0, L_0x142fd85f0;  alias, 1 drivers
v0x153a5cfa0_0 .net8 "out", 0 0, RS_0x158042af0;  alias, 3 drivers, strength-aware
S_0x153a5c770 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a5c580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804a8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd16c0 .functor NMOS 1, L_0x13804a8d0, L_0x142fd85f0, C4<0>, C4<0>;
L_0x142fd14b0 .functor NMOS 1, L_0x142fd16c0, L_0x142fd85f0, C4<0>, C4<0>;
L_0x13804a918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd17b0 .functor PMOS 1, L_0x13804a918, L_0x142fd85f0, C4<0>, C4<0>;
L_0x13804a960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd18a0 .functor PMOS 1, L_0x13804a960, L_0x142fd85f0, C4<0>, C4<0>;
v0x153a5c9b0_0 .net/2s *"_ivl_0", 0 0, L_0x13804a8d0;  1 drivers
v0x153a5ca70_0 .net/2s *"_ivl_2", 0 0, L_0x13804a918;  1 drivers
v0x153a5cb20_0 .net/2s *"_ivl_4", 0 0, L_0x13804a960;  1 drivers
v0x153a5cbe0_0 .net "a", 0 0, L_0x142fd85f0;  alias, 1 drivers
v0x153a5ccf0_0 .net "b", 0 0, L_0x142fd85f0;  alias, 1 drivers
v0x153a5cd80_0 .net8 "o1", 0 0, L_0x142fd16c0;  1 drivers, strength-aware
v0x153a5ce20_0 .net8 "out", 0 0, RS_0x158042af0;  alias, 3 drivers, strength-aware
S_0x153a5d040 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x153a59c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153a5d9c0_0 .net "a", 0 0, L_0x142fd8690;  alias, 1 drivers
v0x153a5da60_0 .net8 "out", 0 0, RS_0x158042730;  alias, 3 drivers, strength-aware
S_0x153a5d230 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153a5d040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804a9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd1970 .functor NMOS 1, L_0x13804a9a8, L_0x142fd8690, C4<0>, C4<0>;
L_0x142fd1a60 .functor NMOS 1, L_0x142fd1970, L_0x142fd8690, C4<0>, C4<0>;
L_0x13804a9f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd1b10 .functor PMOS 1, L_0x13804a9f0, L_0x142fd8690, C4<0>, C4<0>;
L_0x13804aa38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd1c00 .functor PMOS 1, L_0x13804aa38, L_0x142fd8690, C4<0>, C4<0>;
v0x153a5d470_0 .net/2s *"_ivl_0", 0 0, L_0x13804a9a8;  1 drivers
v0x153a5d530_0 .net/2s *"_ivl_2", 0 0, L_0x13804a9f0;  1 drivers
v0x153a5d5e0_0 .net/2s *"_ivl_4", 0 0, L_0x13804aa38;  1 drivers
v0x153a5d6a0_0 .net "a", 0 0, L_0x142fd8690;  alias, 1 drivers
v0x153a5d7b0_0 .net "b", 0 0, L_0x142fd8690;  alias, 1 drivers
v0x153a5d840_0 .net8 "o1", 0 0, L_0x142fd1970;  1 drivers, strength-aware
v0x153a5d8e0_0 .net8 "out", 0 0, RS_0x158042730;  alias, 3 drivers, strength-aware
S_0x153a5db00 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x153a59c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a5f310_0 .net8 "a", 0 0, RS_0x158042910;  alias, 3 drivers, strength-aware
v0x153a5f430_0 .net8 "b", 0 0, RS_0x158042cd0;  alias, 3 drivers, strength-aware
RS_0x158043240 .resolv tri, L_0x142fd3140, L_0x142fd31f0, L_0x142fd3360;
v0x153a5f540_0 .net8 "nand_out1", 0 0, RS_0x158043240;  3 drivers, strength-aware
RS_0x1580433c0 .resolv tri, L_0x142fd3520, L_0x142fd35d0, L_0x142fd3740;
v0x153a5f5d0_0 .net8 "nand_out2", 0 0, RS_0x1580433c0;  3 drivers, strength-aware
v0x153a5f6a0_0 .net8 "out", 0 0, RS_0x158043540;  alias, 3 drivers, strength-aware
S_0x153a5dd50 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153a5db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804ade0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd3070 .functor NMOS 1, L_0x13804ade0, RS_0x158042910, C4<0>, C4<0>;
L_0x142fd3140 .functor NMOS 1, L_0x142fd3070, RS_0x158042910, C4<0>, C4<0>;
L_0x13804ae28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd31f0 .functor PMOS 1, L_0x13804ae28, RS_0x158042910, C4<0>, C4<0>;
L_0x13804ae70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd3360 .functor PMOS 1, L_0x13804ae70, RS_0x158042910, C4<0>, C4<0>;
v0x153a5df80_0 .net/2s *"_ivl_0", 0 0, L_0x13804ade0;  1 drivers
v0x153a5e040_0 .net/2s *"_ivl_2", 0 0, L_0x13804ae28;  1 drivers
v0x153a5e0f0_0 .net/2s *"_ivl_4", 0 0, L_0x13804ae70;  1 drivers
v0x153a5e1b0_0 .net8 "a", 0 0, RS_0x158042910;  alias, 3 drivers, strength-aware
v0x153a5e280_0 .net8 "b", 0 0, RS_0x158042910;  alias, 3 drivers, strength-aware
v0x153a5e350_0 .net8 "o1", 0 0, L_0x142fd3070;  1 drivers, strength-aware
v0x153a5e3e0_0 .net8 "out", 0 0, RS_0x158043240;  alias, 3 drivers, strength-aware
S_0x153a5e4a0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153a5db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804aeb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd3430 .functor NMOS 1, L_0x13804aeb8, RS_0x158042cd0, C4<0>, C4<0>;
L_0x142fd3520 .functor NMOS 1, L_0x142fd3430, RS_0x158042cd0, C4<0>, C4<0>;
L_0x13804af00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd35d0 .functor PMOS 1, L_0x13804af00, RS_0x158042cd0, C4<0>, C4<0>;
L_0x13804af48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd3740 .functor PMOS 1, L_0x13804af48, RS_0x158042cd0, C4<0>, C4<0>;
v0x153a5e6c0_0 .net/2s *"_ivl_0", 0 0, L_0x13804aeb8;  1 drivers
v0x153a5e770_0 .net/2s *"_ivl_2", 0 0, L_0x13804af00;  1 drivers
v0x153a5e820_0 .net/2s *"_ivl_4", 0 0, L_0x13804af48;  1 drivers
v0x153a5e8e0_0 .net8 "a", 0 0, RS_0x158042cd0;  alias, 3 drivers, strength-aware
v0x153a5e9b0_0 .net8 "b", 0 0, RS_0x158042cd0;  alias, 3 drivers, strength-aware
v0x153a5ea80_0 .net8 "o1", 0 0, L_0x142fd3430;  1 drivers, strength-aware
v0x153a5eb10_0 .net8 "out", 0 0, RS_0x1580433c0;  alias, 3 drivers, strength-aware
S_0x153a5ebd0 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153a5db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804af90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd3810 .functor NMOS 1, L_0x13804af90, RS_0x1580433c0, C4<0>, C4<0>;
L_0x142fd3900 .functor NMOS 1, L_0x142fd3810, RS_0x158043240, C4<0>, C4<0>;
L_0x13804afd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd39b0 .functor PMOS 1, L_0x13804afd8, RS_0x158043240, C4<0>, C4<0>;
L_0x13804b020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd3aa0 .functor PMOS 1, L_0x13804b020, RS_0x1580433c0, C4<0>, C4<0>;
v0x153a5ee00_0 .net/2s *"_ivl_0", 0 0, L_0x13804af90;  1 drivers
v0x153a5eeb0_0 .net/2s *"_ivl_2", 0 0, L_0x13804afd8;  1 drivers
v0x153a5ef60_0 .net/2s *"_ivl_4", 0 0, L_0x13804b020;  1 drivers
v0x153a5f020_0 .net8 "a", 0 0, RS_0x158043240;  alias, 3 drivers, strength-aware
v0x153a5f0d0_0 .net8 "b", 0 0, RS_0x1580433c0;  alias, 3 drivers, strength-aware
v0x153a5f1a0_0 .net8 "o1", 0 0, L_0x142fd3810;  1 drivers, strength-aware
v0x153a5f230_0 .net8 "out", 0 0, RS_0x158043540;  alias, 3 drivers, strength-aware
S_0x153a600e0 .scope module, "ha2" "HalfAdder" 5 6, 6 3 0, S_0x153a58480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x15392a4c0_0 .net8 "a", 0 0, RS_0x158043540;  alias, 3 drivers, strength-aware
v0x15392a550_0 .net "b", 0 0, L_0x142fd8800;  alias, 1 drivers
v0x15392a6e0_0 .net8 "carry", 0 0, RS_0x158043a50;  alias, 3 drivers, strength-aware
v0x15392a770_0 .net8 "sum", 0 0, RS_0x158044a40;  alias, 3 drivers, strength-aware
S_0x153a60250 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x153a600e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153a61310_0 .net8 "a", 0 0, RS_0x158043540;  alias, 3 drivers, strength-aware
v0x153a613b0_0 .net "b", 0 0, L_0x142fd8800;  alias, 1 drivers
RS_0x1580438d0 .resolv tri, L_0x142fd7280, L_0x142fd73b0, L_0x142fd74a0;
v0x153a61450_0 .net8 "nand_out", 0 0, RS_0x1580438d0;  3 drivers, strength-aware
v0x153a61500_0 .net8 "out", 0 0, RS_0x158043a50;  alias, 3 drivers, strength-aware
S_0x153a60460 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a60250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804b9b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd6f90 .functor NMOS 1, L_0x13804b9b0, L_0x142fd8800, C4<0>, C4<0>;
L_0x142fd7280 .functor NMOS 1, L_0x142fd6f90, RS_0x158043540, C4<0>, C4<0>;
L_0x13804b9f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd73b0 .functor PMOS 1, L_0x13804b9f8, RS_0x158043540, C4<0>, C4<0>;
L_0x13804ba40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd74a0 .functor PMOS 1, L_0x13804ba40, L_0x142fd8800, C4<0>, C4<0>;
v0x153a60690_0 .net/2s *"_ivl_0", 0 0, L_0x13804b9b0;  1 drivers
v0x153a60740_0 .net/2s *"_ivl_2", 0 0, L_0x13804b9f8;  1 drivers
v0x153a607f0_0 .net/2s *"_ivl_4", 0 0, L_0x13804ba40;  1 drivers
v0x153a608b0_0 .net8 "a", 0 0, RS_0x158043540;  alias, 3 drivers, strength-aware
v0x153a609c0_0 .net "b", 0 0, L_0x142fd8800;  alias, 1 drivers
v0x153a60a60_0 .net8 "o1", 0 0, L_0x142fd6f90;  1 drivers, strength-aware
v0x153a60b00_0 .net8 "out", 0 0, RS_0x1580438d0;  alias, 3 drivers, strength-aware
S_0x153a60bd0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a60250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804ba88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd7570 .functor NMOS 1, L_0x13804ba88, RS_0x1580438d0, C4<0>, C4<0>;
L_0x142fd7660 .functor NMOS 1, L_0x142fd7570, RS_0x1580438d0, C4<0>, C4<0>;
L_0x13804bad0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd7810 .functor PMOS 1, L_0x13804bad0, RS_0x1580438d0, C4<0>, C4<0>;
L_0x13804bb18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd79c0 .functor PMOS 1, L_0x13804bb18, RS_0x1580438d0, C4<0>, C4<0>;
v0x153a60df0_0 .net/2s *"_ivl_0", 0 0, L_0x13804ba88;  1 drivers
v0x153a60ea0_0 .net/2s *"_ivl_2", 0 0, L_0x13804bad0;  1 drivers
v0x153a60f50_0 .net/2s *"_ivl_4", 0 0, L_0x13804bb18;  1 drivers
v0x153a61010_0 .net8 "a", 0 0, RS_0x1580438d0;  alias, 3 drivers, strength-aware
v0x153a610c0_0 .net8 "b", 0 0, RS_0x1580438d0;  alias, 3 drivers, strength-aware
v0x153a611d0_0 .net8 "o1", 0 0, L_0x142fd7570;  1 drivers, strength-aware
v0x153a61260_0 .net8 "out", 0 0, RS_0x158043a50;  alias, 3 drivers, strength-aware
S_0x153a615d0 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x153a600e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153929f90_0 .net8 "a", 0 0, RS_0x158043540;  alias, 3 drivers, strength-aware
RS_0x158043e10 .resolv tri, L_0x142fd56c0, L_0x142fd5870, L_0x142fd5920;
v0x15392a020_0 .net8 "and1_out", 0 0, RS_0x158043e10;  3 drivers, strength-aware
RS_0x1580441d0 .resolv tri, L_0x142fd6080, L_0x142fd6230, L_0x142fd62e0;
v0x15392a0b0_0 .net8 "and2_out", 0 0, RS_0x1580441d0;  3 drivers, strength-aware
v0x15392a140_0 .net "b", 0 0, L_0x142fd8800;  alias, 1 drivers
RS_0x158043ff0 .resolv tri, L_0x142fd4b20, L_0x142fd4bd0, L_0x142fd4cc0;
v0x15392a1d0_0 .net8 "not_a", 0 0, RS_0x158043ff0;  3 drivers, strength-aware
RS_0x158043c30 .resolv tri, L_0x142fd4e80, L_0x142fd4f30, L_0x142fd5020;
v0x15392a320_0 .net8 "not_b", 0 0, RS_0x158043c30;  3 drivers, strength-aware
v0x15392a430_0 .net8 "out", 0 0, RS_0x158044a40;  alias, 3 drivers, strength-aware
S_0x153a617e0 .scope module, "and1" "And" 7 30, 7 3 0, S_0x153a615d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153925670_0 .net8 "a", 0 0, RS_0x158043540;  alias, 3 drivers, strength-aware
v0x153925710_0 .net8 "b", 0 0, RS_0x158043c30;  alias, 3 drivers, strength-aware
RS_0x158043c90 .resolv tri, L_0x142fd52e0, L_0x142fd5410, L_0x142fd5500;
v0x1539257b0_0 .net8 "nand_out", 0 0, RS_0x158043c90;  3 drivers, strength-aware
v0x153925860_0 .net8 "out", 0 0, RS_0x158043e10;  alias, 3 drivers, strength-aware
S_0x153a61a10 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153a617e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804b3c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd50f0 .functor NMOS 1, L_0x13804b3c8, RS_0x158043c30, C4<0>, C4<0>;
L_0x142fd52e0 .functor NMOS 1, L_0x142fd50f0, RS_0x158043540, C4<0>, C4<0>;
L_0x13804b410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd5410 .functor PMOS 1, L_0x13804b410, RS_0x158043540, C4<0>, C4<0>;
L_0x13804b458 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd5500 .functor PMOS 1, L_0x13804b458, RS_0x158043c30, C4<0>, C4<0>;
v0x153a61c50_0 .net/2s *"_ivl_0", 0 0, L_0x13804b3c8;  1 drivers
v0x153a61d10_0 .net/2s *"_ivl_2", 0 0, L_0x13804b410;  1 drivers
v0x153a61dc0_0 .net/2s *"_ivl_4", 0 0, L_0x13804b458;  1 drivers
v0x153a61e80_0 .net8 "a", 0 0, RS_0x158043540;  alias, 3 drivers, strength-aware
v0x153a61f10_0 .net8 "b", 0 0, RS_0x158043c30;  alias, 3 drivers, strength-aware
v0x153924e50_0 .net8 "o1", 0 0, L_0x142fd50f0;  1 drivers, strength-aware
v0x153924ee0_0 .net8 "out", 0 0, RS_0x158043c90;  alias, 3 drivers, strength-aware
S_0x153924f70 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153a617e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804b4a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd55d0 .functor NMOS 1, L_0x13804b4a0, RS_0x158043c90, C4<0>, C4<0>;
L_0x142fd56c0 .functor NMOS 1, L_0x142fd55d0, RS_0x158043c90, C4<0>, C4<0>;
L_0x13804b4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd5870 .functor PMOS 1, L_0x13804b4e8, RS_0x158043c90, C4<0>, C4<0>;
L_0x13804b530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd5920 .functor PMOS 1, L_0x13804b530, RS_0x158043c90, C4<0>, C4<0>;
v0x153925180_0 .net/2s *"_ivl_0", 0 0, L_0x13804b4a0;  1 drivers
v0x153925210_0 .net/2s *"_ivl_2", 0 0, L_0x13804b4e8;  1 drivers
v0x1539252b0_0 .net/2s *"_ivl_4", 0 0, L_0x13804b530;  1 drivers
v0x153925370_0 .net8 "a", 0 0, RS_0x158043c90;  alias, 3 drivers, strength-aware
v0x153925420_0 .net8 "b", 0 0, RS_0x158043c90;  alias, 3 drivers, strength-aware
v0x153925530_0 .net8 "o1", 0 0, L_0x142fd55d0;  1 drivers, strength-aware
v0x1539255c0_0 .net8 "out", 0 0, RS_0x158043e10;  alias, 3 drivers, strength-aware
S_0x153925930 .scope module, "and2" "And" 7 31, 7 3 0, S_0x153a615d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153926a30_0 .net8 "a", 0 0, RS_0x158043ff0;  alias, 3 drivers, strength-aware
v0x153926ad0_0 .net "b", 0 0, L_0x142fd8800;  alias, 1 drivers
RS_0x158044050 .resolv tri, L_0x142fd5ba0, L_0x142fd5dd0, L_0x142fd5ec0;
v0x153926b60_0 .net8 "nand_out", 0 0, RS_0x158044050;  3 drivers, strength-aware
v0x153926c10_0 .net8 "out", 0 0, RS_0x1580441d0;  alias, 3 drivers, strength-aware
S_0x153925b60 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x153925930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804b578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd5ad0 .functor NMOS 1, L_0x13804b578, L_0x142fd8800, C4<0>, C4<0>;
L_0x142fd5ba0 .functor NMOS 1, L_0x142fd5ad0, RS_0x158043ff0, C4<0>, C4<0>;
L_0x13804b5c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd5dd0 .functor PMOS 1, L_0x13804b5c0, RS_0x158043ff0, C4<0>, C4<0>;
L_0x13804b608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd5ec0 .functor PMOS 1, L_0x13804b608, L_0x142fd8800, C4<0>, C4<0>;
v0x153925da0_0 .net/2s *"_ivl_0", 0 0, L_0x13804b578;  1 drivers
v0x153925e60_0 .net/2s *"_ivl_2", 0 0, L_0x13804b5c0;  1 drivers
v0x153925f10_0 .net/2s *"_ivl_4", 0 0, L_0x13804b608;  1 drivers
v0x153925fd0_0 .net8 "a", 0 0, RS_0x158043ff0;  alias, 3 drivers, strength-aware
v0x153926070_0 .net "b", 0 0, L_0x142fd8800;  alias, 1 drivers
v0x153926180_0 .net8 "o1", 0 0, L_0x142fd5ad0;  1 drivers, strength-aware
v0x153926220_0 .net8 "out", 0 0, RS_0x158044050;  alias, 3 drivers, strength-aware
S_0x1539262f0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x153925930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804b650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd5f90 .functor NMOS 1, L_0x13804b650, RS_0x158044050, C4<0>, C4<0>;
L_0x142fd6080 .functor NMOS 1, L_0x142fd5f90, RS_0x158044050, C4<0>, C4<0>;
L_0x13804b698 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd6230 .functor PMOS 1, L_0x13804b698, RS_0x158044050, C4<0>, C4<0>;
L_0x13804b6e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd62e0 .functor PMOS 1, L_0x13804b6e0, RS_0x158044050, C4<0>, C4<0>;
v0x153926510_0 .net/2s *"_ivl_0", 0 0, L_0x13804b650;  1 drivers
v0x1539265c0_0 .net/2s *"_ivl_2", 0 0, L_0x13804b698;  1 drivers
v0x153926670_0 .net/2s *"_ivl_4", 0 0, L_0x13804b6e0;  1 drivers
v0x153926730_0 .net8 "a", 0 0, RS_0x158044050;  alias, 3 drivers, strength-aware
v0x1539267e0_0 .net8 "b", 0 0, RS_0x158044050;  alias, 3 drivers, strength-aware
v0x1539268f0_0 .net8 "o1", 0 0, L_0x142fd5f90;  1 drivers, strength-aware
v0x153926980_0 .net8 "out", 0 0, RS_0x1580441d0;  alias, 3 drivers, strength-aware
S_0x153926ce0 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x153a615d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153927720_0 .net8 "a", 0 0, RS_0x158043540;  alias, 3 drivers, strength-aware
v0x1539277c0_0 .net8 "out", 0 0, RS_0x158043ff0;  alias, 3 drivers, strength-aware
S_0x153926ed0 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153926ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804b218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd4a50 .functor NMOS 1, L_0x13804b218, RS_0x158043540, C4<0>, C4<0>;
L_0x142fd4b20 .functor NMOS 1, L_0x142fd4a50, RS_0x158043540, C4<0>, C4<0>;
L_0x13804b260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd4bd0 .functor PMOS 1, L_0x13804b260, RS_0x158043540, C4<0>, C4<0>;
L_0x13804b2a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd4cc0 .functor PMOS 1, L_0x13804b2a8, RS_0x158043540, C4<0>, C4<0>;
v0x153927110_0 .net/2s *"_ivl_0", 0 0, L_0x13804b218;  1 drivers
v0x1539271d0_0 .net/2s *"_ivl_2", 0 0, L_0x13804b260;  1 drivers
v0x153927280_0 .net/2s *"_ivl_4", 0 0, L_0x13804b2a8;  1 drivers
v0x153927340_0 .net8 "a", 0 0, RS_0x158043540;  alias, 3 drivers, strength-aware
v0x1539274d0_0 .net8 "b", 0 0, RS_0x158043540;  alias, 3 drivers, strength-aware
v0x1539275a0_0 .net8 "o1", 0 0, L_0x142fd4a50;  1 drivers, strength-aware
v0x153927640_0 .net8 "out", 0 0, RS_0x158043ff0;  alias, 3 drivers, strength-aware
S_0x153927860 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x153a615d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1539281e0_0 .net "a", 0 0, L_0x142fd8800;  alias, 1 drivers
v0x153928280_0 .net8 "out", 0 0, RS_0x158043c30;  alias, 3 drivers, strength-aware
S_0x153927a50 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153927860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804b2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd4d90 .functor NMOS 1, L_0x13804b2f0, L_0x142fd8800, C4<0>, C4<0>;
L_0x142fd4e80 .functor NMOS 1, L_0x142fd4d90, L_0x142fd8800, C4<0>, C4<0>;
L_0x13804b338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd4f30 .functor PMOS 1, L_0x13804b338, L_0x142fd8800, C4<0>, C4<0>;
L_0x13804b380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd5020 .functor PMOS 1, L_0x13804b380, L_0x142fd8800, C4<0>, C4<0>;
v0x153927c90_0 .net/2s *"_ivl_0", 0 0, L_0x13804b2f0;  1 drivers
v0x153927d50_0 .net/2s *"_ivl_2", 0 0, L_0x13804b338;  1 drivers
v0x153927e00_0 .net/2s *"_ivl_4", 0 0, L_0x13804b380;  1 drivers
v0x153927ec0_0 .net "a", 0 0, L_0x142fd8800;  alias, 1 drivers
v0x153927fd0_0 .net "b", 0 0, L_0x142fd8800;  alias, 1 drivers
v0x153928060_0 .net8 "o1", 0 0, L_0x142fd4d90;  1 drivers, strength-aware
v0x153928100_0 .net8 "out", 0 0, RS_0x158043c30;  alias, 3 drivers, strength-aware
S_0x153928320 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x153a615d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153929b30_0 .net8 "a", 0 0, RS_0x158043e10;  alias, 3 drivers, strength-aware
v0x153929c50_0 .net8 "b", 0 0, RS_0x1580441d0;  alias, 3 drivers, strength-aware
RS_0x158044740 .resolv tri, L_0x142fd6560, L_0x142fd6610, L_0x142fd6780;
v0x153929d60_0 .net8 "nand_out1", 0 0, RS_0x158044740;  3 drivers, strength-aware
RS_0x1580448c0 .resolv tri, L_0x142fd6940, L_0x142fd69f0, L_0x142fd6b60;
v0x153929df0_0 .net8 "nand_out2", 0 0, RS_0x1580448c0;  3 drivers, strength-aware
v0x153929ec0_0 .net8 "out", 0 0, RS_0x158044a40;  alias, 3 drivers, strength-aware
S_0x153928570 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x153928320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804b728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd6490 .functor NMOS 1, L_0x13804b728, RS_0x158043e10, C4<0>, C4<0>;
L_0x142fd6560 .functor NMOS 1, L_0x142fd6490, RS_0x158043e10, C4<0>, C4<0>;
L_0x13804b770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd6610 .functor PMOS 1, L_0x13804b770, RS_0x158043e10, C4<0>, C4<0>;
L_0x13804b7b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd6780 .functor PMOS 1, L_0x13804b7b8, RS_0x158043e10, C4<0>, C4<0>;
v0x1539287a0_0 .net/2s *"_ivl_0", 0 0, L_0x13804b728;  1 drivers
v0x153928860_0 .net/2s *"_ivl_2", 0 0, L_0x13804b770;  1 drivers
v0x153928910_0 .net/2s *"_ivl_4", 0 0, L_0x13804b7b8;  1 drivers
v0x1539289d0_0 .net8 "a", 0 0, RS_0x158043e10;  alias, 3 drivers, strength-aware
v0x153928aa0_0 .net8 "b", 0 0, RS_0x158043e10;  alias, 3 drivers, strength-aware
v0x153928b70_0 .net8 "o1", 0 0, L_0x142fd6490;  1 drivers, strength-aware
v0x153928c00_0 .net8 "out", 0 0, RS_0x158044740;  alias, 3 drivers, strength-aware
S_0x153928cc0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x153928320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804b800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd6850 .functor NMOS 1, L_0x13804b800, RS_0x1580441d0, C4<0>, C4<0>;
L_0x142fd6940 .functor NMOS 1, L_0x142fd6850, RS_0x1580441d0, C4<0>, C4<0>;
L_0x13804b848 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd69f0 .functor PMOS 1, L_0x13804b848, RS_0x1580441d0, C4<0>, C4<0>;
L_0x13804b890 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd6b60 .functor PMOS 1, L_0x13804b890, RS_0x1580441d0, C4<0>, C4<0>;
v0x153928ee0_0 .net/2s *"_ivl_0", 0 0, L_0x13804b800;  1 drivers
v0x153928f90_0 .net/2s *"_ivl_2", 0 0, L_0x13804b848;  1 drivers
v0x153929040_0 .net/2s *"_ivl_4", 0 0, L_0x13804b890;  1 drivers
v0x153929100_0 .net8 "a", 0 0, RS_0x1580441d0;  alias, 3 drivers, strength-aware
v0x1539291d0_0 .net8 "b", 0 0, RS_0x1580441d0;  alias, 3 drivers, strength-aware
v0x1539292a0_0 .net8 "o1", 0 0, L_0x142fd6850;  1 drivers, strength-aware
v0x153929330_0 .net8 "out", 0 0, RS_0x1580448c0;  alias, 3 drivers, strength-aware
S_0x1539293f0 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x153928320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804b8d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd6c30 .functor NMOS 1, L_0x13804b8d8, RS_0x1580448c0, C4<0>, C4<0>;
L_0x142fd6d20 .functor NMOS 1, L_0x142fd6c30, RS_0x158044740, C4<0>, C4<0>;
L_0x13804b920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd6dd0 .functor PMOS 1, L_0x13804b920, RS_0x158044740, C4<0>, C4<0>;
L_0x13804b968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd6ec0 .functor PMOS 1, L_0x13804b968, RS_0x1580448c0, C4<0>, C4<0>;
v0x153929620_0 .net/2s *"_ivl_0", 0 0, L_0x13804b8d8;  1 drivers
v0x1539296d0_0 .net/2s *"_ivl_2", 0 0, L_0x13804b920;  1 drivers
v0x153929780_0 .net/2s *"_ivl_4", 0 0, L_0x13804b968;  1 drivers
v0x153929840_0 .net8 "a", 0 0, RS_0x158044740;  alias, 3 drivers, strength-aware
v0x1539298f0_0 .net8 "b", 0 0, RS_0x1580448c0;  alias, 3 drivers, strength-aware
v0x1539299c0_0 .net8 "o1", 0 0, L_0x142fd6c30;  1 drivers, strength-aware
v0x153929a50_0 .net8 "out", 0 0, RS_0x158044a40;  alias, 3 drivers, strength-aware
S_0x15392a800 .scope module, "or_gate" "Or" 5 7, 7 9 0, S_0x153a58480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x15392c060_0 .net8 "a", 0 0, RS_0x158042550;  alias, 3 drivers, strength-aware
v0x15392c100_0 .net8 "b", 0 0, RS_0x158043a50;  alias, 3 drivers, strength-aware
RS_0x158044da0 .resolv tri, L_0x142fd7b40, L_0x142fd7bf0, L_0x142fd7d60;
v0x15392c1a0_0 .net8 "nand_out1", 0 0, RS_0x158044da0;  3 drivers, strength-aware
RS_0x158044f20 .resolv tri, L_0x142fd7f20, L_0x142fd7fd0, L_0x142fd8140;
v0x15392c270_0 .net8 "nand_out2", 0 0, RS_0x158044f20;  3 drivers, strength-aware
v0x15392c340_0 .net8 "out", 0 0, RS_0x1580450a0;  alias, 3 drivers, strength-aware
S_0x15392aa10 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x15392a800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804bb60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd7a70 .functor NMOS 1, L_0x13804bb60, RS_0x158042550, C4<0>, C4<0>;
L_0x142fd7b40 .functor NMOS 1, L_0x142fd7a70, RS_0x158042550, C4<0>, C4<0>;
L_0x13804bba8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd7bf0 .functor PMOS 1, L_0x13804bba8, RS_0x158042550, C4<0>, C4<0>;
L_0x13804bbf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd7d60 .functor PMOS 1, L_0x13804bbf0, RS_0x158042550, C4<0>, C4<0>;
v0x15392ac50_0 .net/2s *"_ivl_0", 0 0, L_0x13804bb60;  1 drivers
v0x15392ad10_0 .net/2s *"_ivl_2", 0 0, L_0x13804bba8;  1 drivers
v0x15392adc0_0 .net/2s *"_ivl_4", 0 0, L_0x13804bbf0;  1 drivers
v0x15392ae80_0 .net8 "a", 0 0, RS_0x158042550;  alias, 3 drivers, strength-aware
v0x15392af10_0 .net8 "b", 0 0, RS_0x158042550;  alias, 3 drivers, strength-aware
v0x15392b060_0 .net8 "o1", 0 0, L_0x142fd7a70;  1 drivers, strength-aware
v0x15392b100_0 .net8 "out", 0 0, RS_0x158044da0;  alias, 3 drivers, strength-aware
S_0x15392b1d0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x15392a800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804bc38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd7e30 .functor NMOS 1, L_0x13804bc38, RS_0x158043a50, C4<0>, C4<0>;
L_0x142fd7f20 .functor NMOS 1, L_0x142fd7e30, RS_0x158043a50, C4<0>, C4<0>;
L_0x13804bc80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd7fd0 .functor PMOS 1, L_0x13804bc80, RS_0x158043a50, C4<0>, C4<0>;
L_0x13804bcc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd8140 .functor PMOS 1, L_0x13804bcc8, RS_0x158043a50, C4<0>, C4<0>;
v0x15392b3f0_0 .net/2s *"_ivl_0", 0 0, L_0x13804bc38;  1 drivers
v0x15392b4a0_0 .net/2s *"_ivl_2", 0 0, L_0x13804bc80;  1 drivers
v0x15392b550_0 .net/2s *"_ivl_4", 0 0, L_0x13804bcc8;  1 drivers
v0x15392b610_0 .net8 "a", 0 0, RS_0x158043a50;  alias, 3 drivers, strength-aware
v0x15392b6a0_0 .net8 "b", 0 0, RS_0x158043a50;  alias, 3 drivers, strength-aware
v0x15392b7f0_0 .net8 "o1", 0 0, L_0x142fd7e30;  1 drivers, strength-aware
v0x15392b880_0 .net8 "out", 0 0, RS_0x158044f20;  alias, 3 drivers, strength-aware
S_0x15392b960 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x15392a800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804bd10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd8210 .functor NMOS 1, L_0x13804bd10, RS_0x158044f20, C4<0>, C4<0>;
L_0x142fd8300 .functor NMOS 1, L_0x142fd8210, RS_0x158044da0, C4<0>, C4<0>;
L_0x13804bd58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd83b0 .functor PMOS 1, L_0x13804bd58, RS_0x158044da0, C4<0>, C4<0>;
L_0x13804bda0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd8520 .functor PMOS 1, L_0x13804bda0, RS_0x158044f20, C4<0>, C4<0>;
v0x15392bb70_0 .net/2s *"_ivl_0", 0 0, L_0x13804bd10;  1 drivers
v0x15392bc00_0 .net/2s *"_ivl_2", 0 0, L_0x13804bd58;  1 drivers
v0x15392bcb0_0 .net/2s *"_ivl_4", 0 0, L_0x13804bda0;  1 drivers
v0x15392bd70_0 .net8 "a", 0 0, RS_0x158044da0;  alias, 3 drivers, strength-aware
v0x15392be20_0 .net8 "b", 0 0, RS_0x158044f20;  alias, 3 drivers, strength-aware
v0x15392bef0_0 .net8 "o1", 0 0, L_0x142fd8210;  1 drivers, strength-aware
v0x15392bf80_0 .net8 "out", 0 0, RS_0x1580450a0;  alias, 3 drivers, strength-aware
S_0x15392c9c0 .scope module, "fa9" "FullAdder" 4 23, 5 3 0, S_0x152e13e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x142fa0590_0 .net "a", 0 0, L_0x142fded00;  1 drivers
v0x142fa0620_0 .net "b", 0 0, L_0x142fdee80;  1 drivers
RS_0x158045580 .resolv tri, L_0x142fdb370, L_0x142fdb520, L_0x142f8f1a0;
v0x142fa06b0_0 .net8 "carry1", 0 0, RS_0x158045580;  3 drivers, strength-aware
RS_0x158046a80 .resolv tri, L_0x142fddec0, L_0x142fde070, L_0x142f8f8f0;
v0x142fa0740_0 .net8 "carry2", 0 0, RS_0x158046a80;  3 drivers, strength-aware
v0x142fa07d0_0 .net "cin", 0 0, L_0x142fdef20;  1 drivers
v0x142fa08a0_0 .net8 "cout", 0 0, RS_0x1380080d0;  3 drivers, strength-aware
v0x142fa0970_0 .net8 "sum", 0 0, RS_0x158047a70;  3 drivers, strength-aware
RS_0x158046570 .resolv tri, L_0x142fda900, L_0x142fda9b0, L_0x142fdaaa0;
v0x142fa0a80_0 .net8 "sum1", 0 0, RS_0x158046570;  3 drivers, strength-aware
S_0x15392cc30 .scope module, "ha1" "HalfAdder" 5 5, 6 3 0, S_0x15392c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x142f86c40_0 .net "a", 0 0, L_0x142fded00;  alias, 1 drivers
v0x142f86dd0_0 .net "b", 0 0, L_0x142fdee80;  alias, 1 drivers
v0x142f86f60_0 .net8 "carry", 0 0, RS_0x158045580;  alias, 3 drivers, strength-aware
v0x142f86ff0_0 .net8 "sum", 0 0, RS_0x158046570;  alias, 3 drivers, strength-aware
S_0x15392ce70 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x15392cc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x15392df10_0 .net "a", 0 0, L_0x142fded00;  alias, 1 drivers
v0x15392dfb0_0 .net "b", 0 0, L_0x142fdee80;  alias, 1 drivers
RS_0x158045400 .resolv tri, L_0x142f86ea0, L_0x142f86cd0, L_0x142fdb1b0;
v0x15392e060_0 .net8 "nand_out", 0 0, RS_0x158045400;  3 drivers, strength-aware
v0x15392e110_0 .net8 "out", 0 0, RS_0x158045580;  alias, 3 drivers, strength-aware
S_0x15392d0b0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x15392ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804c580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142f8b6e0 .functor NMOS 1, L_0x13804c580, L_0x142fdee80, C4<0>, C4<0>;
L_0x142f86ea0 .functor NMOS 1, L_0x142f8b6e0, L_0x142fded00, C4<0>, C4<0>;
L_0x13804c5c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f86cd0 .functor PMOS 1, L_0x13804c5c8, L_0x142fded00, C4<0>, C4<0>;
L_0x13804c610 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdb1b0 .functor PMOS 1, L_0x13804c610, L_0x142fdee80, C4<0>, C4<0>;
v0x15392d2f0_0 .net/2s *"_ivl_0", 0 0, L_0x13804c580;  1 drivers
v0x15392d3b0_0 .net/2s *"_ivl_2", 0 0, L_0x13804c5c8;  1 drivers
v0x15392d450_0 .net/2s *"_ivl_4", 0 0, L_0x13804c610;  1 drivers
v0x15392d4e0_0 .net "a", 0 0, L_0x142fded00;  alias, 1 drivers
v0x15392d580_0 .net "b", 0 0, L_0x142fdee80;  alias, 1 drivers
v0x15392d660_0 .net8 "o1", 0 0, L_0x142f8b6e0;  1 drivers, strength-aware
v0x15392d700_0 .net8 "out", 0 0, RS_0x158045400;  alias, 3 drivers, strength-aware
S_0x15392d7d0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x15392ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804c658 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fdb280 .functor NMOS 1, L_0x13804c658, RS_0x158045400, C4<0>, C4<0>;
L_0x142fdb370 .functor NMOS 1, L_0x142fdb280, RS_0x158045400, C4<0>, C4<0>;
L_0x13804c6a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdb520 .functor PMOS 1, L_0x13804c6a0, RS_0x158045400, C4<0>, C4<0>;
L_0x13804c6e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f8f1a0 .functor PMOS 1, L_0x13804c6e8, RS_0x158045400, C4<0>, C4<0>;
v0x15392d9f0_0 .net/2s *"_ivl_0", 0 0, L_0x13804c658;  1 drivers
v0x15392daa0_0 .net/2s *"_ivl_2", 0 0, L_0x13804c6a0;  1 drivers
v0x15392db50_0 .net/2s *"_ivl_4", 0 0, L_0x13804c6e8;  1 drivers
v0x15392dc10_0 .net8 "a", 0 0, RS_0x158045400;  alias, 3 drivers, strength-aware
v0x15392dcc0_0 .net8 "b", 0 0, RS_0x158045400;  alias, 3 drivers, strength-aware
v0x15392ddd0_0 .net8 "o1", 0 0, L_0x142fdb280;  1 drivers, strength-aware
v0x15392de60_0 .net8 "out", 0 0, RS_0x158045580;  alias, 3 drivers, strength-aware
S_0x15392e1e0 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x15392cc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f86710_0 .net "a", 0 0, L_0x142fded00;  alias, 1 drivers
RS_0x158045940 .resolv tri, L_0x142fd9480, L_0x142fd9630, L_0x142fd96e0;
v0x142f867a0_0 .net8 "and1_out", 0 0, RS_0x158045940;  3 drivers, strength-aware
RS_0x158045d00 .resolv tri, L_0x142fd9d50, L_0x142fd9f00, L_0x142fd9fb0;
v0x142f86830_0 .net8 "and2_out", 0 0, RS_0x158045d00;  3 drivers, strength-aware
v0x142f868c0_0 .net "b", 0 0, L_0x142fdee80;  alias, 1 drivers
RS_0x158045b20 .resolv tri, L_0x142fc6010, L_0x142fd8a20, L_0x142fd8b10;
v0x142f86950_0 .net8 "not_a", 0 0, RS_0x158045b20;  3 drivers, strength-aware
RS_0x158045760 .resolv tri, L_0x142fd8cd0, L_0x142fd8d80, L_0x142fd8e70;
v0x142f86aa0_0 .net8 "not_b", 0 0, RS_0x158045760;  3 drivers, strength-aware
v0x142f86bb0_0 .net8 "out", 0 0, RS_0x158046570;  alias, 3 drivers, strength-aware
S_0x15392e3f0 .scope module, "and1" "And" 7 30, 7 3 0, S_0x15392e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x15392f4d0_0 .net "a", 0 0, L_0x142fded00;  alias, 1 drivers
v0x15392f570_0 .net8 "b", 0 0, RS_0x158045760;  alias, 3 drivers, strength-aware
RS_0x1580457c0 .resolv tri, L_0x142f86b30, L_0x142fd91d0, L_0x142fd92c0;
v0x15392f610_0 .net8 "nand_out", 0 0, RS_0x1580457c0;  3 drivers, strength-aware
v0x15392f6c0_0 .net8 "out", 0 0, RS_0x158045940;  alias, 3 drivers, strength-aware
S_0x15392e620 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x15392e3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804bf98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd8f40 .functor NMOS 1, L_0x13804bf98, RS_0x158045760, C4<0>, C4<0>;
L_0x142f86b30 .functor NMOS 1, L_0x142fd8f40, L_0x142fded00, C4<0>, C4<0>;
L_0x13804bfe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd91d0 .functor PMOS 1, L_0x13804bfe0, L_0x142fded00, C4<0>, C4<0>;
L_0x13804c028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd92c0 .functor PMOS 1, L_0x13804c028, RS_0x158045760, C4<0>, C4<0>;
v0x15392e860_0 .net/2s *"_ivl_0", 0 0, L_0x13804bf98;  1 drivers
v0x15392e920_0 .net/2s *"_ivl_2", 0 0, L_0x13804bfe0;  1 drivers
v0x15392e9d0_0 .net/2s *"_ivl_4", 0 0, L_0x13804c028;  1 drivers
v0x15392ea90_0 .net "a", 0 0, L_0x142fded00;  alias, 1 drivers
v0x15392eb60_0 .net8 "b", 0 0, RS_0x158045760;  alias, 3 drivers, strength-aware
v0x15392ec30_0 .net8 "o1", 0 0, L_0x142fd8f40;  1 drivers, strength-aware
v0x15392ecc0_0 .net8 "out", 0 0, RS_0x1580457c0;  alias, 3 drivers, strength-aware
S_0x15392ed90 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x15392e3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804c070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd9390 .functor NMOS 1, L_0x13804c070, RS_0x1580457c0, C4<0>, C4<0>;
L_0x142fd9480 .functor NMOS 1, L_0x142fd9390, RS_0x1580457c0, C4<0>, C4<0>;
L_0x13804c0b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd9630 .functor PMOS 1, L_0x13804c0b8, RS_0x1580457c0, C4<0>, C4<0>;
L_0x13804c100 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd96e0 .functor PMOS 1, L_0x13804c100, RS_0x1580457c0, C4<0>, C4<0>;
v0x15392efb0_0 .net/2s *"_ivl_0", 0 0, L_0x13804c070;  1 drivers
v0x15392f060_0 .net/2s *"_ivl_2", 0 0, L_0x13804c0b8;  1 drivers
v0x15392f110_0 .net/2s *"_ivl_4", 0 0, L_0x13804c100;  1 drivers
v0x15392f1d0_0 .net8 "a", 0 0, RS_0x1580457c0;  alias, 3 drivers, strength-aware
v0x15392f280_0 .net8 "b", 0 0, RS_0x1580457c0;  alias, 3 drivers, strength-aware
v0x15392f390_0 .net8 "o1", 0 0, L_0x142fd9390;  1 drivers, strength-aware
v0x15392f420_0 .net8 "out", 0 0, RS_0x158045940;  alias, 3 drivers, strength-aware
S_0x15392f790 .scope module, "and2" "And" 7 31, 7 3 0, S_0x15392e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x153808d90_0 .net8 "a", 0 0, RS_0x158045b20;  alias, 3 drivers, strength-aware
v0x15380d8c0_0 .net "b", 0 0, L_0x142fdee80;  alias, 1 drivers
RS_0x158045b80 .resolv tri, L_0x142fd98f0, L_0x142fd9b20, L_0x142fd9bd0;
v0x153930820_0 .net8 "nand_out", 0 0, RS_0x158045b80;  3 drivers, strength-aware
v0x1539308b0_0 .net8 "out", 0 0, RS_0x158045d00;  alias, 3 drivers, strength-aware
S_0x15392f9a0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x15392f790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804c148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142f86350 .functor NMOS 1, L_0x13804c148, L_0x142fdee80, C4<0>, C4<0>;
L_0x142fd98f0 .functor NMOS 1, L_0x142f86350, RS_0x158045b20, C4<0>, C4<0>;
L_0x13804c190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd9b20 .functor PMOS 1, L_0x13804c190, RS_0x158045b20, C4<0>, C4<0>;
L_0x13804c1d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd9bd0 .functor PMOS 1, L_0x13804c1d8, L_0x142fdee80, C4<0>, C4<0>;
v0x15392fbd0_0 .net/2s *"_ivl_0", 0 0, L_0x13804c148;  1 drivers
v0x15392fc90_0 .net/2s *"_ivl_2", 0 0, L_0x13804c190;  1 drivers
v0x15392fd40_0 .net/2s *"_ivl_4", 0 0, L_0x13804c1d8;  1 drivers
v0x15392fe00_0 .net8 "a", 0 0, RS_0x158045b20;  alias, 3 drivers, strength-aware
v0x15392fea0_0 .net "b", 0 0, L_0x142fdee80;  alias, 1 drivers
v0x15392ffb0_0 .net8 "o1", 0 0, L_0x142f86350;  1 drivers, strength-aware
v0x153930040_0 .net8 "out", 0 0, RS_0x158045b80;  alias, 3 drivers, strength-aware
S_0x153930100 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x15392f790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804c220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd9c80 .functor NMOS 1, L_0x13804c220, RS_0x158045b80, C4<0>, C4<0>;
L_0x142fd9d50 .functor NMOS 1, L_0x142fd9c80, RS_0x158045b80, C4<0>, C4<0>;
L_0x13804c268 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd9f00 .functor PMOS 1, L_0x13804c268, RS_0x158045b80, C4<0>, C4<0>;
L_0x13804c2b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd9fb0 .functor PMOS 1, L_0x13804c2b0, RS_0x158045b80, C4<0>, C4<0>;
v0x153930320_0 .net/2s *"_ivl_0", 0 0, L_0x13804c220;  1 drivers
v0x1539303d0_0 .net/2s *"_ivl_2", 0 0, L_0x13804c268;  1 drivers
v0x153930480_0 .net/2s *"_ivl_4", 0 0, L_0x13804c2b0;  1 drivers
v0x153930540_0 .net8 "a", 0 0, RS_0x158045b80;  alias, 3 drivers, strength-aware
v0x1539305f0_0 .net8 "b", 0 0, RS_0x158045b80;  alias, 3 drivers, strength-aware
v0x153930700_0 .net8 "o1", 0 0, L_0x142fd9c80;  1 drivers, strength-aware
v0x153930790_0 .net8 "out", 0 0, RS_0x158045d00;  alias, 3 drivers, strength-aware
S_0x153930990 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x15392e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x153931330_0 .net "a", 0 0, L_0x142fded00;  alias, 1 drivers
v0x1539313d0_0 .net8 "out", 0 0, RS_0x158045b20;  alias, 3 drivers, strength-aware
S_0x153930b80 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x153930990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804bde8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd1600 .functor NMOS 1, L_0x13804bde8, L_0x142fded00, C4<0>, C4<0>;
L_0x142fc6010 .functor NMOS 1, L_0x142fd1600, L_0x142fded00, C4<0>, C4<0>;
L_0x13804be30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd8a20 .functor PMOS 1, L_0x13804be30, L_0x142fded00, C4<0>, C4<0>;
L_0x13804be78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd8b10 .functor PMOS 1, L_0x13804be78, L_0x142fded00, C4<0>, C4<0>;
v0x153930dc0_0 .net/2s *"_ivl_0", 0 0, L_0x13804bde8;  1 drivers
v0x153930e80_0 .net/2s *"_ivl_2", 0 0, L_0x13804be30;  1 drivers
v0x153930f30_0 .net/2s *"_ivl_4", 0 0, L_0x13804be78;  1 drivers
v0x153930ff0_0 .net "a", 0 0, L_0x142fded00;  alias, 1 drivers
v0x153931100_0 .net "b", 0 0, L_0x142fded00;  alias, 1 drivers
v0x153931190_0 .net8 "o1", 0 0, L_0x142fd1600;  1 drivers, strength-aware
v0x153931230_0 .net8 "out", 0 0, RS_0x158045b20;  alias, 3 drivers, strength-aware
S_0x142f84070 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x15392e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f84900_0 .net "a", 0 0, L_0x142fdee80;  alias, 1 drivers
v0x142f849a0_0 .net8 "out", 0 0, RS_0x158045760;  alias, 3 drivers, strength-aware
S_0x142f84230 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f84070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804bec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fd8be0 .functor NMOS 1, L_0x13804bec0, L_0x142fdee80, C4<0>, C4<0>;
L_0x142fd8cd0 .functor NMOS 1, L_0x142fd8be0, L_0x142fdee80, C4<0>, C4<0>;
L_0x13804bf08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd8d80 .functor PMOS 1, L_0x13804bf08, L_0x142fdee80, C4<0>, C4<0>;
L_0x13804bf50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fd8e70 .functor PMOS 1, L_0x13804bf50, L_0x142fdee80, C4<0>, C4<0>;
v0x142f84440_0 .net/2s *"_ivl_0", 0 0, L_0x13804bec0;  1 drivers
v0x142f844d0_0 .net/2s *"_ivl_2", 0 0, L_0x13804bf08;  1 drivers
v0x142f84560_0 .net/2s *"_ivl_4", 0 0, L_0x13804bf50;  1 drivers
v0x142f845f0_0 .net "a", 0 0, L_0x142fdee80;  alias, 1 drivers
v0x142f84700_0 .net "b", 0 0, L_0x142fdee80;  alias, 1 drivers
v0x142f84790_0 .net8 "o1", 0 0, L_0x142fd8be0;  1 drivers, strength-aware
v0x142f84820_0 .net8 "out", 0 0, RS_0x158045760;  alias, 3 drivers, strength-aware
S_0x142f84a40 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x15392e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f862b0_0 .net8 "a", 0 0, RS_0x158045940;  alias, 3 drivers, strength-aware
v0x142f863d0_0 .net8 "b", 0 0, RS_0x158045d00;  alias, 3 drivers, strength-aware
RS_0x158046270 .resolv tri, L_0x142fda1c0, L_0x142fda270, L_0x142fda3c0;
v0x142f864e0_0 .net8 "nand_out1", 0 0, RS_0x158046270;  3 drivers, strength-aware
RS_0x1580463f0 .resolv tri, L_0x142fda560, L_0x142fda610, L_0x142fda760;
v0x142f86570_0 .net8 "nand_out2", 0 0, RS_0x1580463f0;  3 drivers, strength-aware
v0x142f86640_0 .net8 "out", 0 0, RS_0x158046570;  alias, 3 drivers, strength-aware
S_0x142f84cb0 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f84a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804c2f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142f86460 .functor NMOS 1, L_0x13804c2f8, RS_0x158045940, C4<0>, C4<0>;
L_0x142fda1c0 .functor NMOS 1, L_0x142f86460, RS_0x158045940, C4<0>, C4<0>;
L_0x13804c340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fda270 .functor PMOS 1, L_0x13804c340, RS_0x158045940, C4<0>, C4<0>;
L_0x13804c388 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fda3c0 .functor PMOS 1, L_0x13804c388, RS_0x158045940, C4<0>, C4<0>;
v0x142f84ee0_0 .net/2s *"_ivl_0", 0 0, L_0x13804c2f8;  1 drivers
v0x142f84fa0_0 .net/2s *"_ivl_2", 0 0, L_0x13804c340;  1 drivers
v0x142f85050_0 .net/2s *"_ivl_4", 0 0, L_0x13804c388;  1 drivers
v0x142f85110_0 .net8 "a", 0 0, RS_0x158045940;  alias, 3 drivers, strength-aware
v0x142f851e0_0 .net8 "b", 0 0, RS_0x158045940;  alias, 3 drivers, strength-aware
v0x142f852b0_0 .net8 "o1", 0 0, L_0x142f86460;  1 drivers, strength-aware
v0x142f85350_0 .net8 "out", 0 0, RS_0x158046270;  alias, 3 drivers, strength-aware
S_0x142f85420 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f84a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804c3d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fda470 .functor NMOS 1, L_0x13804c3d0, RS_0x158045d00, C4<0>, C4<0>;
L_0x142fda560 .functor NMOS 1, L_0x142fda470, RS_0x158045d00, C4<0>, C4<0>;
L_0x13804c418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fda610 .functor PMOS 1, L_0x13804c418, RS_0x158045d00, C4<0>, C4<0>;
L_0x13804c460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fda760 .functor PMOS 1, L_0x13804c460, RS_0x158045d00, C4<0>, C4<0>;
v0x142f85640_0 .net/2s *"_ivl_0", 0 0, L_0x13804c3d0;  1 drivers
v0x142f856f0_0 .net/2s *"_ivl_2", 0 0, L_0x13804c418;  1 drivers
v0x142f857a0_0 .net/2s *"_ivl_4", 0 0, L_0x13804c460;  1 drivers
v0x142f85860_0 .net8 "a", 0 0, RS_0x158045d00;  alias, 3 drivers, strength-aware
v0x142f85930_0 .net8 "b", 0 0, RS_0x158045d00;  alias, 3 drivers, strength-aware
v0x142f85a00_0 .net8 "o1", 0 0, L_0x142fda470;  1 drivers, strength-aware
v0x142f85aa0_0 .net8 "out", 0 0, RS_0x1580463f0;  alias, 3 drivers, strength-aware
S_0x142f85b70 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f84a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804c4a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fda810 .functor NMOS 1, L_0x13804c4a8, RS_0x1580463f0, C4<0>, C4<0>;
L_0x142fda900 .functor NMOS 1, L_0x142fda810, RS_0x158046270, C4<0>, C4<0>;
L_0x13804c4f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fda9b0 .functor PMOS 1, L_0x13804c4f0, RS_0x158046270, C4<0>, C4<0>;
L_0x13804c538 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdaaa0 .functor PMOS 1, L_0x13804c538, RS_0x1580463f0, C4<0>, C4<0>;
v0x142f85da0_0 .net/2s *"_ivl_0", 0 0, L_0x13804c4a8;  1 drivers
v0x142f85e50_0 .net/2s *"_ivl_2", 0 0, L_0x13804c4f0;  1 drivers
v0x142f85f00_0 .net/2s *"_ivl_4", 0 0, L_0x13804c538;  1 drivers
v0x142f85fc0_0 .net8 "a", 0 0, RS_0x158046270;  alias, 3 drivers, strength-aware
v0x142f86070_0 .net8 "b", 0 0, RS_0x1580463f0;  alias, 3 drivers, strength-aware
v0x142f86140_0 .net8 "o1", 0 0, L_0x142fda810;  1 drivers, strength-aware
v0x142f861d0_0 .net8 "out", 0 0, RS_0x158046570;  alias, 3 drivers, strength-aware
S_0x142f87080 .scope module, "ha2" "HalfAdder" 5 6, 6 3 0, S_0x15392c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x142f8e6f0_0 .net8 "a", 0 0, RS_0x158046570;  alias, 3 drivers, strength-aware
v0x142f8e780_0 .net "b", 0 0, L_0x142fdef20;  alias, 1 drivers
v0x142f8e910_0 .net8 "carry", 0 0, RS_0x158046a80;  alias, 3 drivers, strength-aware
v0x142f8e9a0_0 .net8 "sum", 0 0, RS_0x158047a70;  alias, 3 drivers, strength-aware
S_0x142f872d0 .scope module, "and_gate" "And" 6 6, 7 3 0, S_0x142f87080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f883e0_0 .net8 "a", 0 0, RS_0x158046570;  alias, 3 drivers, strength-aware
v0x142f88480_0 .net "b", 0 0, L_0x142fdef20;  alias, 1 drivers
RS_0x158046900 .resolv tri, L_0x142f8e850, L_0x142fddc50, L_0x142fddd00;
v0x142f88520_0 .net8 "nand_out", 0 0, RS_0x158046900;  3 drivers, strength-aware
v0x142f885d0_0 .net8 "out", 0 0, RS_0x158046a80;  alias, 3 drivers, strength-aware
S_0x142f87510 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f872d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804cec8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fdd920 .functor NMOS 1, L_0x13804cec8, L_0x142fdef20, C4<0>, C4<0>;
L_0x142f8e850 .functor NMOS 1, L_0x142fdd920, RS_0x158046570, C4<0>, C4<0>;
L_0x13804cf10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fddc50 .functor PMOS 1, L_0x13804cf10, RS_0x158046570, C4<0>, C4<0>;
L_0x13804cf58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fddd00 .functor PMOS 1, L_0x13804cf58, L_0x142fdef20, C4<0>, C4<0>;
v0x142f87750_0 .net/2s *"_ivl_0", 0 0, L_0x13804cec8;  1 drivers
v0x142f87810_0 .net/2s *"_ivl_2", 0 0, L_0x13804cf10;  1 drivers
v0x142f878c0_0 .net/2s *"_ivl_4", 0 0, L_0x13804cf58;  1 drivers
v0x142f87980_0 .net8 "a", 0 0, RS_0x158046570;  alias, 3 drivers, strength-aware
v0x142f87a90_0 .net "b", 0 0, L_0x142fdef20;  alias, 1 drivers
v0x142f87b30_0 .net8 "o1", 0 0, L_0x142fdd920;  1 drivers, strength-aware
v0x142f87bd0_0 .net8 "out", 0 0, RS_0x158046900;  alias, 3 drivers, strength-aware
S_0x142f87ca0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f872d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804cfa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fdddd0 .functor NMOS 1, L_0x13804cfa0, RS_0x158046900, C4<0>, C4<0>;
L_0x142fddec0 .functor NMOS 1, L_0x142fdddd0, RS_0x158046900, C4<0>, C4<0>;
L_0x13804cfe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fde070 .functor PMOS 1, L_0x13804cfe8, RS_0x158046900, C4<0>, C4<0>;
L_0x13804d030 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142f8f8f0 .functor PMOS 1, L_0x13804d030, RS_0x158046900, C4<0>, C4<0>;
v0x142f87ec0_0 .net/2s *"_ivl_0", 0 0, L_0x13804cfa0;  1 drivers
v0x142f87f70_0 .net/2s *"_ivl_2", 0 0, L_0x13804cfe8;  1 drivers
v0x142f88020_0 .net/2s *"_ivl_4", 0 0, L_0x13804d030;  1 drivers
v0x142f880e0_0 .net8 "a", 0 0, RS_0x158046900;  alias, 3 drivers, strength-aware
v0x142f88190_0 .net8 "b", 0 0, RS_0x158046900;  alias, 3 drivers, strength-aware
v0x142f882a0_0 .net8 "o1", 0 0, L_0x142fdddd0;  1 drivers, strength-aware
v0x142f88330_0 .net8 "out", 0 0, RS_0x158046a80;  alias, 3 drivers, strength-aware
S_0x142f886a0 .scope module, "xor_gate" "Xor" 6 5, 7 26 0, S_0x142f87080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f8e1c0_0 .net8 "a", 0 0, RS_0x158046570;  alias, 3 drivers, strength-aware
RS_0x158046e40 .resolv tri, L_0x142fdc2d0, L_0x142fdc480, L_0x142fdc510;
v0x142f8e250_0 .net8 "and1_out", 0 0, RS_0x158046e40;  3 drivers, strength-aware
RS_0x158047200 .resolv tri, L_0x142fdcb50, L_0x142fdcd00, L_0x142fdcd70;
v0x142f8e2e0_0 .net8 "and2_out", 0 0, RS_0x158047200;  3 drivers, strength-aware
v0x142f8e370_0 .net "b", 0 0, L_0x142fdef20;  alias, 1 drivers
RS_0x158047020 .resolv tri, L_0x142fdb7e0, L_0x142fdb890, L_0x142fdb980;
v0x142f8e400_0 .net8 "not_a", 0 0, RS_0x158047020;  3 drivers, strength-aware
RS_0x158046c60 .resolv tri, L_0x142fdbb40, L_0x142fdbbf0, L_0x142fdbce0;
v0x142f8e550_0 .net8 "not_b", 0 0, RS_0x158046c60;  3 drivers, strength-aware
v0x142f8e660_0 .net8 "out", 0 0, RS_0x158047a70;  alias, 3 drivers, strength-aware
S_0x142f888b0 .scope module, "and1" "And" 7 30, 7 3 0, S_0x142f886a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f89970_0 .net8 "a", 0 0, RS_0x158046570;  alias, 3 drivers, strength-aware
v0x142f89a10_0 .net8 "b", 0 0, RS_0x158046c60;  alias, 3 drivers, strength-aware
RS_0x158046cc0 .resolv tri, L_0x142f8e5e0, L_0x142fdc020, L_0x142fdc110;
v0x142f89ab0_0 .net8 "nand_out", 0 0, RS_0x158046cc0;  3 drivers, strength-aware
v0x142f89b60_0 .net8 "out", 0 0, RS_0x158046e40;  alias, 3 drivers, strength-aware
S_0x142f88ae0 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f888b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804c8e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fdbdb0 .functor NMOS 1, L_0x13804c8e0, RS_0x158046c60, C4<0>, C4<0>;
L_0x142f8e5e0 .functor NMOS 1, L_0x142fdbdb0, RS_0x158046570, C4<0>, C4<0>;
L_0x13804c928 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdc020 .functor PMOS 1, L_0x13804c928, RS_0x158046570, C4<0>, C4<0>;
L_0x13804c970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdc110 .functor PMOS 1, L_0x13804c970, RS_0x158046c60, C4<0>, C4<0>;
v0x142f88d20_0 .net/2s *"_ivl_0", 0 0, L_0x13804c8e0;  1 drivers
v0x142f88de0_0 .net/2s *"_ivl_2", 0 0, L_0x13804c928;  1 drivers
v0x142f88e90_0 .net/2s *"_ivl_4", 0 0, L_0x13804c970;  1 drivers
v0x142f88f50_0 .net8 "a", 0 0, RS_0x158046570;  alias, 3 drivers, strength-aware
v0x142f88fe0_0 .net8 "b", 0 0, RS_0x158046c60;  alias, 3 drivers, strength-aware
v0x142f890c0_0 .net8 "o1", 0 0, L_0x142fdbdb0;  1 drivers, strength-aware
v0x142f89160_0 .net8 "out", 0 0, RS_0x158046cc0;  alias, 3 drivers, strength-aware
S_0x142f89230 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f888b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804c9b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fdc1e0 .functor NMOS 1, L_0x13804c9b8, RS_0x158046cc0, C4<0>, C4<0>;
L_0x142fdc2d0 .functor NMOS 1, L_0x142fdc1e0, RS_0x158046cc0, C4<0>, C4<0>;
L_0x13804ca00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdc480 .functor PMOS 1, L_0x13804ca00, RS_0x158046cc0, C4<0>, C4<0>;
L_0x13804ca48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdc510 .functor PMOS 1, L_0x13804ca48, RS_0x158046cc0, C4<0>, C4<0>;
v0x142f89450_0 .net/2s *"_ivl_0", 0 0, L_0x13804c9b8;  1 drivers
v0x142f89500_0 .net/2s *"_ivl_2", 0 0, L_0x13804ca00;  1 drivers
v0x142f895b0_0 .net/2s *"_ivl_4", 0 0, L_0x13804ca48;  1 drivers
v0x142f89670_0 .net8 "a", 0 0, RS_0x158046cc0;  alias, 3 drivers, strength-aware
v0x142f89720_0 .net8 "b", 0 0, RS_0x158046cc0;  alias, 3 drivers, strength-aware
v0x142f89830_0 .net8 "o1", 0 0, L_0x142fdc1e0;  1 drivers, strength-aware
v0x142f898c0_0 .net8 "out", 0 0, RS_0x158046e40;  alias, 3 drivers, strength-aware
S_0x142f89c30 .scope module, "and2" "And" 7 31, 7 3 0, S_0x142f886a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f8ace0_0 .net8 "a", 0 0, RS_0x158047020;  alias, 3 drivers, strength-aware
v0x142f8ad80_0 .net "b", 0 0, L_0x142fdef20;  alias, 1 drivers
RS_0x158047080 .resolv tri, L_0x142fdc730, L_0x142fdc920, L_0x142fdc9b0;
v0x142f8ae10_0 .net8 "nand_out", 0 0, RS_0x158047080;  3 drivers, strength-aware
v0x142f8aec0_0 .net8 "out", 0 0, RS_0x158047200;  alias, 3 drivers, strength-aware
S_0x142f89e40 .scope module, "nand1" "Nand" 7 5, 8 1 0, S_0x142f89c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804ca90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fdc680 .functor NMOS 1, L_0x13804ca90, L_0x142fdef20, C4<0>, C4<0>;
L_0x142fdc730 .functor NMOS 1, L_0x142fdc680, RS_0x158047020, C4<0>, C4<0>;
L_0x13804cad8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdc920 .functor PMOS 1, L_0x13804cad8, RS_0x158047020, C4<0>, C4<0>;
L_0x13804cb20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdc9b0 .functor PMOS 1, L_0x13804cb20, L_0x142fdef20, C4<0>, C4<0>;
v0x142f8a070_0 .net/2s *"_ivl_0", 0 0, L_0x13804ca90;  1 drivers
v0x142f8a130_0 .net/2s *"_ivl_2", 0 0, L_0x13804cad8;  1 drivers
v0x142f8a1e0_0 .net/2s *"_ivl_4", 0 0, L_0x13804cb20;  1 drivers
v0x142f8a2a0_0 .net8 "a", 0 0, RS_0x158047020;  alias, 3 drivers, strength-aware
v0x142f8a340_0 .net "b", 0 0, L_0x142fdef20;  alias, 1 drivers
v0x142f8a450_0 .net8 "o1", 0 0, L_0x142fdc680;  1 drivers, strength-aware
v0x142f8a4e0_0 .net8 "out", 0 0, RS_0x158047080;  alias, 3 drivers, strength-aware
S_0x142f8a5a0 .scope module, "nand2" "Nand" 7 6, 8 1 0, S_0x142f89c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804cb68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fdca60 .functor NMOS 1, L_0x13804cb68, RS_0x158047080, C4<0>, C4<0>;
L_0x142fdcb50 .functor NMOS 1, L_0x142fdca60, RS_0x158047080, C4<0>, C4<0>;
L_0x13804cbb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdcd00 .functor PMOS 1, L_0x13804cbb0, RS_0x158047080, C4<0>, C4<0>;
L_0x13804cbf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdcd70 .functor PMOS 1, L_0x13804cbf8, RS_0x158047080, C4<0>, C4<0>;
v0x142f8a7c0_0 .net/2s *"_ivl_0", 0 0, L_0x13804cb68;  1 drivers
v0x142f8a870_0 .net/2s *"_ivl_2", 0 0, L_0x13804cbb0;  1 drivers
v0x142f8a920_0 .net/2s *"_ivl_4", 0 0, L_0x13804cbf8;  1 drivers
v0x142f8a9e0_0 .net8 "a", 0 0, RS_0x158047080;  alias, 3 drivers, strength-aware
v0x142f8aa90_0 .net8 "b", 0 0, RS_0x158047080;  alias, 3 drivers, strength-aware
v0x142f8aba0_0 .net8 "o1", 0 0, L_0x142fdca60;  1 drivers, strength-aware
v0x142f8ac30_0 .net8 "out", 0 0, RS_0x158047200;  alias, 3 drivers, strength-aware
S_0x142f8af90 .scope module, "not1" "Not" 7 28, 7 16 0, S_0x142f886a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f8b970_0 .net8 "a", 0 0, RS_0x158046570;  alias, 3 drivers, strength-aware
v0x142f8ba00_0 .net8 "out", 0 0, RS_0x158047020;  alias, 3 drivers, strength-aware
S_0x142f8b180 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f8af90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804c730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fdb6f0 .functor NMOS 1, L_0x13804c730, RS_0x158046570, C4<0>, C4<0>;
L_0x142fdb7e0 .functor NMOS 1, L_0x142fdb6f0, RS_0x158046570, C4<0>, C4<0>;
L_0x13804c778 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdb890 .functor PMOS 1, L_0x13804c778, RS_0x158046570, C4<0>, C4<0>;
L_0x13804c7c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdb980 .functor PMOS 1, L_0x13804c7c0, RS_0x158046570, C4<0>, C4<0>;
v0x142f8b3c0_0 .net/2s *"_ivl_0", 0 0, L_0x13804c730;  1 drivers
v0x142f8b480_0 .net/2s *"_ivl_2", 0 0, L_0x13804c778;  1 drivers
v0x142f8b530_0 .net/2s *"_ivl_4", 0 0, L_0x13804c7c0;  1 drivers
v0x142f8b5f0_0 .net8 "a", 0 0, RS_0x158046570;  alias, 3 drivers, strength-aware
v0x142f8b780_0 .net8 "b", 0 0, RS_0x158046570;  alias, 3 drivers, strength-aware
v0x142f8b850_0 .net8 "o1", 0 0, L_0x142fdb6f0;  1 drivers, strength-aware
v0x142f8b8e0_0 .net8 "out", 0 0, RS_0x158047020;  alias, 3 drivers, strength-aware
S_0x142f8ba90 .scope module, "not2" "Not" 7 29, 7 16 0, S_0x142f886a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142f8c410_0 .net "a", 0 0, L_0x142fdef20;  alias, 1 drivers
v0x142f8c4b0_0 .net8 "out", 0 0, RS_0x158046c60;  alias, 3 drivers, strength-aware
S_0x142f8bc80 .scope module, "nand1" "Nand" 7 17, 8 1 0, S_0x142f8ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804c808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fdba50 .functor NMOS 1, L_0x13804c808, L_0x142fdef20, C4<0>, C4<0>;
L_0x142fdbb40 .functor NMOS 1, L_0x142fdba50, L_0x142fdef20, C4<0>, C4<0>;
L_0x13804c850 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdbbf0 .functor PMOS 1, L_0x13804c850, L_0x142fdef20, C4<0>, C4<0>;
L_0x13804c898 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdbce0 .functor PMOS 1, L_0x13804c898, L_0x142fdef20, C4<0>, C4<0>;
v0x142f8bec0_0 .net/2s *"_ivl_0", 0 0, L_0x13804c808;  1 drivers
v0x142f8bf80_0 .net/2s *"_ivl_2", 0 0, L_0x13804c850;  1 drivers
v0x142f8c030_0 .net/2s *"_ivl_4", 0 0, L_0x13804c898;  1 drivers
v0x142f8c0f0_0 .net "a", 0 0, L_0x142fdef20;  alias, 1 drivers
v0x142f8c200_0 .net "b", 0 0, L_0x142fdef20;  alias, 1 drivers
v0x142f8c290_0 .net8 "o1", 0 0, L_0x142fdba50;  1 drivers, strength-aware
v0x142f8c330_0 .net8 "out", 0 0, RS_0x158046c60;  alias, 3 drivers, strength-aware
S_0x142f8c550 .scope module, "or1" "Or" 7 32, 7 9 0, S_0x142f886a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142f8dd60_0 .net8 "a", 0 0, RS_0x158046e40;  alias, 3 drivers, strength-aware
v0x142f8de80_0 .net8 "b", 0 0, RS_0x158047200;  alias, 3 drivers, strength-aware
RS_0x158047770 .resolv tri, L_0x142fdcf90, L_0x142fdd040, L_0x142fdd190;
v0x142f8df90_0 .net8 "nand_out1", 0 0, RS_0x158047770;  3 drivers, strength-aware
RS_0x1580478f0 .resolv tri, L_0x142fdd330, L_0x142fdd3e0, L_0x142fdd530;
v0x142f8e020_0 .net8 "nand_out2", 0 0, RS_0x1580478f0;  3 drivers, strength-aware
v0x142f8e0f0_0 .net8 "out", 0 0, RS_0x158047a70;  alias, 3 drivers, strength-aware
S_0x142f8c7a0 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f8c550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804cc40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fdcee0 .functor NMOS 1, L_0x13804cc40, RS_0x158046e40, C4<0>, C4<0>;
L_0x142fdcf90 .functor NMOS 1, L_0x142fdcee0, RS_0x158046e40, C4<0>, C4<0>;
L_0x13804cc88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdd040 .functor PMOS 1, L_0x13804cc88, RS_0x158046e40, C4<0>, C4<0>;
L_0x13804ccd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdd190 .functor PMOS 1, L_0x13804ccd0, RS_0x158046e40, C4<0>, C4<0>;
v0x142f8c9d0_0 .net/2s *"_ivl_0", 0 0, L_0x13804cc40;  1 drivers
v0x142f8ca90_0 .net/2s *"_ivl_2", 0 0, L_0x13804cc88;  1 drivers
v0x142f8cb40_0 .net/2s *"_ivl_4", 0 0, L_0x13804ccd0;  1 drivers
v0x142f8cc00_0 .net8 "a", 0 0, RS_0x158046e40;  alias, 3 drivers, strength-aware
v0x142f8ccd0_0 .net8 "b", 0 0, RS_0x158046e40;  alias, 3 drivers, strength-aware
v0x142f8cda0_0 .net8 "o1", 0 0, L_0x142fdcee0;  1 drivers, strength-aware
v0x142f8ce30_0 .net8 "out", 0 0, RS_0x158047770;  alias, 3 drivers, strength-aware
S_0x142f8cef0 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f8c550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804cd18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fdd240 .functor NMOS 1, L_0x13804cd18, RS_0x158047200, C4<0>, C4<0>;
L_0x142fdd330 .functor NMOS 1, L_0x142fdd240, RS_0x158047200, C4<0>, C4<0>;
L_0x13804cd60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdd3e0 .functor PMOS 1, L_0x13804cd60, RS_0x158047200, C4<0>, C4<0>;
L_0x13804cda8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdd530 .functor PMOS 1, L_0x13804cda8, RS_0x158047200, C4<0>, C4<0>;
v0x142f8d110_0 .net/2s *"_ivl_0", 0 0, L_0x13804cd18;  1 drivers
v0x142f8d1c0_0 .net/2s *"_ivl_2", 0 0, L_0x13804cd60;  1 drivers
v0x142f8d270_0 .net/2s *"_ivl_4", 0 0, L_0x13804cda8;  1 drivers
v0x142f8d330_0 .net8 "a", 0 0, RS_0x158047200;  alias, 3 drivers, strength-aware
v0x142f8d400_0 .net8 "b", 0 0, RS_0x158047200;  alias, 3 drivers, strength-aware
v0x142f8d4d0_0 .net8 "o1", 0 0, L_0x142fdd240;  1 drivers, strength-aware
v0x142f8d560_0 .net8 "out", 0 0, RS_0x1580478f0;  alias, 3 drivers, strength-aware
S_0x142f8d620 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f8c550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804cdf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fdd5e0 .functor NMOS 1, L_0x13804cdf0, RS_0x1580478f0, C4<0>, C4<0>;
L_0x142fdd6d0 .functor NMOS 1, L_0x142fdd5e0, RS_0x158047770, C4<0>, C4<0>;
L_0x13804ce38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdd780 .functor PMOS 1, L_0x13804ce38, RS_0x158047770, C4<0>, C4<0>;
L_0x13804ce80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdd850 .functor PMOS 1, L_0x13804ce80, RS_0x1580478f0, C4<0>, C4<0>;
v0x142f8d850_0 .net/2s *"_ivl_0", 0 0, L_0x13804cdf0;  1 drivers
v0x142f8d900_0 .net/2s *"_ivl_2", 0 0, L_0x13804ce38;  1 drivers
v0x142f8d9b0_0 .net/2s *"_ivl_4", 0 0, L_0x13804ce80;  1 drivers
v0x142f8da70_0 .net8 "a", 0 0, RS_0x158047770;  alias, 3 drivers, strength-aware
v0x142f8db20_0 .net8 "b", 0 0, RS_0x1580478f0;  alias, 3 drivers, strength-aware
v0x142f8dbf0_0 .net8 "o1", 0 0, L_0x142fdd5e0;  1 drivers, strength-aware
v0x142f8dc80_0 .net8 "out", 0 0, RS_0x158047a70;  alias, 3 drivers, strength-aware
S_0x142f8ea30 .scope module, "or_gate" "Or" 5 7, 7 9 0, S_0x15392c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142fa01e0_0 .net8 "a", 0 0, RS_0x158045580;  alias, 3 drivers, strength-aware
v0x142fa0280_0 .net8 "b", 0 0, RS_0x158046a80;  alias, 3 drivers, strength-aware
RS_0x158047dd0 .resolv tri, L_0x142fde330, L_0x142fde3e0, L_0x142fde530;
v0x142fa0320_0 .net8 "nand_out1", 0 0, RS_0x158047dd0;  3 drivers, strength-aware
RS_0x158047f50 .resolv tri, L_0x142fde6d0, L_0x142fde780, L_0x142fde8d0;
v0x142fa03f0_0 .net8 "nand_out2", 0 0, RS_0x158047f50;  3 drivers, strength-aware
v0x142fa04c0_0 .net8 "out", 0 0, RS_0x1380080d0;  alias, 3 drivers, strength-aware
S_0x142f8ebf0 .scope module, "nand1" "Nand" 7 11, 8 1 0, S_0x142f8ea30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804d078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fde240 .functor NMOS 1, L_0x13804d078, RS_0x158045580, C4<0>, C4<0>;
L_0x142fde330 .functor NMOS 1, L_0x142fde240, RS_0x158045580, C4<0>, C4<0>;
L_0x13804d0c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fde3e0 .functor PMOS 1, L_0x13804d0c0, RS_0x158045580, C4<0>, C4<0>;
L_0x13804d108 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fde530 .functor PMOS 1, L_0x13804d108, RS_0x158045580, C4<0>, C4<0>;
v0x142f8ee20_0 .net/2s *"_ivl_0", 0 0, L_0x13804d078;  1 drivers
v0x142f8eed0_0 .net/2s *"_ivl_2", 0 0, L_0x13804d0c0;  1 drivers
v0x142f8ef80_0 .net/2s *"_ivl_4", 0 0, L_0x13804d108;  1 drivers
v0x142f8f040_0 .net8 "a", 0 0, RS_0x158045580;  alias, 3 drivers, strength-aware
v0x142f8f0d0_0 .net8 "b", 0 0, RS_0x158045580;  alias, 3 drivers, strength-aware
v0x142f8f220_0 .net8 "o1", 0 0, L_0x142fde240;  1 drivers, strength-aware
v0x142f8f2b0_0 .net8 "out", 0 0, RS_0x158047dd0;  alias, 3 drivers, strength-aware
S_0x142f8f390 .scope module, "nand2" "Nand" 7 12, 8 1 0, S_0x142f8ea30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804d150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fde5e0 .functor NMOS 1, L_0x13804d150, RS_0x158046a80, C4<0>, C4<0>;
L_0x142fde6d0 .functor NMOS 1, L_0x142fde5e0, RS_0x158046a80, C4<0>, C4<0>;
L_0x13804d198 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fde780 .functor PMOS 1, L_0x13804d198, RS_0x158046a80, C4<0>, C4<0>;
L_0x13804d1e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fde8d0 .functor PMOS 1, L_0x13804d1e0, RS_0x158046a80, C4<0>, C4<0>;
v0x142f8f5a0_0 .net/2s *"_ivl_0", 0 0, L_0x13804d150;  1 drivers
v0x142f8f630_0 .net/2s *"_ivl_2", 0 0, L_0x13804d198;  1 drivers
v0x142f8f6d0_0 .net/2s *"_ivl_4", 0 0, L_0x13804d1e0;  1 drivers
v0x142f8f790_0 .net8 "a", 0 0, RS_0x158046a80;  alias, 3 drivers, strength-aware
v0x142f8f820_0 .net8 "b", 0 0, RS_0x158046a80;  alias, 3 drivers, strength-aware
v0x142f8f970_0 .net8 "o1", 0 0, L_0x142fde5e0;  1 drivers, strength-aware
v0x142f8fa00_0 .net8 "out", 0 0, RS_0x158047f50;  alias, 3 drivers, strength-aware
S_0x142f8fae0 .scope module, "nand3" "Nand" 7 13, 8 1 0, S_0x142f8ea30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13804d228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142fde980 .functor NMOS 1, L_0x13804d228, RS_0x158047f50, C4<0>, C4<0>;
L_0x142fdea70 .functor NMOS 1, L_0x142fde980, RS_0x158047dd0, C4<0>, C4<0>;
L_0x13804d270 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdeb20 .functor PMOS 1, L_0x13804d270, RS_0x158047dd0, C4<0>, C4<0>;
L_0x13804d2b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142fdec50 .functor PMOS 1, L_0x13804d2b8, RS_0x158047f50, C4<0>, C4<0>;
v0x142f8fcf0_0 .net/2s *"_ivl_0", 0 0, L_0x13804d228;  1 drivers
v0x142f9fd80_0 .net/2s *"_ivl_2", 0 0, L_0x13804d270;  1 drivers
v0x142f9fe30_0 .net/2s *"_ivl_4", 0 0, L_0x13804d2b8;  1 drivers
v0x142f9fef0_0 .net8 "a", 0 0, RS_0x158047dd0;  alias, 3 drivers, strength-aware
v0x142f9ffa0_0 .net8 "b", 0 0, RS_0x158047f50;  alias, 3 drivers, strength-aware
v0x142fa0070_0 .net8 "o1", 0 0, L_0x142fde980;  1 drivers, strength-aware
v0x142fa0100_0 .net8 "out", 0 0, RS_0x1380080d0;  alias, 3 drivers, strength-aware
S_0x142fa1fe0 .scope task, "test_operation" "test_operation" 2 111, 2 111 0, S_0x152e13a30;
 .timescale 0 0;
v0x142fa21b0_0 .var "expected_carry", 0 0;
v0x142fa2260_0 .var "expected_negative", 0 0;
v0x142fa2300_0 .var "expected_result", 15 0;
v0x142fa23c0_0 .var "expected_signed_ovf", 0 0;
v0x142fa2460_0 .var "expected_unsigned_ovf", 0 0;
v0x142fa2540_0 .var "expected_zero", 0 0;
v0x142fa25e0_0 .var "test_name", 1600 1;
v0x142fa2690_0 .var "test_passed", 0 0;
v0x142fa2730_0 .var "val_a", 15 0;
v0x142fa2840_0 .var "val_b", 15 0;
v0x142fa28f0_0 .var "val_sub", 0 0;
TD_adder_subtractor_16bit_overflow_test.test_operation ;
    %load/vec4 v0x142fa2f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142fa2f00_0, 0, 32;
    %load/vec4 v0x142fa2730_0;
    %store/vec4 v0x142fa2990_0, 0, 16;
    %load/vec4 v0x142fa2840_0;
    %store/vec4 v0x142fa2a40_0, 0, 16;
    %load/vec4 v0x142fa28f0_0;
    %store/vec4 v0x142fa2e70_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x142fa2d30_0;
    %load/vec4 v0x142fa2300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v0x142fa2ae0_0;
    %load/vec4 v0x142fa21b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.3, 11;
    %load/vec4 v0x142fa2dc0_0;
    %load/vec4 v0x142fa23c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.2, 10;
    %load/vec4 v0x142fa3010_0;
    %load/vec4 v0x142fa2460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.1, 9;
    %load/vec4 v0x142fa30c0_0;
    %load/vec4 v0x142fa2540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x142fa2bb0_0;
    %load/vec4 v0x142fa2260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.0;
    %store/vec4 v0x142fa2690_0, 0, 1;
    %load/vec4 v0x142fa2690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v0x142fa2c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142fa2c60_0, 0, 32;
    %vpi_call 2 142 "$display", "\342\234\223 PASS: %s", v0x142fa25e0_0 {0 0 0};
    %load/vec4 v0x142fa2730_0;
    %load/vec4 v0x142fa28f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 45, 0, 8; draw_string_vec4
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 43, 0, 8; draw_string_vec4
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %load/vec4 v0x142fa2840_0;
    %load/vec4 v0x142fa2d30_0;
    %vpi_call 2 143 "$display", "   %0d %s %0d = %0d", S<3,vec4,s16>, S<2,vec4,u8>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
    %vpi_call 2 145 "$display", "   Flags: C=%b SO=%b UO=%b Z=%b N=%b", v0x142fa2ae0_0, v0x142fa2dc0_0, v0x142fa3010_0, v0x142fa30c0_0, v0x142fa2bb0_0 {0 0 0};
    %jmp T_0.6;
T_0.5 ;
    %vpi_call 2 148 "$display", "\342\234\227 FAIL: %s", v0x142fa25e0_0 {0 0 0};
    %load/vec4 v0x142fa2730_0;
    %load/vec4 v0x142fa28f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 45, 0, 8; draw_string_vec4
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 43, 0, 8; draw_string_vec4
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %load/vec4 v0x142fa2840_0;
    %vpi_call 2 149 "$display", "   Input: %0d %s %0d", S<2,vec4,s16>, S<1,vec4,u8>, S<0,vec4,s16> {3 0 0};
    %load/vec4 v0x142fa2300_0;
    %vpi_call 2 150 "$display", "   Expected: result=%0d, flags=C%b SO%b UO%b Z%b N%b", S<0,vec4,s16>, v0x142fa21b0_0, v0x142fa23c0_0, v0x142fa2460_0, v0x142fa2540_0, v0x142fa2260_0 {1 0 0};
    %load/vec4 v0x142fa2d30_0;
    %vpi_call 2 153 "$display", "   Got:      result=%0d, flags=C%b SO%b UO%b Z%b N%b", S<0,vec4,s16>, v0x142fa2ae0_0, v0x142fa2dc0_0, v0x142fa3010_0, v0x142fa30c0_0, v0x142fa2bb0_0 {1 0 0};
T_0.6 ;
    %vpi_call 2 157 "$display", "\000" {0 0 0};
    %end;
    .scope S_0x152e13a30;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142fa2f00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142fa2c60_0, 0, 32;
    %vpi_call 2 37 "$display", "Testing 16-bit Adder-Subtractor with Overflow Detection" {0 0 0};
    %vpi_call 2 38 "$display", "==========================================================" {0 0 0};
    %vpi_call 2 41 "$display", "\012--- Testing Basic Addition ---" {0 0 0};
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 300, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808460331, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540160048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539697200, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539697201, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %vpi_call 2 47 "$display", "\012--- Testing Basic Subtraction ---" {0 0 0};
    %pushi/vec4 300, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808460333, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540094512, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808460333, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540094512, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539828273, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539522414, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1684370022, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1819244329, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %vpi_call 2 53 "$display", "\012--- Testing Unsigned Overflow ---" {0 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 54, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 892678965, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539697201, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539522414, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1936287598, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1701060719, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1986359910, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1819244329, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 842479160, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539697203, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 842479160, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539517551, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1952981107, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768386149, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1679843694, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1679848814, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1936287598, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1701060719, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1986359910, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1819244329, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %vpi_call 2 58 "$display", "\012--- Testing Signed Overflow: Positive + Positive \342\206\222 Negative ---" {0 0 0};
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 858928950, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 924855072, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 824191085, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1635262576, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1869834612, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1769366816, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 723530025, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %pushi/vec4 20000, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 20000, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 40000, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539697202, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464432, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %vpi_call 2 63 "$display", "\012--- Testing Signed Overflow: Negative + Negative \342\206\222 Positive ---" {0 0 0};
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 45, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 858928950, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 941632288, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 674050345, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %pushi/vec4 57344, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 57344, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 758657337, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 840968992, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 674052145, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 959588640, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 678326048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1936287598, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1701060719, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1986359910, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1819244329, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %vpi_call 2 69 "$display", "\012--- Testing Signed Overflow in Subtraction ---" {0 0 0};
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 858928950, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 924855584, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 674050345, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 11571, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 842479160, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539828273, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %vpi_call 2 76 "$display", "\012--- Testing No Overflow Cases ---" {0 0 0};
    %pushi/vec4 30000, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 1000, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 31000, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13104, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808464416, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 723530032, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808460328, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852776559, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1986359910, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1819244329, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 61540, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 45, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 875575606, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539697201, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808460328, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852776559, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1986359910, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1819244329, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %pushi/vec4 1000, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 500, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 500, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 825241648, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539828277, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808460328, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852776559, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1986359910, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1819244329, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %vpi_call 2 82 "$display", "\012--- Testing Flag Generation ---" {0 0 0};
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 32766, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 23141, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1919885414, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818322720, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1952805748, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x142fa2730_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x142fa2840_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa28f0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x142fa2300_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa21b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa23c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142fa2540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142fa2260_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 23141, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1919885414, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818322720, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1886352233, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1953068645, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x142fa25e0_0, 0, 1600;
    %fork TD_adder_subtractor_16bit_overflow_test.test_operation, S_0x142fa1fe0;
    %join;
    %vpi_call 2 87 "$display", "\012==========================================================" {0 0 0};
    %vpi_call 2 88 "$display", "Test Summary: %0d/%0d tests passed", v0x142fa2c60_0, v0x142fa2f00_0 {0 0 0};
    %load/vec4 v0x142fa2c60_0;
    %load/vec4 v0x142fa2f00_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 2 90 "$display", "\342\234\223 ALL TESTS PASSED!" {0 0 0};
    %vpi_call 2 91 "$display", "The 16-bit Adder-Subtractor with Overflow Detection works correctly." {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 93 "$display", "\342\234\227 SOME TESTS FAILED!" {0 0 0};
    %vpi_call 2 94 "$display", "Please check the implementation." {0 0 0};
T_1.1 ;
    %vpi_call 2 98 "$display", "\012--- Number Representation Examples ---" {0 0 0};
    %vpi_call 2 99 "$display", "16-bit Signed Range: -32768 to +32767" {0 0 0};
    %vpi_call 2 100 "$display", "16-bit Unsigned Range: 0 to 65535" {0 0 0};
    %vpi_call 2 101 "$display", "0x8000 = %0d (signed) = %0d (unsigned)", 16'sb1000000000000000, 16'b1000000000000000 {0 0 0};
    %vpi_call 2 102 "$display", "0x7FFF = %0d (signed) = %0d (unsigned)", 16'sb0111111111111111, 16'b0111111111111111 {0 0 0};
    %vpi_call 2 103 "$display", "0xFFFF = %0d (signed) = %0d (unsigned)", 16'sb1111111111111111, 16'b1111111111111111 {0 0 0};
    %vpi_call 2 105 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "adders/adder_subtractor_16bit_overflow_test.v";
    "./adders/adder_subtractor_16bit_overflow.v";
    "./adders/ripple_carry_adder_16bit.v";
    "./adders/full_adder.v";
    "./adders/half_adder.v";
    "./logic-gates/others.v";
    "./logic-gates/nand.v";
