TimeQuest Timing Analyzer report for DE1_TOP
Tue May 01 15:23:03 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Minimum Pulse Width: 'CLOCK_50'
 14. Slow Model Minimum Pulse Width: 'CLOCK_27[0]'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Output Enable Times
 20. Minimum Output Enable Times
 21. Output Disable Times
 22. Minimum Output Disable Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'CLOCK_50'
 29. Fast Model Hold: 'CLOCK_50'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'CLOCK_27[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths
 50. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE1_TOP                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------------------------------+------------------------------------------------------------------+
; Clock Name                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                                         ; Targets                                                          ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------------------------------+------------------------------------------------------------------+
; CLOCK_27[0]                                                  ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                                ; { CLOCK_27[0] }                                                  ;
; CLOCK_50                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                                ; { CLOCK_50 }                                                     ;
; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ; Generated ; 82.010 ; 12.19 MHz  ; 0.000 ; 41.005 ; 50.00      ; 31        ; 14          ;       ;        ;           ;            ; false    ; CLOCK_27[0] ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|inclk[0] ; { gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] } ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------------------------------+------------------------------------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 109.83 MHz ; 109.83 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -8.105 ; -5465.833     ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.445 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; CLOCK_50    ; -2.064 ; -3622.269       ;
; CLOCK_27[0] ; 18.518 ; 0.000           ;
+-------------+--------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                   ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -8.105 ; noise_filter:nf|counter[3]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.143      ;
; -8.025 ; noise_filter:nf|counter[3]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 9.063      ;
; -7.943 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.864      ;
; -7.943 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.864      ;
; -7.943 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.864      ;
; -7.943 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.864      ;
; -7.943 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.864      ;
; -7.943 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.864      ;
; -7.943 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.864      ;
; -7.863 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.784      ;
; -7.863 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.784      ;
; -7.863 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.784      ;
; -7.863 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.784      ;
; -7.863 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.784      ;
; -7.863 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.784      ;
; -7.863 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.784      ;
; -7.851 ; noise_filter:nf|counter[3]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.889      ;
; -7.798 ; noise_filter:nf|counter[2]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.833      ;
; -7.771 ; noise_filter:nf|counter[3]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.809      ;
; -7.758 ; noise_filter:nf|fifo~103                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 8.794      ;
; -7.718 ; noise_filter:nf|counter[2]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.753      ;
; -7.691 ; noise_filter:nf|counter[3]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.729      ;
; -7.689 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.610      ;
; -7.689 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.610      ;
; -7.689 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.610      ;
; -7.689 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.610      ;
; -7.689 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.610      ;
; -7.689 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.610      ;
; -7.689 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.610      ;
; -7.683 ; noise_filter:nf|counter[0]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 8.719      ;
; -7.678 ; noise_filter:nf|fifo~103                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 8.714      ;
; -7.669 ; noise_filter:nf|fifo~83                                                                                                                                                                                                                                                     ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 8.705      ;
; -7.649 ; noise_filter:nf|counter[1]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.684      ;
; -7.611 ; noise_filter:nf|counter[3]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.649      ;
; -7.609 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.530      ;
; -7.609 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.530      ;
; -7.609 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.530      ;
; -7.609 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.530      ;
; -7.609 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.530      ;
; -7.609 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.530      ;
; -7.609 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.530      ;
; -7.603 ; noise_filter:nf|counter[0]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 8.639      ;
; -7.589 ; noise_filter:nf|fifo~83                                                                                                                                                                                                                                                     ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 8.625      ;
; -7.569 ; noise_filter:nf|counter[1]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.604      ;
; -7.550 ; noise_filter:nf|fifo~181                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.585      ;
; -7.544 ; noise_filter:nf|counter[2]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.579      ;
; -7.531 ; noise_filter:nf|counter[3]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.569      ;
; -7.529 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|summed[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.450      ;
; -7.529 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|summed[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.450      ;
; -7.529 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|summed[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.450      ;
; -7.529 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|summed[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.450      ;
; -7.529 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|summed[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.450      ;
; -7.529 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|summed[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.450      ;
; -7.529 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|summed[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.450      ;
; -7.520 ; noise_filter:nf|fifo~169                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.555      ;
; -7.504 ; noise_filter:nf|fifo~103                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 8.540      ;
; -7.501 ; noise_filter:nf|fifo~165                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 8.535      ;
; -7.470 ; noise_filter:nf|fifo~181                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.505      ;
; -7.464 ; noise_filter:nf|counter[2]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.499      ;
; -7.452 ; noise_filter:nf|fifo~126                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.487      ;
; -7.451 ; noise_filter:nf|counter[3]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.489      ;
; -7.449 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|summed[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.370      ;
; -7.449 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|summed[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.370      ;
; -7.449 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|summed[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.370      ;
; -7.449 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|summed[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.370      ;
; -7.449 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|summed[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.370      ;
; -7.449 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|summed[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.370      ;
; -7.449 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|summed[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.370      ;
; -7.447 ; noise_filter:nf|fifo~261                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 8.481      ;
; -7.440 ; noise_filter:nf|fifo~169                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.475      ;
; -7.429 ; noise_filter:nf|counter[0]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 8.465      ;
; -7.426 ; noise_filter:nf|fifo~280                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 8.462      ;
; -7.424 ; noise_filter:nf|fifo~103                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 8.460      ;
; -7.421 ; noise_filter:nf|fifo~165                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 8.455      ;
; -7.415 ; noise_filter:nf|fifo~83                                                                                                                                                                                                                                                     ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 8.451      ;
; -7.395 ; noise_filter:nf|counter[1]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.430      ;
; -7.384 ; noise_filter:nf|counter[2]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.419      ;
; -7.372 ; noise_filter:nf|fifo~126                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.407      ;
; -7.371 ; noise_filter:nf|counter[3]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 8.409      ;
; -7.371 ; noise_filter:nf|fifo~24                                                                                                                                                                                                                                                     ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.406      ;
; -7.369 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|summed[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.290      ;
; -7.369 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|summed[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.290      ;
; -7.369 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|summed[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.290      ;
; -7.369 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|summed[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.290      ;
; -7.369 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|summed[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.290      ;
; -7.369 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|summed[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.290      ;
; -7.369 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|summed[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 8.290      ;
; -7.367 ; noise_filter:nf|fifo~261                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 8.401      ;
; -7.363 ; noise_filter:nf|fifo~161                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.398      ;
; -7.351 ; noise_filter:nf|fifo~20                                                                                                                                                                                                                                                     ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.386      ;
; -7.351 ; noise_filter:nf|fifo~87                                                                                                                                                                                                                                                     ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 8.387      ;
; -7.349 ; noise_filter:nf|counter[0]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 8.385      ;
; -7.346 ; noise_filter:nf|fifo~280                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 8.382      ;
; -7.344 ; noise_filter:nf|fifo~103                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 8.380      ;
; -7.335 ; noise_filter:nf|fifo~83                                                                                                                                                                                                                                                     ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 8.371      ;
; -7.322 ; noise_filter:nf|fifo~145                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 8.359      ;
; -7.315 ; noise_filter:nf|counter[1]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.350      ;
; -7.304 ; noise_filter:nf|counter[2]                                                                                                                                                                                                                                                  ; noise_filter:nf|summed[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 8.339      ;
; -7.302 ; noise_filter:nf|fifo~125                                                                                                                                                                                                                                                    ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 8.344      ;
; -7.302 ; noise_filter:nf|fifo~46                                                                                                                                                                                                                                                     ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 8.336      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|done_dac_channel_sync                                                                                                                                                                                  ; audio_core:ac|audio_core_0002:audio_core_inst|done_dac_channel_sync                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                          ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|done_adc_channel_sync                                                                                                                                                                                  ; audio_core:ac|audio_core_0002:audio_core_inst|done_adc_channel_sync                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state_left.DONE                                                                                                                                                                                                                                      ; state_left.DONE                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state_right.READING                                                                                                                                                                                                                                  ; state_right.READING                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                        ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state_right.PROCESSING                                                                                                                                                                                                                               ; state_right.PROCESSING                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state_right.DONE                                                                                                                                                                                                                                     ; state_right.DONE                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state_left.FILTER_NOISE                                                                                                                                                                                                                              ; state_left.FILTER_NOISE                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state_left.ACK_SAVE                                                                                                                                                                                                                                  ; state_left.ACK_SAVE                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state_left.VIBRATO                                                                                                                                                                                                                                   ; state_left.VIBRATO                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; chorus:ch|state.PASSIVE                                                                                                                                                                                                                              ; chorus:ch|state.PASSIVE                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; chorus:ch|state.GET_FIRST                                                                                                                                                                                                                            ; chorus:ch|state.GET_FIRST                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; smart_ram:smv1|state.WRITE                                                                                                                                                                                                                           ; smart_ram:smv1|state.WRITE                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; smart_ram:smv1|state.INIT                                                                                                                                                                                                                            ; smart_ram:smv1|state.INIT                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state_left.TREMOLO                                                                                                                                                                                                                                   ; state_left.TREMOLO                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state_left.SAVING                                                                                                                                                                                                                                    ; state_left.SAVING                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state_left.WRITING                                                                                                                                                                                                                                   ; state_left.WRITING                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; valid_output_left_r                                                                                                                                                                                                                                  ; valid_output_left_r                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                         ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state_right.WRITING                                                                                                                                                                                                                                  ; state_right.WRITING                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; valid_output_right_r                                                                                                                                                                                                                                 ; valid_output_right_r                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state_left.READING                                                                                                                                                                                                                                   ; state_left.READING                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                         ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|rd_ptr_lsb                       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|rd_ptr_lsb                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[6]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[5]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[4]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[3]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[2]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[1]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[0]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; noise_filter:nf|counter[0]                                                                                                                                                                                                                           ; noise_filter:nf|counter[0]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; noise_filter:nf|counter[1]                                                                                                                                                                                                                           ; noise_filter:nf|counter[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; noise_filter:nf|counter[2]                                                                                                                                                                                                                           ; noise_filter:nf|counter[2]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; noise_filter:nf|counter[3]                                                                                                                                                                                                                           ; noise_filter:nf|counter[3]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; chorus:ch|index_third[0]                                                                                                                                                                                                                             ; chorus:ch|index_third[0]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; chorus:ch|index_third[1]                                                                                                                                                                                                                             ; chorus:ch|index_third[1]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; chorus:ch|index_third[2]                                                                                                                                                                                                                             ; chorus:ch|index_third[2]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; chorus:ch|index_third[3]                                                                                                                                                                                                                             ; chorus:ch|index_third[3]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; chorus:ch|index_first[3]                                                                                                                                                                                                                             ; chorus:ch|index_first[3]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; chorus:ch|index_second[2]                                                                                                                                                                                                                            ; chorus:ch|index_second[2]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; chorus:ch|index_second[3]                                                                                                                                                                                                                            ; chorus:ch|index_second[3]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; chorus:ch|sr_offset[6]                                                                                                                                                                                                                               ; chorus:ch|sr_offset[6]                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; chorus:ch|sr_offset[5]                                                                                                                                                                                                                               ; chorus:ch|sr_offset[5]                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; smart_ram:smv1|curr_address[0]                                                                                                                                                                                                                       ; smart_ram:smv1|curr_address[0]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; smart_ram:smv1|wrreg                                                                                                                                                                                                                                 ; smart_ram:smv1|wrreg                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete                                                                                                                                ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete                                                                                                                   ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE                                                                                                      ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[0]                                                                                                                    ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data                                                                                                                            ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[0]                                                                                                                    ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT                                                                                                 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT                                                                                               ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT                                                                                                  ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|rd_ptr_lsb                        ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|rd_ptr_lsb                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[6]                   ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[5]                   ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[4]                   ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[3]                   ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[2]                   ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[1]                   ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[0]                   ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|rd_ptr_lsb                       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|rd_ptr_lsb                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[6]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[5]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[4]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[3]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[2]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[1]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[0]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.613 ; sram_data_in_reg[10]                                                                                                                                                                                                                                 ; smart_ram:smv1|data_ram[10]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.899      ;
; 0.616 ; sram_data_in_reg[9]                                                                                                                                                                                                                                  ; smart_ram:smv1|data_ram[9]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; sram_data_in_reg[0]                                                                                                                                                                                                                                  ; smart_ram:smv1|data_ram[0]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; sram_data_in_reg[13]                                                                                                                                                                                                                                 ; smart_ram:smv1|data_ram[13]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; sram_data_in_reg[2]                                                                                                                                                                                                                                  ; smart_ram:smv1|data_ram[2]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sram_data_in_reg[6]                                                                                                                                                                                                                                  ; smart_ram:smv1|data_ram[6]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; sram_data_in_reg[5]                                                                                                                                                                                                                                  ; smart_ram:smv1|data_ram[5]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sram_data_in_reg[14]                                                                                                                                                                                                                                 ; smart_ram:smv1|data_ram[14]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[13]                                                                                                                   ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[14]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.623 ; sram_data_in_reg[3]                                                                                                                                                                                                                                  ; smart_ram:smv1|data_ram[3]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sram_data_in_reg[4]                                                                                                                                                                                                                                  ; smart_ram:smv1|data_ram[4]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sram_data_in_reg[15]                                                                                                                                                                                                                                 ; smart_ram:smv1|data_ram[15]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[1]                                                                                                                    ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; smart_ram:smv1|curr_address[12]                                                                                                                                                                                                                      ; smart_ram:smv1|curr_address[12]                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sram_data_in_reg[8]                                                                                                                                                                                                                                  ; smart_ram:smv1|data_ram[8]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.628 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                           ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; state_right.DONE                                                                                                                                                                                                                                     ; state_right.READING                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.631 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete                                                                                                                   ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_auto_init:AV_Config_Auto_Init|transfer_data                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.633 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                         ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.634 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                      ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_clock_edge:Bit_Clock_Edges|last_test_clk                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.636 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.922      ;
; 0.637 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                          ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.637 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[11]                                                        ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[11]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a9~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a9~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~porta_address_reg2  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27[0]'                                                                                                         ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]|combout                                            ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]|combout                                            ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 34.406 ; 37.037       ; 2.631          ; Port Rate        ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; 5.109 ; 5.109 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; 5.035 ; 5.035 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; 5.110 ; 5.110 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 5.097 ; 5.097 ; Rise       ; CLOCK_50        ;
; I2C_SDAT    ; CLOCK_50   ; 4.833 ; 4.833 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 7.615 ; 7.615 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 7.615 ; 7.615 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 6.881 ; 6.881 ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; 5.918 ; 5.918 ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; 2.825 ; 2.825 ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 6.881 ; 6.881 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; -4.861 ; -4.861 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; -4.787 ; -4.787 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; -4.862 ; -4.862 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -4.849 ; -4.849 ; Rise       ; CLOCK_50        ;
; I2C_SDAT    ; CLOCK_50   ; -4.585 ; -4.585 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -4.084 ; -4.084 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -4.084 ; -4.084 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; -0.969 ; -0.969 ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; -1.269 ; -1.269 ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; -0.969 ; -0.969 ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; -1.094 ; -1.094 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+------------+-------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+------------+-------------+--------+--------+------------+--------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50    ; 10.878 ; 10.878 ; Rise       ; CLOCK_50                                                     ;
; I2C_SCLK   ; CLOCK_50    ; 9.775  ; 9.775  ; Rise       ; CLOCK_50                                                     ;
; I2C_SDAT   ; CLOCK_50    ; 11.017 ; 11.017 ; Rise       ; CLOCK_50                                                     ;
; LEDR[*]    ; CLOCK_50    ; 9.570  ; 9.570  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[0]   ; CLOCK_50    ; 8.093  ; 8.093  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[1]   ; CLOCK_50    ; 8.076  ; 8.076  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[2]   ; CLOCK_50    ; 8.493  ; 8.493  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[3]   ; CLOCK_50    ; 8.818  ; 8.818  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[4]   ; CLOCK_50    ; 8.955  ; 8.955  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[5]   ; CLOCK_50    ; 8.823  ; 8.823  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[6]   ; CLOCK_50    ; 9.135  ; 9.135  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[7]   ; CLOCK_50    ; 9.570  ; 9.570  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[8]   ; CLOCK_50    ; 8.486  ; 8.486  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[9]   ; CLOCK_50    ; 8.712  ; 8.712  ; Rise       ; CLOCK_50                                                     ;
; AUD_XCK    ; CLOCK_27[0] ; 2.905  ;        ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
; AUD_XCK    ; CLOCK_27[0] ;        ; 2.905  ; Fall       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
+------------+-------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+------------+-------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+------------+-------------+--------+--------+------------+--------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50    ; 10.878 ; 10.878 ; Rise       ; CLOCK_50                                                     ;
; I2C_SCLK   ; CLOCK_50    ; 9.455  ; 9.455  ; Rise       ; CLOCK_50                                                     ;
; I2C_SDAT   ; CLOCK_50    ; 9.857  ; 9.857  ; Rise       ; CLOCK_50                                                     ;
; LEDR[*]    ; CLOCK_50    ; 8.076  ; 8.076  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[0]   ; CLOCK_50    ; 8.093  ; 8.093  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[1]   ; CLOCK_50    ; 8.076  ; 8.076  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[2]   ; CLOCK_50    ; 8.493  ; 8.493  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[3]   ; CLOCK_50    ; 8.818  ; 8.818  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[4]   ; CLOCK_50    ; 8.955  ; 8.955  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[5]   ; CLOCK_50    ; 8.823  ; 8.823  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[6]   ; CLOCK_50    ; 9.135  ; 9.135  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[7]   ; CLOCK_50    ; 9.570  ; 9.570  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[8]   ; CLOCK_50    ; 8.486  ; 8.486  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[9]   ; CLOCK_50    ; 8.712  ; 8.712  ; Rise       ; CLOCK_50                                                     ;
; AUD_XCK    ; CLOCK_27[0] ; 2.905  ;        ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
; AUD_XCK    ; CLOCK_27[0] ;        ; 2.905  ; Fall       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
+------------+-------------+--------+--------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 10.646 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 9.741 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 10.646    ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 9.741     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -3.139 ; -1714.088     ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.215 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; CLOCK_50    ; -2.000 ; -3265.194       ;
; CLOCK_27[0] ; 18.518 ; 0.000           ;
+-------------+--------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                   ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -3.139 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.099      ;
; -3.139 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.099      ;
; -3.139 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.099      ;
; -3.139 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.099      ;
; -3.139 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.099      ;
; -3.139 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.099      ;
; -3.139 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|summed[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.099      ;
; -3.104 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.064      ;
; -3.104 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.064      ;
; -3.104 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.064      ;
; -3.104 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.064      ;
; -3.104 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.064      ;
; -3.104 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.064      ;
; -3.104 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|summed[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.064      ;
; -3.010 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.970      ;
; -3.010 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.970      ;
; -3.010 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.970      ;
; -3.010 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.970      ;
; -3.010 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.970      ;
; -3.010 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.970      ;
; -3.010 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|summed[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.970      ;
; -2.975 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.935      ;
; -2.975 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.935      ;
; -2.975 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.935      ;
; -2.975 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.935      ;
; -2.975 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.935      ;
; -2.975 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.935      ;
; -2.975 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|summed[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.935      ;
; -2.940 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|summed[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.900      ;
; -2.940 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|summed[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.900      ;
; -2.940 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|summed[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.900      ;
; -2.940 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|summed[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.900      ;
; -2.940 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|summed[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.900      ;
; -2.940 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|summed[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.900      ;
; -2.940 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|summed[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.900      ;
; -2.905 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|summed[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.865      ;
; -2.905 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|summed[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.865      ;
; -2.905 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|summed[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.865      ;
; -2.905 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|summed[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.865      ;
; -2.905 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|summed[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.865      ;
; -2.905 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|summed[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.865      ;
; -2.905 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|summed[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.865      ;
; -2.870 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|summed[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.830      ;
; -2.870 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|summed[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.830      ;
; -2.870 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|summed[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.830      ;
; -2.870 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|summed[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.830      ;
; -2.870 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|summed[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.830      ;
; -2.870 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|summed[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.830      ;
; -2.870 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|summed[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.830      ;
; -2.869 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|fifo~247   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.830      ;
; -2.869 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|fifo~247   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.830      ;
; -2.869 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|fifo~247   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.830      ;
; -2.869 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|fifo~247   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.830      ;
; -2.869 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|fifo~247   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.830      ;
; -2.869 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|fifo~247   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.830      ;
; -2.869 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|fifo~247   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.830      ;
; -2.868 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|fifo~7     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.829      ;
; -2.868 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|fifo~7     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.829      ;
; -2.868 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|fifo~7     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.829      ;
; -2.868 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|fifo~7     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.829      ;
; -2.868 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|fifo~7     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.829      ;
; -2.868 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|fifo~7     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.829      ;
; -2.868 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|fifo~7     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.829      ;
; -2.835 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|summed[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.795      ;
; -2.835 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|summed[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.795      ;
; -2.835 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|summed[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.795      ;
; -2.835 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|summed[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.795      ;
; -2.835 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|summed[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.795      ;
; -2.835 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|summed[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.795      ;
; -2.835 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|summed[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.795      ;
; -2.800 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|summed[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.760      ;
; -2.800 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|summed[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.760      ;
; -2.800 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|summed[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.760      ;
; -2.800 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|summed[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.760      ;
; -2.800 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|summed[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.760      ;
; -2.800 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|summed[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.760      ;
; -2.800 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|summed[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.760      ;
; -2.765 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|summed[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.725      ;
; -2.765 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|summed[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.725      ;
; -2.765 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|summed[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.725      ;
; -2.765 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|summed[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.725      ;
; -2.765 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|summed[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.725      ;
; -2.765 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|summed[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.725      ;
; -2.765 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|summed[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.725      ;
; -2.734 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|fifo~205   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.734 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|fifo~205   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.734 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|fifo~205   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.734 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|fifo~205   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.734 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|fifo~205   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.734 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|fifo~205   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.734 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|fifo~205   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.715 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|fifo~179   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.679      ;
; -2.715 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|fifo~179   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.679      ;
; -2.715 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg2 ; noise_filter:nf|fifo~179   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.679      ;
; -2.715 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg3 ; noise_filter:nf|fifo~179   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.679      ;
; -2.715 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg4 ; noise_filter:nf|fifo~179   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.679      ;
; -2.715 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg5 ; noise_filter:nf|fifo~179   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.679      ;
; -2.715 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg6 ; noise_filter:nf|fifo~179   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.679      ;
; -2.695 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg0 ; noise_filter:nf|fifo~159   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.656      ;
; -2.695 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram|ram_block1a0~portb_address_reg1 ; noise_filter:nf|fifo~159   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.656      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|done_dac_channel_sync                                                                                                                                                                                  ; audio_core:ac|audio_core_0002:audio_core_inst|done_dac_channel_sync                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                          ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|done_adc_channel_sync                                                                                                                                                                                  ; audio_core:ac|audio_core_0002:audio_core_inst|done_adc_channel_sync                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state_left.DONE                                                                                                                                                                                                                                      ; state_left.DONE                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state_right.READING                                                                                                                                                                                                                                  ; state_right.READING                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                        ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state_right.PROCESSING                                                                                                                                                                                                                               ; state_right.PROCESSING                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state_right.DONE                                                                                                                                                                                                                                     ; state_right.DONE                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state_left.FILTER_NOISE                                                                                                                                                                                                                              ; state_left.FILTER_NOISE                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state_left.ACK_SAVE                                                                                                                                                                                                                                  ; state_left.ACK_SAVE                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state_left.VIBRATO                                                                                                                                                                                                                                   ; state_left.VIBRATO                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; chorus:ch|state.PASSIVE                                                                                                                                                                                                                              ; chorus:ch|state.PASSIVE                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; chorus:ch|state.GET_FIRST                                                                                                                                                                                                                            ; chorus:ch|state.GET_FIRST                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; smart_ram:smv1|state.WRITE                                                                                                                                                                                                                           ; smart_ram:smv1|state.WRITE                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; smart_ram:smv1|state.INIT                                                                                                                                                                                                                            ; smart_ram:smv1|state.INIT                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state_left.TREMOLO                                                                                                                                                                                                                                   ; state_left.TREMOLO                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state_left.SAVING                                                                                                                                                                                                                                    ; state_left.SAVING                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state_left.WRITING                                                                                                                                                                                                                                   ; state_left.WRITING                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; valid_output_left_r                                                                                                                                                                                                                                  ; valid_output_left_r                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                         ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state_right.WRITING                                                                                                                                                                                                                                  ; state_right.WRITING                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; valid_output_right_r                                                                                                                                                                                                                                 ; valid_output_right_r                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state_left.READING                                                                                                                                                                                                                                   ; state_left.READING                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                         ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|rd_ptr_lsb                       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|rd_ptr_lsb                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[6]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[5]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[4]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[3]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[2]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[1]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[0]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; noise_filter:nf|counter[0]                                                                                                                                                                                                                           ; noise_filter:nf|counter[0]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; noise_filter:nf|counter[1]                                                                                                                                                                                                                           ; noise_filter:nf|counter[1]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; noise_filter:nf|counter[2]                                                                                                                                                                                                                           ; noise_filter:nf|counter[2]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; noise_filter:nf|counter[3]                                                                                                                                                                                                                           ; noise_filter:nf|counter[3]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; chorus:ch|index_third[0]                                                                                                                                                                                                                             ; chorus:ch|index_third[0]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; chorus:ch|index_third[1]                                                                                                                                                                                                                             ; chorus:ch|index_third[1]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; chorus:ch|index_third[2]                                                                                                                                                                                                                             ; chorus:ch|index_third[2]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; chorus:ch|index_third[3]                                                                                                                                                                                                                             ; chorus:ch|index_third[3]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; chorus:ch|index_first[3]                                                                                                                                                                                                                             ; chorus:ch|index_first[3]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; chorus:ch|index_second[2]                                                                                                                                                                                                                            ; chorus:ch|index_second[2]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; chorus:ch|index_second[3]                                                                                                                                                                                                                            ; chorus:ch|index_second[3]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; chorus:ch|sr_offset[6]                                                                                                                                                                                                                               ; chorus:ch|sr_offset[6]                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; chorus:ch|sr_offset[5]                                                                                                                                                                                                                               ; chorus:ch|sr_offset[5]                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; smart_ram:smv1|curr_address[0]                                                                                                                                                                                                                       ; smart_ram:smv1|curr_address[0]                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; smart_ram:smv1|wrreg                                                                                                                                                                                                                                 ; smart_ram:smv1|wrreg                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete                                                                                                                                ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete                                                                                                                   ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE                                                                                                      ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[0]                                                                                                                    ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data                                                                                                                            ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[0]                                                                                                                    ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT                                                                                                 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT                                                                                               ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT                                                                                                  ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|rd_ptr_lsb                        ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|rd_ptr_lsb                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[6]                   ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[5]                   ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[4]                   ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[3]                   ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[2]                   ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[1]                   ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[0]                   ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|rd_ptr_lsb                       ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|rd_ptr_lsb                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[6]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[5]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[4]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[3]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[2]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[1]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[0]                  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|low_addressa[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; sram_data_in_reg[10]                                                                                                                                                                                                                                 ; smart_ram:smv1|data_ram[10]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sram_data_in_reg[0]                                                                                                                                                                                                                                  ; smart_ram:smv1|data_ram[0]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sram_data_in_reg[9]                                                                                                                                                                                                                                  ; smart_ram:smv1|data_ram[9]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sram_data_in_reg[6]                                                                                                                                                                                                                                  ; smart_ram:smv1|data_ram[6]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sram_data_in_reg[13]                                                                                                                                                                                                                                 ; smart_ram:smv1|data_ram[13]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; smart_ram:smv1|curr_address[12]                                                                                                                                                                                                                      ; smart_ram:smv1|curr_address[12]                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sram_data_in_reg[2]                                                                                                                                                                                                                                  ; smart_ram:smv1|data_ram[2]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[13]                                                                                                                   ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[14]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                           ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sram_data_in_reg[5]                                                                                                                                                                                                                                  ; smart_ram:smv1|data_ram[5]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sram_data_in_reg[14]                                                                                                                                                                                                                                 ; smart_ram:smv1|data_ram[14]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sram_data_in_reg[15]                                                                                                                                                                                                                                 ; smart_ram:smv1|data_ram[15]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sram_data_in_reg[3]                                                                                                                                                                                                                                  ; smart_ram:smv1|data_ram[3]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sram_data_in_reg[4]                                                                                                                                                                                                                                  ; smart_ram:smv1|data_ram[4]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[1]                                                                                                                    ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; state_right.DONE                                                                                                                                                                                                                                     ; state_right.READING                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                         ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; sram_data_in_reg[8]                                                                                                                                                                                                                                  ; smart_ram:smv1|data_ram[8]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete                                                                                                                   ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_auto_init:AV_Config_Auto_Init|transfer_data                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                      ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_clock_edge:Bit_Clock_Edges|last_test_clk                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[11]                                                        ; av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[11]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|full_dff                          ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; audio_core:ac|audio_core_0002:audio_core_inst|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0                      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0                      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a1                      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a1                      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10                     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10                     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11                     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11                     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a12                     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; smart_ram:smv1|ram:r|altsyncram:altsyncram_component|altsyncram_d9a1:auto_generated|ram_block1a12                     ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27[0]'                                                                                                         ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]|combout                                            ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27[0] ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]|combout                                            ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27[0] ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27[0] ; Rise       ; CLOCK_27[0]                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; 2.357 ; 2.357 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; 2.298 ; 2.298 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; 2.362 ; 2.362 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 2.359 ; 2.359 ; Rise       ; CLOCK_50        ;
; I2C_SDAT    ; CLOCK_50   ; 2.178 ; 2.178 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 3.398 ; 3.398 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 3.398 ; 3.398 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 2.206 ; 2.206 ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; 1.702 ; 1.702 ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; 0.480 ; 0.480 ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 2.206 ; 2.206 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; -2.237 ; -2.237 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; -2.178 ; -2.178 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; -2.242 ; -2.242 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -2.239 ; -2.239 ; Rise       ; CLOCK_50        ;
; I2C_SDAT    ; CLOCK_50   ; -2.058 ; -2.058 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -1.894 ; -1.894 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -1.894 ; -1.894 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 0.238  ; 0.238  ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; 0.120  ; 0.120  ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; 0.238  ; 0.238  ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 0.087  ; 0.087  ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50    ; 5.435 ; 5.435 ; Rise       ; CLOCK_50                                                     ;
; I2C_SCLK   ; CLOCK_50    ; 4.878 ; 4.878 ; Rise       ; CLOCK_50                                                     ;
; I2C_SDAT   ; CLOCK_50    ; 5.341 ; 5.341 ; Rise       ; CLOCK_50                                                     ;
; LEDR[*]    ; CLOCK_50    ; 4.916 ; 4.916 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[0]   ; CLOCK_50    ; 4.195 ; 4.195 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[1]   ; CLOCK_50    ; 4.186 ; 4.186 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[2]   ; CLOCK_50    ; 4.373 ; 4.373 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[3]   ; CLOCK_50    ; 4.504 ; 4.504 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[4]   ; CLOCK_50    ; 4.595 ; 4.595 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[5]   ; CLOCK_50    ; 4.502 ; 4.502 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[6]   ; CLOCK_50    ; 4.627 ; 4.627 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[7]   ; CLOCK_50    ; 4.916 ; 4.916 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[8]   ; CLOCK_50    ; 4.370 ; 4.370 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[9]   ; CLOCK_50    ; 4.467 ; 4.467 ; Rise       ; CLOCK_50                                                     ;
; AUD_XCK    ; CLOCK_27[0] ; 1.117 ;       ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
; AUD_XCK    ; CLOCK_27[0] ;       ; 1.117 ; Fall       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50    ; 5.435 ; 5.435 ; Rise       ; CLOCK_50                                                     ;
; I2C_SCLK   ; CLOCK_50    ; 4.771 ; 4.771 ; Rise       ; CLOCK_50                                                     ;
; I2C_SDAT   ; CLOCK_50    ; 4.905 ; 4.905 ; Rise       ; CLOCK_50                                                     ;
; LEDR[*]    ; CLOCK_50    ; 4.186 ; 4.186 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[0]   ; CLOCK_50    ; 4.195 ; 4.195 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[1]   ; CLOCK_50    ; 4.186 ; 4.186 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[2]   ; CLOCK_50    ; 4.373 ; 4.373 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[3]   ; CLOCK_50    ; 4.504 ; 4.504 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[4]   ; CLOCK_50    ; 4.595 ; 4.595 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[5]   ; CLOCK_50    ; 4.502 ; 4.502 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[6]   ; CLOCK_50    ; 4.627 ; 4.627 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[7]   ; CLOCK_50    ; 4.916 ; 4.916 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[8]   ; CLOCK_50    ; 4.370 ; 4.370 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[9]   ; CLOCK_50    ; 4.467 ; 4.467 ; Rise       ; CLOCK_50                                                     ;
; AUD_XCK    ; CLOCK_27[0] ; 1.117 ;       ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
; AUD_XCK    ; CLOCK_27[0] ;       ; 1.117 ; Fall       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 5.185 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.885 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 5.185     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.885     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -8.105    ; 0.215 ; N/A      ; N/A     ; -2.064              ;
;  CLOCK_27[0]     ; N/A       ; N/A   ; N/A      ; N/A     ; 18.518              ;
;  CLOCK_50        ; -8.105    ; 0.215 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -5465.833 ; 0.0   ; 0.0      ; 0.0     ; -3622.269           ;
;  CLOCK_27[0]     ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50        ; -5465.833 ; 0.000 ; N/A      ; N/A     ; -3622.269           ;
+------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; 5.109 ; 5.109 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; 5.035 ; 5.035 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; 5.110 ; 5.110 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 5.097 ; 5.097 ; Rise       ; CLOCK_50        ;
; I2C_SDAT    ; CLOCK_50   ; 4.833 ; 4.833 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 7.615 ; 7.615 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 7.615 ; 7.615 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 6.881 ; 6.881 ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; 5.918 ; 5.918 ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; 2.825 ; 2.825 ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 6.881 ; 6.881 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; -2.237 ; -2.237 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; -2.178 ; -2.178 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; -2.242 ; -2.242 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -2.239 ; -2.239 ; Rise       ; CLOCK_50        ;
; I2C_SDAT    ; CLOCK_50   ; -2.058 ; -2.058 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -1.894 ; -1.894 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -1.894 ; -1.894 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 0.238  ; 0.238  ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; 0.120  ; 0.120  ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; 0.238  ; 0.238  ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 0.087  ; 0.087  ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+------------+-------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+------------+-------------+--------+--------+------------+--------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50    ; 10.878 ; 10.878 ; Rise       ; CLOCK_50                                                     ;
; I2C_SCLK   ; CLOCK_50    ; 9.775  ; 9.775  ; Rise       ; CLOCK_50                                                     ;
; I2C_SDAT   ; CLOCK_50    ; 11.017 ; 11.017 ; Rise       ; CLOCK_50                                                     ;
; LEDR[*]    ; CLOCK_50    ; 9.570  ; 9.570  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[0]   ; CLOCK_50    ; 8.093  ; 8.093  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[1]   ; CLOCK_50    ; 8.076  ; 8.076  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[2]   ; CLOCK_50    ; 8.493  ; 8.493  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[3]   ; CLOCK_50    ; 8.818  ; 8.818  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[4]   ; CLOCK_50    ; 8.955  ; 8.955  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[5]   ; CLOCK_50    ; 8.823  ; 8.823  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[6]   ; CLOCK_50    ; 9.135  ; 9.135  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[7]   ; CLOCK_50    ; 9.570  ; 9.570  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[8]   ; CLOCK_50    ; 8.486  ; 8.486  ; Rise       ; CLOCK_50                                                     ;
;  LEDR[9]   ; CLOCK_50    ; 8.712  ; 8.712  ; Rise       ; CLOCK_50                                                     ;
; AUD_XCK    ; CLOCK_27[0] ; 2.905  ;        ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
; AUD_XCK    ; CLOCK_27[0] ;        ; 2.905  ; Fall       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
+------------+-------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50    ; 5.435 ; 5.435 ; Rise       ; CLOCK_50                                                     ;
; I2C_SCLK   ; CLOCK_50    ; 4.771 ; 4.771 ; Rise       ; CLOCK_50                                                     ;
; I2C_SDAT   ; CLOCK_50    ; 4.905 ; 4.905 ; Rise       ; CLOCK_50                                                     ;
; LEDR[*]    ; CLOCK_50    ; 4.186 ; 4.186 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[0]   ; CLOCK_50    ; 4.195 ; 4.195 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[1]   ; CLOCK_50    ; 4.186 ; 4.186 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[2]   ; CLOCK_50    ; 4.373 ; 4.373 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[3]   ; CLOCK_50    ; 4.504 ; 4.504 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[4]   ; CLOCK_50    ; 4.595 ; 4.595 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[5]   ; CLOCK_50    ; 4.502 ; 4.502 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[6]   ; CLOCK_50    ; 4.627 ; 4.627 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[7]   ; CLOCK_50    ; 4.916 ; 4.916 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[8]   ; CLOCK_50    ; 4.370 ; 4.370 ; Rise       ; CLOCK_50                                                     ;
;  LEDR[9]   ; CLOCK_50    ; 4.467 ; 4.467 ; Rise       ; CLOCK_50                                                     ;
; AUD_XCK    ; CLOCK_27[0] ; 1.117 ;       ; Rise       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
; AUD_XCK    ; CLOCK_27[0] ;       ; 1.117 ; Fall       ; gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1] ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 88608    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 88608    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 931   ; 931  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 01 15:23:01 2018
Info: Command: quartus_sta DE1_TOP -c DE1_TOP
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE1_TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name CLOCK_27[0] CLOCK_27[0]
    Info (332110): create_generated_clock -source {gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|inclk[0]} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name {gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1]} {gen|audio_clock_gen_inst|DE_Clock_Generator_Audio|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.105
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.105     -5465.833 CLOCK_50 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -3622.269 CLOCK_50 
    Info (332119):    18.518         0.000 CLOCK_27[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.139
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.139     -1714.088 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -3265.194 CLOCK_50 
    Info (332119):    18.518         0.000 CLOCK_27[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 570 megabytes
    Info: Processing ended: Tue May 01 15:23:03 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


