{"Source Block": ["hdl/library/common/ad_addsub.v@101:125@HdlStmProcess", "    end\n  end\n\n  // Resolve\n\n  always @(posedge clk) begin\n    if ( ADD_SUB == ADDER ) begin\n      if ( out_d > Amax_d2 ) begin\n        out_d2 <= out_d - Amax_d2;\n      end else begin\n        out_d2 <= out_d;\n      end\n    end else begin // SUBSTRACTER\n      if ( out_d[A_WIDTH] == 1'b1 ) begin\n        out_d2 <= Amax_d2 + out_d;\n      end else begin\n        out_d2 <= out_d;\n      end\n    end\n  end\n\n  // output logic\n\n  always @(posedge clk) begin\n    if ( CE ) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[107, "    if ( ADD_SUB == ADDER ) begin\n"], [114, "      if ( out_d[A_WIDTH] == 1'b1 ) begin\n"]], "Add": [[107, "    if ( ADD_OR_SUB_N == ADDER ) begin\n"], [114, "      if ( out_d[A_DATA_WIDTH] == 1'b1 ) begin\n"]]}}