<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>spartan7</ProductFamily>
        <Part>xc7s15-cpga196-2</Part>
        <TopModelName>GBM</TopModelName>
        <TargetClockPeriod>8.00</TargetClockPeriod>
        <ClockUncertainty>0.96</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>9.064</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>47692</Best-caseLatency>
            <Average-caseLatency>47692</Average-caseLatency>
            <Worst-caseLatency>47692</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.432 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.432 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.432 ms</Worst-caseRealTimeLatency>
            <Interval-min>47693</Interval-min>
            <Interval-max>47693</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>C:/Users/steve/thesis-monte-carlo/test.c:7</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>30</BRAM_18K>
            <DSP>71</DSP>
            <FF>28279</FF>
            <LUT>65931</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>20</BRAM_18K>
            <DSP>20</DSP>
            <FF>16000</FF>
            <LUT>8000</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>GBM</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>GBM</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>GBM</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>GBM</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_GBM_Pipeline_VITIS_LOOP_11_1_fu_132</InstName>
                    <ModuleName>GBM_Pipeline_VITIS_LOOP_11_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>132</ID>
                    <BindInstances>icmp_ln11_fu_107_p2 add_ln11_fu_113_p2 icmp_ln12_fu_123_p2 select_ln12_fu_171_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_GBM_Pipeline_VITIS_LOOP_15_2_fu_140</InstName>
                    <ModuleName>GBM_Pipeline_VITIS_LOOP_15_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>140</ID>
                    <BindInstances>icmp_ln15_fu_931_p2 add_ln15_fu_937_p2 empty_fu_955_p2 lshr_ln19_fu_1865_p2 add_ln19_97_fu_992_p2 add_ln19_fu_1002_p2 lshr_ln19_1_fu_1493_p2 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_1_fu_1036_p2 add_ln19_2_fu_1045_p2 lshr_ln19_2_fu_1555_p2 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_3_fu_1074_p2 add_ln19_4_fu_1083_p2 lshr_ln19_3_fu_1617_p2 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_5_fu_1112_p2 add_ln19_6_fu_1121_p2 lshr_ln19_4_fu_1679_p2 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_7_fu_1150_p2 add_ln19_8_fu_1159_p2 lshr_ln19_5_fu_1741_p2 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_9_fu_1188_p2 add_ln19_10_fu_1197_p2 lshr_ln19_6_fu_1803_p2 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_11_fu_1226_p2 add_ln19_12_fu_1235_p2 lshr_ln19_7_fu_1885_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_13_fu_1264_p2 add_ln19_14_fu_1273_p2 lshr_ln19_8_fu_1951_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_15_fu_1302_p2 add_ln19_16_fu_1311_p2 lshr_ln19_9_fu_2013_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_17_fu_1340_p2 add_ln19_18_fu_1349_p2 lshr_ln19_10_fu_2075_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_19_fu_1378_p2 add_ln19_20_fu_1387_p2 lshr_ln19_11_fu_2137_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_21_fu_1416_p2 add_ln19_22_fu_1425_p2 lshr_ln19_12_fu_2199_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_23_fu_1454_p2 add_ln19_24_fu_1463_p2 lshr_ln19_13_fu_2261_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_25_fu_1516_p2 add_ln19_26_fu_1525_p2 lshr_ln19_14_fu_2323_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_27_fu_1578_p2 add_ln19_28_fu_1587_p2 lshr_ln19_15_fu_2385_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_29_fu_1640_p2 add_ln19_30_fu_1649_p2 lshr_ln19_16_fu_2447_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_31_fu_1702_p2 add_ln19_32_fu_1711_p2 lshr_ln19_17_fu_2509_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_33_fu_1764_p2 add_ln19_34_fu_1773_p2 lshr_ln19_18_fu_2571_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_35_fu_1826_p2 add_ln19_36_fu_1835_p2 lshr_ln19_19_fu_2633_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_37_fu_1912_p2 add_ln19_38_fu_1921_p2 lshr_ln19_20_fu_2695_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_39_fu_1974_p2 add_ln19_40_fu_1983_p2 lshr_ln19_21_fu_2757_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_41_fu_2036_p2 add_ln19_42_fu_2045_p2 lshr_ln19_22_fu_2819_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_43_fu_2098_p2 add_ln19_44_fu_2107_p2 lshr_ln19_23_fu_2881_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_45_fu_2160_p2 add_ln19_46_fu_2169_p2 lshr_ln19_24_fu_2943_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_47_fu_2222_p2 add_ln19_48_fu_2231_p2 lshr_ln19_25_fu_3005_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_49_fu_2284_p2 add_ln19_50_fu_2293_p2 lshr_ln19_26_fu_3067_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_51_fu_2346_p2 add_ln19_52_fu_2355_p2 lshr_ln19_27_fu_3129_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_53_fu_2408_p2 add_ln19_54_fu_2417_p2 lshr_ln19_28_fu_3191_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_55_fu_2470_p2 add_ln19_56_fu_2479_p2 lshr_ln19_29_fu_3253_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_57_fu_2532_p2 add_ln19_58_fu_2541_p2 lshr_ln19_30_fu_3315_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_59_fu_2594_p2 add_ln19_60_fu_2603_p2 lshr_ln19_31_fu_3377_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_61_fu_2656_p2 add_ln19_62_fu_2665_p2 lshr_ln19_32_fu_3439_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_63_fu_2718_p2 add_ln19_64_fu_2727_p2 lshr_ln19_33_fu_3501_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_65_fu_2780_p2 add_ln19_66_fu_2789_p2 lshr_ln19_34_fu_3687_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_67_fu_2842_p2 add_ln19_68_fu_2851_p2 lshr_ln19_35_fu_3711_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_69_fu_2904_p2 add_ln19_70_fu_2913_p2 lshr_ln19_36_fu_3735_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_71_fu_2966_p2 add_ln19_72_fu_2975_p2 lshr_ln19_37_fu_3759_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_73_fu_3028_p2 add_ln19_74_fu_3037_p2 lshr_ln19_38_fu_3783_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_75_fu_3090_p2 add_ln19_76_fu_3099_p2 lshr_ln19_39_fu_3807_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_77_fu_3152_p2 add_ln19_78_fu_3161_p2 lshr_ln19_40_fu_3831_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_79_fu_3214_p2 add_ln19_80_fu_3223_p2 lshr_ln19_41_fu_3855_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_81_fu_3276_p2 add_ln19_82_fu_3285_p2 lshr_ln19_42_fu_3879_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_83_fu_3338_p2 add_ln19_84_fu_3347_p2 lshr_ln19_43_fu_3903_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_85_fu_3400_p2 add_ln19_86_fu_3409_p2 lshr_ln19_44_fu_3927_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_87_fu_3462_p2 add_ln19_88_fu_3471_p2 lshr_ln19_45_fu_3951_p2 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_89_fu_3520_p2 add_ln19_90_fu_3529_p2 lshr_ln19_46_fu_3975_p2 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_91_fu_3562_p2 add_ln19_92_fu_3571_p2 lshr_ln19_47_fu_3999_p2 dadd_64ns_64ns_64_6_full_dsp_1_U5 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_93_fu_3600_p2 add_ln19_94_fu_3609_p2 lshr_ln19_48_fu_4023_p2 dadd_64ns_64ns_64_6_full_dsp_1_U6 dexp_64ns_64ns_64_18_full_dsp_1_U11 add_ln19_95_fu_3628_p2 add_ln19_96_fu_3637_p2 lshr_ln19_49_fu_4047_p2 dmul_64ns_64ns_64_6_max_dsp_1_U9 dadd_64ns_64ns_64_6_full_dsp_1_U7 dexp_64ns_64ns_64_18_full_dsp_1_U11 shl_ln19_fu_4071_p2 shl_ln19_49_fu_4077_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>ddiv_64ns_64ns_64_31_no_dsp_1_U23 dmul_64ns_64ns_64_6_max_dsp_1_U22 dmul_64ns_64ns_64_6_max_dsp_1_U22 dadddsub_64ns_64ns_64_6_full_dsp_1_U21 dmul_64ns_64ns_64_6_max_dsp_1_U22 dsqrt_64ns_64ns_64_57_no_dsp_1_U24 control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>GBM_Pipeline_VITIS_LOOP_11_1</Name>
            <Loops>
                <VITIS_LOOP_11_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.96</ClockUncertainty>
                    <EstimatedClockPeriod>7.040</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102</Best-caseLatency>
                    <Average-caseLatency>102</Average-caseLatency>
                    <Worst-caseLatency>102</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.816 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.816 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.816 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>101</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_11_1>
                        <Name>VITIS_LOOP_11_1</Name>
                        <Slack>7.04</Slack>
                        <TripCount>100</TripCount>
                        <Latency>100</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_11_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Users/steve/thesis-monte-carlo/test.c:11</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_11_1>
                            <Name>VITIS_LOOP_11_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Users/steve/thesis-monte-carlo/test.c:11</SourceLocation>
                        </VITIS_LOOP_11_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>203</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>292</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>20</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>20</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln11_fu_107_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_113_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_fu_123_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_fu_171_p3" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:12" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln12" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>GBM_Pipeline_VITIS_LOOP_15_2</Name>
            <Loops>
                <VITIS_LOOP_15_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.96</ClockUncertainty>
                    <EstimatedClockPeriod>9.064</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47501</Best-caseLatency>
                    <Average-caseLatency>47501</Average-caseLatency>
                    <Worst-caseLatency>47501</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.431 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.431 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.431 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47501</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_15_2>
                        <Name>VITIS_LOOP_15_2</Name>
                        <Slack>7.04</Slack>
                        <TripCount>100</TripCount>
                        <Latency>47500</Latency>
                        <AbsoluteTimeLatency>0.431 ms</AbsoluteTimeLatency>
                        <IterationLatency>475</IterationLatency>
                        <PipelineDepth>475</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_15_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Users/steve/thesis-monte-carlo/test.c:15</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_15_2>
                            <Name>VITIS_LOOP_15_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Users/steve/thesis-monte-carlo/test.c:15</SourceLocation>
                        </VITIS_LOOP_15_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>57</DSP>
                    <AVAIL_DSP>20</AVAIL_DSP>
                    <UTIL_DSP>285</UTIL_DSP>
                    <FF>24806</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>155</UTIL_FF>
                    <LUT>61860</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>773</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>20</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln15_fu_931_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:15" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_937_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_955_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:15" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_fu_1865_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_97_fu_992_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_1002_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_1_fu_1493_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_1036_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_2_fu_1045_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_2_fu_1555_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_3_fu_1074_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_4_fu_1083_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_3_fu_1617_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_5_fu_1112_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_6_fu_1121_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_4_fu_1679_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_7_fu_1150_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_8_fu_1159_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_5_fu_1741_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_9_fu_1188_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_10_fu_1197_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_6_fu_1803_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_11_fu_1226_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_12_fu_1235_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_7_fu_1885_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_13_fu_1264_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_14_fu_1273_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_8_fu_1951_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_15_fu_1302_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_16_fu_1311_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_9_fu_2013_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_17_fu_1340_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_18_fu_1349_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_10_fu_2075_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_19_fu_1378_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_20_fu_1387_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_11_fu_2137_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_21_fu_1416_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_22_fu_1425_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_12_fu_2199_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_23_fu_1454_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_24_fu_1463_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_13_fu_2261_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_25_fu_1516_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_26_fu_1525_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_14_fu_2323_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_27_fu_1578_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_28_fu_1587_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_15_fu_2385_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_29_fu_1640_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_30_fu_1649_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_16_fu_2447_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_31_fu_1702_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_32_fu_1711_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_17_fu_2509_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_33_fu_1764_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_34_fu_1773_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_18_fu_2571_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_35_fu_1826_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_36_fu_1835_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_19_fu_2633_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_37_fu_1912_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_38_fu_1921_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_20_fu_2695_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_39_fu_1974_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_40_fu_1983_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_21_fu_2757_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_41_fu_2036_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_42_fu_2045_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_22_fu_2819_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_43_fu_2098_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_44_fu_2107_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_23_fu_2881_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_45_fu_2160_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_46_fu_2169_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_24_fu_2943_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_47_fu_2222_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_48_fu_2231_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_25_fu_3005_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_49_fu_2284_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_50_fu_2293_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_26_fu_3067_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_51_fu_2346_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_52_fu_2355_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_27_fu_3129_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_53_fu_2408_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_54_fu_2417_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_28_fu_3191_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_55_fu_2470_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_56_fu_2479_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_29_fu_3253_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_57_fu_2532_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_58_fu_2541_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_30_fu_3315_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_59_fu_2594_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_60_fu_2603_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_31_fu_3377_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_61_fu_2656_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_62_fu_2665_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_32_fu_3439_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_63_fu_2718_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_64_fu_2727_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_33_fu_3501_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_65_fu_2780_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_66_fu_2789_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_34_fu_3687_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_67_fu_2842_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_68_fu_2851_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_35_fu_3711_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_69_fu_2904_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_70_fu_2913_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_36_fu_3735_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_71_fu_2966_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_72_fu_2975_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_37_fu_3759_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_73_fu_3028_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_74_fu_3037_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_38_fu_3783_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_75_fu_3090_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_76_fu_3099_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_39_fu_3807_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_77_fu_3152_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_78_fu_3161_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_40_fu_3831_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_79_fu_3214_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_80_fu_3223_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_41_fu_3855_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_81_fu_3276_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_82_fu_3285_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_42_fu_3879_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_83_fu_3338_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_84_fu_3347_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_43_fu_3903_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_85_fu_3400_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_86_fu_3409_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_44_fu_3927_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_87_fu_3462_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_88_fu_3471_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_45_fu_3951_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_89_fu_3520_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_90_fu_3529_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_46_fu_3975_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_91_fu_3562_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_92_fu_3571_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_47_fu_3999_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U5" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add17_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_93_fu_3600_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_94_fu_3609_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_48_fu_4023_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U6" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add17_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_95_fu_3628_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_96_fu_3637_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_49_fu_4047_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln19_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_15_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_6_full_dsp_1_U7" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add17_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="17" LOOP="VITIS_LOOP_15_2" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_18_full_dsp_1_U11" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln19_fu_4071_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln19_49_fu_4077_p2" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln19_49" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>GBM</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.96</ClockUncertainty>
                    <EstimatedClockPeriod>9.064</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47692</Best-caseLatency>
                    <Average-caseLatency>47692</Average-caseLatency>
                    <Worst-caseLatency>47692</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.432 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.432 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.432 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47693</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Users/steve/thesis-monte-carlo/test.c:7</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>30</BRAM_18K>
                    <AVAIL_BRAM>20</AVAIL_BRAM>
                    <UTIL_BRAM>150</UTIL_BRAM>
                    <DSP>71</DSP>
                    <AVAIL_DSP>20</AVAIL_DSP>
                    <UTIL_DSP>355</UTIL_DSP>
                    <FF>28279</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>176</UTIL_FF>
                    <LUT>65933</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>824</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="30" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_31_no_dsp_1_U23" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:9" STORAGESUBTYPE="" URAM="0" VARIABLE="deltat" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U22" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:8" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U22" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:8" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="5" LOOP="" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_6_full_dsp_1_U21" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:8" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U22" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:8" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="56" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_57_no_dsp_1_U24" SOURCE="C:/Users/steve/thesis-monte-carlo/test.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_csim code_analyzer="1"/>
        <config_export format="xo" output="/Users/steve/thesis-monte-carlo/GBM/output.xo"/>
        <config_unroll tripcount_threshold="5"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="S" index="0" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="S_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="S_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="S0" index="1" direction="in" srcType="double" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="S0_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="S0_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="r" index="2" direction="in" srcType="double" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="r_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="r_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sigma" index="3" direction="in" srcType="double" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="sigma_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="sigma_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="T" index="4" direction="in" srcType="double" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="T_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="T_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="random_increments" index="5" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="random_increments_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="random_increments_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="S_1" access="W" description="Data signal of S" range="32">
                    <fields>
                        <field offset="0" width="32" name="S" access="W" description="Bit 31 to 0 of S"/>
                    </fields>
                </register>
                <register offset="0x14" name="S_2" access="W" description="Data signal of S" range="32">
                    <fields>
                        <field offset="0" width="32" name="S" access="W" description="Bit 63 to 32 of S"/>
                    </fields>
                </register>
                <register offset="0x1c" name="S0_1" access="W" description="Data signal of S0" range="32">
                    <fields>
                        <field offset="0" width="32" name="S0" access="W" description="Bit 31 to 0 of S0"/>
                    </fields>
                </register>
                <register offset="0x20" name="S0_2" access="W" description="Data signal of S0" range="32">
                    <fields>
                        <field offset="0" width="32" name="S0" access="W" description="Bit 63 to 32 of S0"/>
                    </fields>
                </register>
                <register offset="0x28" name="r_1" access="W" description="Data signal of r" range="32">
                    <fields>
                        <field offset="0" width="32" name="r" access="W" description="Bit 31 to 0 of r"/>
                    </fields>
                </register>
                <register offset="0x2c" name="r_2" access="W" description="Data signal of r" range="32">
                    <fields>
                        <field offset="0" width="32" name="r" access="W" description="Bit 63 to 32 of r"/>
                    </fields>
                </register>
                <register offset="0x34" name="sigma_1" access="W" description="Data signal of sigma" range="32">
                    <fields>
                        <field offset="0" width="32" name="sigma" access="W" description="Bit 31 to 0 of sigma"/>
                    </fields>
                </register>
                <register offset="0x38" name="sigma_2" access="W" description="Data signal of sigma" range="32">
                    <fields>
                        <field offset="0" width="32" name="sigma" access="W" description="Bit 63 to 32 of sigma"/>
                    </fields>
                </register>
                <register offset="0x40" name="T_1" access="W" description="Data signal of T" range="32">
                    <fields>
                        <field offset="0" width="32" name="T" access="W" description="Bit 31 to 0 of T"/>
                    </fields>
                </register>
                <register offset="0x44" name="T_2" access="W" description="Data signal of T" range="32">
                    <fields>
                        <field offset="0" width="32" name="T" access="W" description="Bit 63 to 32 of T"/>
                    </fields>
                </register>
                <register offset="0x4c" name="random_increments_1" access="W" description="Data signal of random_increments" range="32">
                    <fields>
                        <field offset="0" width="32" name="random_increments" access="W" description="Bit 31 to 0 of random_increments"/>
                    </fields>
                </register>
                <register offset="0x50" name="random_increments_2" access="W" description="Data signal of random_increments" range="32">
                    <fields>
                        <field offset="0" width="32" name="random_increments" access="W" description="Bit 63 to 32 of random_increments"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="S"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="S0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="r"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="sigma"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="T"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="random_increments"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="S"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="256" argName="S"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="random_increments"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="256" argName="random_increments"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 64 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">S_1, 0x10, 32, W, Data signal of S, </column>
                    <column name="s_axi_control">S_2, 0x14, 32, W, Data signal of S, </column>
                    <column name="s_axi_control">S0_1, 0x1c, 32, W, Data signal of S0, </column>
                    <column name="s_axi_control">S0_2, 0x20, 32, W, Data signal of S0, </column>
                    <column name="s_axi_control">r_1, 0x28, 32, W, Data signal of r, </column>
                    <column name="s_axi_control">r_2, 0x2c, 32, W, Data signal of r, </column>
                    <column name="s_axi_control">sigma_1, 0x34, 32, W, Data signal of sigma, </column>
                    <column name="s_axi_control">sigma_2, 0x38, 32, W, Data signal of sigma, </column>
                    <column name="s_axi_control">T_1, 0x40, 32, W, Data signal of T, </column>
                    <column name="s_axi_control">T_2, 0x44, 32, W, Data signal of T, </column>
                    <column name="s_axi_control">random_increments_1, 0x4c, 32, W, Data signal of random_increments, </column>
                    <column name="s_axi_control">random_increments_2, 0x50, 32, W, Data signal of random_increments, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="S">inout, double*</column>
                    <column name="S0">in, double</column>
                    <column name="r">in, double</column>
                    <column name="sigma">in, double</column>
                    <column name="T">in, double</column>
                    <column name="random_increments">inout, double*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="S">m_axi_gmem, interface, , channel=0</column>
                    <column name="S">s_axi_control, register, offset, name=S_1 offset=0x10 range=32</column>
                    <column name="S">s_axi_control, register, offset, name=S_2 offset=0x14 range=32</column>
                    <column name="S0">s_axi_control, register, , name=S0_1 offset=0x1c range=32</column>
                    <column name="S0">s_axi_control, register, , name=S0_2 offset=0x20 range=32</column>
                    <column name="r">s_axi_control, register, , name=r_1 offset=0x28 range=32</column>
                    <column name="r">s_axi_control, register, , name=r_2 offset=0x2c range=32</column>
                    <column name="sigma">s_axi_control, register, , name=sigma_1 offset=0x34 range=32</column>
                    <column name="sigma">s_axi_control, register, , name=sigma_2 offset=0x38 range=32</column>
                    <column name="T">s_axi_control, register, , name=T_1 offset=0x40 range=32</column>
                    <column name="T">s_axi_control, register, , name=T_2 offset=0x44 range=32</column>
                    <column name="random_increments">m_axi_gmem, interface, , channel=0</column>
                    <column name="random_increments">s_axi_control, register, offset, name=random_increments_1 offset=0x4c range=32</column>
                    <column name="random_increments">s_axi_control, register, offset, name=random_increments_2 offset=0x50 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="4">HW Interface, Direction, Length, Width</keys>
                    <column name="m_axi_gmem">write, 25, 256</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">S, C:/Users/steve/thesis-monte-carlo/test.c:12:14, write, Widened, 25, VITIS_LOOP_11_1, C:/Users/steve/thesis-monte-carlo/test.c:11:22, , </column>
                    <column name="m_axi_gmem">S, C:/Users/steve/thesis-monte-carlo/test.c:12:14, write, Inferred, 100, VITIS_LOOP_11_1, C:/Users/steve/thesis-monte-carlo/test.c:11:22, , </column>
                    <column name="m_axi_gmem">random_increments, C:/Users/steve/thesis-monte-carlo/test.c:19:72, read, Widen Fail, , VITIS_LOOP_17_3, C:/Users/steve/thesis-monte-carlo/test.c:17:26, 214-235, Start index of the access is unaligned</column>
                    <column name="m_axi_gmem">S, C:/Users/steve/thesis-monte-carlo/test.c:19:18, write, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_gmem">S, C:/Users/steve/thesis-monte-carlo/test.c:19:18, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_gmem">random_increments, C:/Users/steve/thesis-monte-carlo/test.c:19:72, read, Inferred, 4900, VITIS_LOOP_15_2, C:/Users/steve/thesis-monte-carlo/test.c:15:22, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport/>
</profile>

