Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu May  9 23:06:45 2024
| Host         : CSE-P07-2165-09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Digital_Clock_control_sets_placed.rpt
| Design       : Digital_Clock
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |              46 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-----------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                    Enable Signal                    |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+-----------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  nolabel_line34/R1/FSM_sequential_state_reg[0]_0 |                                                     |                                   |                1 |              1 |         1.00 |
|  clk_200_generate/clk_200                        |                                                     |                                   |                2 |              2 |         1.00 |
|  clk_1_generate/CLK                              | nolabel_line127/hours_units/E[0]                    | nolabel_line127/hours_units/AR[0] |                1 |              2 |         2.00 |
|  clk_1_generate/CLK                              |                                                     | rst_IBUF                          |                1 |              3 |         3.00 |
|  clk_1_generate/CLK                              | nolabel_line127/hours_units/counter[3]_i_1__1_n_0   | nolabel_line127/hours_units/AR[0] |                1 |              4 |         4.00 |
|  clk_1_generate/CLK                              | nolabel_line127/minutes_units/counter[3]_i_1__0_n_0 | rst_IBUF                          |                1 |              4 |         4.00 |
|  clk_1_generate/CLK                              | nolabel_line127/seconds/counter[5]_i_1_n_0          | rst_IBUF                          |                3 |              6 |         2.00 |
|  clk_200_generate/clk_200                        |                                                     | rst_IBUF                          |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                                   |                                                     | rst_IBUF                          |               12 |             36 |         3.00 |
+--------------------------------------------------+-----------------------------------------------------+-----------------------------------+------------------+----------------+--------------+


