Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 18:54:32 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_146_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 Delay1No37_instance/Y_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_9_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.910ns (27.393%)  route 2.412ns (72.607%))
  Logic Levels:           10  (CARRY8=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 5.859 - 4.000 ) 
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.355ns (routing 0.171ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.155ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=71415, routed)       1.355     2.386    Delay1No37_instance/clk_IBUF_BUFG
    SLICE_X166Y365       FDCE                                         r  Delay1No37_instance/Y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y365       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.465 r  Delay1No37_instance/Y_reg[14]/Q
                         net (fo=4, routed)           1.146     3.611    Delay1No36_instance/Y_reg[33]_0[14]
    SLICE_X140Y417       LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.662 r  Delay1No36_instance/geqOp_carry_i_9__0/O
                         net (fo=1, routed)           0.010     3.672    Sum10_9_impl_instance/FPAddSubOp_instance/S[7]
    SLICE_X140Y417       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.787 r  Sum10_9_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.813    Sum10_9_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X140Y418       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.828 r  Sum10_9_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.854    Sum10_9_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X140Y419       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.906 r  Sum10_9_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.332     4.238    Delay1No36_instance/CO[0]
    SLICE_X141Y424       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     4.275 f  Delay1No36_instance/shiftedFracY_d1[32]_i_5__0/O
                         net (fo=3, routed)           0.190     4.465    Delay1No36_instance/Sum10_9_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X140Y423       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.515 f  Delay1No36_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.098     4.613    Delay1No36_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X140Y422       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     4.737 r  Delay1No36_instance/shiftedFracY_d1[45]_i_4__0/O
                         net (fo=31, routed)          0.241     4.978    Delay1No37_instance/Y_reg[23]_0
    SLICE_X141Y419       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     5.066 r  Delay1No37_instance/shiftedFracY_d1[35]_i_2__0/O
                         net (fo=4, routed)           0.161     5.227    Delay1No37_instance/Sum10_9_impl_instance/level2[12]
    SLICE_X141Y422       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     5.377 r  Delay1No37_instance/shiftedFracY_d1[31]_i_3__0/O
                         net (fo=2, routed)           0.123     5.500    Delay1No37_instance/level4__0[11]
    SLICE_X142Y422       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     5.649 r  Delay1No37_instance/shiftedFracY_d1[31]_i_1__0/O
                         net (fo=1, routed)           0.059     5.708    Sum10_9_impl_instance/FPAddSubOp_instance/shiftedFracY[20]
    SLICE_X142Y422       FDRE                                         r  Sum10_9_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=71415, routed)       1.120     5.859    Sum10_9_impl_instance/FPAddSubOp_instance/clk
    SLICE_X142Y422       FDRE                                         r  Sum10_9_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/C
                         clock pessimism              0.308     6.167    
                         clock uncertainty           -0.035     6.132    
    SLICE_X142Y422       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.157    Sum10_9_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  0.449    




