$date
	Fri Jul 16 15:17:21 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 6 ! Oout [5:0] $end
$var reg 1 " CK $end
$var reg 6 # in [5:0] $end
$scope module ToyCPU_6bit $end
$var wire 1 " CK $end
$var wire 6 $ in [5:0] $end
$var wire 10 % op_im [9:0] $end
$var wire 1 & cFlag $end
$var wire 6 ' address [5:0] $end
$var wire 6 ( Y [5:0] $end
$var wire 2 ) S [1:0] $end
$var wire 6 * Oout [5:0] $end
$var wire 4 + OP [3:0] $end
$var wire 1 , LD_out $end
$var wire 1 - LD_PC $end
$var wire 1 . LD_B $end
$var wire 1 / LD_A $end
$var wire 6 0 IM [5:0] $end
$var wire 6 1 Bout [5:0] $end
$var wire 6 2 BUS [5:0] $end
$var wire 6 3 Aout [5:0] $end
$var reg 6 4 EX_BUSreg [5:0] $end
$var reg 1 5 EX_LDAreg $end
$var reg 1 6 EX_LDBreg $end
$var reg 1 7 EX_LDPCreg $end
$var reg 1 8 EX_LDoutreg $end
$var reg 6 9 ID_IMreg [5:0] $end
$var reg 1 : ID_LDAreg $end
$var reg 1 ; ID_LDBreg $end
$var reg 1 < ID_LDPCreg $end
$var reg 1 = ID_LDoutreg $end
$var reg 2 > ID_Sreg [1:0] $end
$var reg 6 ? IF_IMreg [5:0] $end
$var reg 4 @ IF_OPreg [3:0] $end
$scope module alu $end
$var wire 6 A IM [5:0] $end
$var wire 1 & cFlag $end
$var wire 7 B add [6:0] $end
$var wire 6 C Y [5:0] $end
$var wire 6 D BUS [5:0] $end
$upscope $end
$scope module decoder $end
$var wire 1 & Dcf $end
$var wire 4 E OP [3:0] $end
$var wire 2 F S [1:0] $end
$var wire 1 , LD_out $end
$var wire 1 - LD_PC $end
$var wire 1 . LD_B $end
$var wire 1 / LD_A $end
$upscope $end
$scope module memory $end
$var wire 10 G Q [9:0] $end
$var wire 6 H AD [5:0] $end
$upscope $end
$scope module programCounter $end
$var wire 6 I AD [5:0] $end
$var wire 1 " CK $end
$var wire 1 7 LD_PC $end
$var wire 6 J OUT [5:0] $end
$var reg 6 K q [5:0] $end
$upscope $end
$scope module registers $end
$var wire 6 L BUS [5:0] $end
$var wire 1 " CK $end
$var wire 1 5 LD_A $end
$var wire 1 6 LD_B $end
$var wire 1 8 LD_out $end
$var wire 6 M O_out [5:0] $end
$var wire 6 N B_out [5:0] $end
$var wire 6 O A_out [5:0] $end
$scope module A_register $end
$var wire 6 P BUS [5:0] $end
$var wire 1 " CK $end
$var wire 1 5 LD $end
$var wire 6 Q OUT [5:0] $end
$var reg 6 R q [5:0] $end
$upscope $end
$scope module B_register $end
$var wire 6 S BUS [5:0] $end
$var wire 1 " CK $end
$var wire 1 6 LD $end
$var wire 6 T OUT [5:0] $end
$var reg 6 U q [5:0] $end
$upscope $end
$scope module output_register $end
$var wire 6 V BUS [5:0] $end
$var wire 1 " CK $end
$var wire 1 8 LD $end
$var wire 6 W OUT [5:0] $end
$var reg 6 X q [5:0] $end
$upscope $end
$upscope $end
$scope module selector $end
$var wire 6 Y C0 [5:0] $end
$var wire 6 Z C1 [5:0] $end
$var wire 6 [ C2 [5:0] $end
$var wire 6 \ C3 [5:0] $end
$var wire 2 ] S [1:0] $end
$var wire 6 ^ Y [5:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b100111110 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
0=
0<
0;
0:
b0 9
08
07
06
05
b0 4
b0 3
b0 2
b0 1
b111110 0
0/
0.
0-
0,
b100 +
b0 *
b0 )
b0 (
b0 '
0&
b100111110 %
b0 $
b0 #
0"
b0 !
$end
#1
b0 +
1/
b0 0
b11 )
b11 F
b0 %
b0 G
b1 '
b1 H
b1 J
b1 K
b111110 ?
b100 @
b100 E
1"
#2
0"
#3
0/
b1 +
b111110 2
b111110 D
b0 )
b0 F
b1 0
b111110 B
b111110 9
b111110 A
b11 >
b11 ]
1:
b0 ?
b0 @
b0 E
b1000001 %
b1000001 G
b10 '
b10 H
b10 J
b10 K
1"
#4
0"
#5
b1100 +
1/
b10 0
b0 2
b0 D
b1100000010 %
b1100000010 G
b11 '
b11 H
b11 J
b11 K
15
b111110 4
b111110 I
b111110 L
b111110 P
b111110 S
b111110 V
b0 B
b0 9
b0 A
b0 >
b0 ]
0:
b1 ?
b1 @
b1 E
1"
#6
0"
#7
0/
1-
b0 +
b111111 2
b111111 D
b11 )
b11 F
b0 0
b111110 (
b111110 C
b111110 ^
05
b0 4
b0 I
b0 L
b0 P
b0 S
b0 V
b111111 B
b1 9
b1 A
1:
b10 ?
b1100 @
b1100 E
b0 %
b0 G
b100 '
b100 H
b100 J
b100 K
b111110 3
b111110 O
b111110 Q
b111110 R
b111110 Y
1"
#8
0"
#9
0-
b10 2
b10 D
b0 (
b0 C
b0 ^
b0 )
b0 F
b101 '
b101 H
b101 J
b101 K
15
b111111 4
b111111 I
b111111 L
b111111 P
b111111 S
b111111 V
b10 B
b10 9
b10 A
b11 >
b11 ]
1<
0:
b0 ?
b0 @
b0 E
1"
#10
0"
#11
b111111 2
b111111 D
b111111 (
b111111 C
b111111 ^
17
05
b10 4
b10 I
b10 L
b10 P
b10 S
b10 V
b111111 B
b0 9
b0 A
b0 >
b0 ]
0<
b110 '
b110 H
b110 J
b110 K
b111111 3
b111111 O
b111111 Q
b111111 R
b111111 Y
1"
#12
0"
#13
b1 +
b1 0
b1000001 %
b1000001 G
b10 '
b10 H
b10 J
b10 K
07
b111111 4
b111111 I
b111111 L
b111111 P
b111111 S
b111111 V
1"
#14
0"
#15
1/
b1100 +
b10 0
b1 ?
b1 @
b1 E
b1100000010 %
b1100000010 G
b11 '
b11 H
b11 J
b11 K
1"
#16
0"
#17
b0 +
0/
0-
b0 0
b0 2
b0 D
1&
b0 )
b0 F
b0 %
b0 G
b100 '
b100 H
b100 J
b100 K
b1000000 B
b1 9
b1 A
1:
b10 ?
b1100 @
b1100 E
1"
#18
0"
#19
b1 2
b1 D
15
b0 4
b0 I
b0 L
b0 P
b0 S
b0 V
b1000001 B
b10 9
b10 A
0:
b0 ?
b0 @
b0 E
b101 '
b101 H
b101 J
b101 K
1"
#20
0"
#21
b0 (
b0 C
b0 ^
b0 2
b0 D
0&
b0 3
b0 O
b0 Q
b0 R
b0 Y
b110 '
b110 H
b110 J
b110 K
05
b1 4
b1 I
b1 L
b1 P
b1 S
b1 V
b0 B
b0 9
b0 A
1"
#22
0"
#23
bx +
bx 0
b0 4
b0 I
b0 L
b0 P
b0 S
b0 V
bx %
bx G
b111 '
b111 H
b111 J
b111 K
1"
#24
0"
#25
x/
x.
x,
x-
bx )
bx F
b1000 '
b1000 H
b1000 J
b1000 K
bx ?
bx @
bx E
1"
#26
0"
#27
bx 2
bx D
x&
bx B
bx 9
bx A
bx >
bx ]
x<
x=
x;
x:
b1001 '
b1001 H
b1001 J
b1001 K
1"
#28
0"
#29
b1010 '
b1010 H
b1010 J
b1010 K
x7
x8
x6
x5
bx 4
bx I
bx L
bx P
bx S
bx V
1"
#30
0"
#31
bx '
bx H
bx J
bx K
1"
#32
0"
#33
1"
#34
0"
#35
1"
#36
0"
#37
1"
#38
0"
#39
1"
#40
0"
