
AVRASM ver. 2.1.30  C:\Users\enriq\Documents\ITESM\MSE-Maestria\Real Time Operating System\CVAVR2\Mega32u4_leds\List\Mega32u4_leds.asm Tue Sep 19 00:10:22 2017

C:\Users\enriq\Documents\ITESM\MSE-Maestria\Real Time Operating System\CVAVR2\Mega32u4_leds\List\Mega32u4_leds.asm(1062): warning: Register r3 already defined by the .DEF directive
C:\Users\enriq\Documents\ITESM\MSE-Maestria\Real Time Operating System\CVAVR2\Mega32u4_leds\List\Mega32u4_leds.asm(1063): warning: Register r5 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega32U4
                 ;Program type             : Application
                 ;Clock frequency          : 8.000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 640 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32U4
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2815
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU RAMPZ=0x3B
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR1A=0xC8
                 	.EQU UDR1=0xCE
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x0AFF
                 	.EQU __DSTACK_SIZE=0x0280
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _timer0=R3
                 	.DEF _timer1=R5
                 
                 ;GPIOR0 INITIALIZATION VALUE
                 	.EQU __GPIOR0_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 005c 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 009f 	JMP  _timer1_ovf_isr
00002a 940c 0094 	JMP  _timer0_compa_isr
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
000046 940c 0000 	JMP  0x00
000048 940c 0000 	JMP  0x00
00004a 940c 0000 	JMP  0x00
00004c 940c 0000 	JMP  0x00
00004e 940c 0000 	JMP  0x00
000050 940c 0000 	JMP  0x00
000052 940c 0000 	JMP  0x00
000054 940c 0000 	JMP  0x00
                 
                 _0x18:
000056 0000
000057 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 __GLOBAL_INI_TBL:
000058 0004      	.DW  0x04
000059 0003      	.DW  0x03
00005a 00ac      	.DW  _0x18*2
                 
                 _0xFFFFFFFF:
00005b 0000      	.DW  0
                 
                 __RESET:
00005c 94f8      	CLI
00005d 27ee      	CLR  R30
00005e bbef      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00005f e0f1      	LDI  R31,1
000060 bff5      	OUT  MCUCR,R31
000061 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000062 e1f8      	LDI  R31,0x18
000063 95a8      	WDR
000064 b7a4      	IN   R26,MCUSR
000065 7fa7      	CBR  R26,8
000066 bfa4      	OUT  MCUSR,R26
000067 93f0 0060 	STS  WDTCSR,R31
000069 93e0 0060 	STS  WDTCSR,R30
                 
                 ;CLEAR R2-R14
00006b e08d      	LDI  R24,(14-2)+1
00006c e0a2      	LDI  R26,2
00006d 27bb      	CLR  R27
                 __CLEAR_REG:
00006e 93ed      	ST   X+,R30
00006f 958a      	DEC  R24
000070 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000071 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000072 e09a      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000073 e0a0      	LDI  R26,LOW(__SRAM_START)
000074 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000075 93ed      	ST   X+,R30
000076 9701      	SBIW R24,1
000077 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000078 ebe0      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000079 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00007a 9185      	LPM  R24,Z+
00007b 9195      	LPM  R25,Z+
00007c 9700      	SBIW R24,0
00007d f061      	BREQ __GLOBAL_INI_END
00007e 91a5      	LPM  R26,Z+
00007f 91b5      	LPM  R27,Z+
000080 9005      	LPM  R0,Z+
000081 9015      	LPM  R1,Z+
000082 01bf      	MOVW R22,R30
000083 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000084 9005      	LPM  R0,Z+
000085 920d      	ST   X+,R0
000086 9701      	SBIW R24,1
000087 f7e1      	BRNE __GLOBAL_INI_LOOP
000088 01fb      	MOVW R30,R22
000089 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;GPIOR0 INITIALIZATION
00008a e0e0      	LDI  R30,__GPIOR0_INIT
00008b bbee      	OUT  GPIOR0,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00008c efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00008d bfed      	OUT  SPL,R30
00008e e0ea      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00008f bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000090 e8c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000091 e0d3      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000092 940c 00ae 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x380
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Professional
                 ;Automatic Program Generator
                 ;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 18/09/2017
                 ;Author  : NeVaDa
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32U4
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 640
                 ;*****************************************************/
                 ;
                 ;#include <mega32u4.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                      .EQU __sm_adc_noise_red=0x02 // 26022010_1
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.EQU __sm_ext_standby=0x0E
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;
                 ;unsigned int timer0 = 0, timer1 = 0;
                 ;
                 ;// Timer 0 overflow interrupt service routine
                 ;interrupt [TIM0_COMPA] void timer0_compa_isr(void)
                 ; 0000 001E {
                 
                 	.CSEG
                 _timer0_compa_isr:
000094 d0cc      	RCALL SUBOPT_0x0
                 ; 0000 001F // Place your code here
                 ; 0000 0020     timer0 = timer0 + 1;
                +
000095 0e3e     +ADD R3 , R30
000096 1e4f     +ADC R4 , R31
                 	__ADDWRR 3,4,30,31
                 ; 0000 0021     if (timer0 > 250)
000097 efea      	LDI  R30,LOW(250)
000098 e0f0      	LDI  R31,HIGH(250)
000099 15e3      	CP   R30,R3
00009a 05f4      	CPC  R31,R4
00009b f410      	BRSH _0x3
                 ; 0000 0022     {
                 ; 0000 0023         timer0 = 0;
00009c 2433      	CLR  R3
00009d 2444      	CLR  R4
                 ; 0000 0024     }
                 ; 0000 0025 }
                 _0x3:
00009e c00a      	RJMP _0x17
                 ;
                 ;// Timer1 overflow interrupt service routine
                 ;interrupt [TIM1_OVF] void timer1_ovf_isr(void)
                 ; 0000 0029 {
                 _timer1_ovf_isr:
00009f d0c1      	RCALL SUBOPT_0x0
                 ; 0000 002A // Place your code here
                 ; 0000 002B     timer1 = timer1 + 1;
                +
0000a0 0e5e     +ADD R5 , R30
0000a1 1e6f     +ADC R6 , R31
                 	__ADDWRR 5,6,30,31
                 ; 0000 002C     if (timer1 > 100)
0000a2 e6e4      	LDI  R30,LOW(100)
0000a3 e0f0      	LDI  R31,HIGH(100)
0000a4 15e5      	CP   R30,R5
0000a5 05f6      	CPC  R31,R6
0000a6 f410      	BRSH _0x4
                 ; 0000 002D     {
                 ; 0000 002E         timer1 = 0;
0000a7 2455      	CLR  R5
0000a8 2466      	CLR  R6
                 ; 0000 002F     }
                 ; 0000 0030 }
                 _0x4:
                 _0x17:
0000a9 91e9      	LD   R30,Y+
0000aa bfef      	OUT  SREG,R30
0000ab 91f9      	LD   R31,Y+
0000ac 91e9      	LD   R30,Y+
0000ad 9518      	RETI
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0035 {
                 _main:
                 ; 0000 0036 // Declare your local variables here
                 ; 0000 0037 
                 ; 0000 0038 // Crystal Oscillator division factor: 1
                 ; 0000 0039 #pragma optsize-
                 ; 0000 003A CLKPR=0x80;
0000ae e8e0      	LDI  R30,LOW(128)
0000af 93e0 0061 	STS  97,R30
                 ; 0000 003B CLKPR=0x00;
0000b1 e0e0      	LDI  R30,LOW(0)
0000b2 93e0 0061 	STS  97,R30
                 ; 0000 003C #ifdef _OPTIMIZE_SIZE_
                 ; 0000 003D #pragma optsize+
                 ; 0000 003E #endif
                 ; 0000 003F 
                 ; 0000 0040 // Input/Output Ports initialization
                 ; 0000 0041 // Port B initialization
                 ; 0000 0042 // Func7=In Func6=In Func5=In Func4=In Func3=Out Func2=Out Func1=Out Func0=Out
                 ; 0000 0043 // State7=T State6=T State5=T State4=T State3=0 State2=0 State1=0 State0=0
                 ; 0000 0044 PORTB=0x00;
0000b4 b9e5      	OUT  0x5,R30
                 ; 0000 0045 DDRB=0x0F;
0000b5 e0ef      	LDI  R30,LOW(15)
0000b6 b9e4      	OUT  0x4,R30
                 ; 0000 0046 
                 ; 0000 0047 // Port C initialization
                 ; 0000 0048 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0049 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 004A PORTC=0x00;
0000b7 e0e0      	LDI  R30,LOW(0)
0000b8 b9e8      	OUT  0x8,R30
                 ; 0000 004B DDRC=0x00;
0000b9 b9e7      	OUT  0x7,R30
                 ; 0000 004C 
                 ; 0000 004D // Port D initialization
                 ; 0000 004E // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 004F // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0050 PORTD=0x00;
0000ba b9eb      	OUT  0xB,R30
                 ; 0000 0051 DDRD=0x00;
0000bb b9ea      	OUT  0xA,R30
                 ; 0000 0052 
                 ; 0000 0053 // Port E initialization
                 ; 0000 0054 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0055 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0056 PORTE=0x00;
0000bc b9ee      	OUT  0xE,R30
                 ; 0000 0057 DDRE=0x00;
0000bd b9ed      	OUT  0xD,R30
                 ; 0000 0058 
                 ; 0000 0059 // Port F initialization
                 ; 0000 005A // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 005B // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 005C PORTF=0x00;
0000be bbe1      	OUT  0x11,R30
                 ; 0000 005D DDRF=0x00;
0000bf bbe0      	OUT  0x10,R30
                 ; 0000 005E 
                 ; 0000 005F // PLL initialization
                 ; 0000 0060 // PLL Enabled: Off
                 ; 0000 0061 PLLCSR=0x00;
0000c0 bde9      	OUT  0x29,R30
                 ; 0000 0062 PLLFRQ=0x00;
0000c1 bfe2      	OUT  0x32,R30
                 ; 0000 0063 
                 ; 0000 0064 // Timer/Counter 0 initialization
                 ; 0000 0065 // Clock source: System Clock
                 ; 0000 0066 // Clock value: 31.250 kHz
                 ; 0000 0067 // Mode: CTC top=OCR0A
                 ; 0000 0068 // OC0A output: Disconnected
                 ; 0000 0069 // OC0B output: Disconnected
                 ; 0000 006A TCCR0A=0x02;
0000c2 e0e2      	LDI  R30,LOW(2)
0000c3 bde4      	OUT  0x24,R30
                 ; 0000 006B TCCR0B=0x04;
0000c4 e0e4      	LDI  R30,LOW(4)
0000c5 bde5      	OUT  0x25,R30
                 ; 0000 006C TCNT0=0x00;
0000c6 e0e0      	LDI  R30,LOW(0)
0000c7 bde6      	OUT  0x26,R30
                 ; 0000 006D OCR0A=0xFA;
0000c8 efea      	LDI  R30,LOW(250)
0000c9 bde7      	OUT  0x27,R30
                 ; 0000 006E OCR0B=0x00;
0000ca e0e0      	LDI  R30,LOW(0)
0000cb bde8      	OUT  0x28,R30
                 ; 0000 006F 
                 ; 0000 0070 // Timer/Counter 1 initialization
                 ; 0000 0071 // Clock source: System Clock
                 ; 0000 0072 // Clock value: 31.250 kHz
                 ; 0000 0073 // Mode: Normal top=0xFFFF
                 ; 0000 0074 // OC1A output: Discon.
                 ; 0000 0075 // OC1B output: Discon.
                 ; 0000 0076 // OC1C output: Discon.
                 ; 0000 0077 // Noise Canceler: Off
                 ; 0000 0078 // Input Capture on Falling Edge
                 ; 0000 0079 // Timer1 Overflow Interrupt: On
                 ; 0000 007A // Input Capture Interrupt: Off
                 ; 0000 007B // Compare A Match Interrupt: Off
                 ; 0000 007C // Compare B Match Interrupt: Off
                 ; 0000 007D // Compare C Match Interrupt: Off
                 ; 0000 007E TCCR1A=0x00;
0000cc 93e0 0080 	STS  128,R30
                 ; 0000 007F TCCR1B=0x04;
0000ce e0e4      	LDI  R30,LOW(4)
0000cf 93e0 0081 	STS  129,R30
                 ; 0000 0080 TCNT1H=0x00;
0000d1 e0e0      	LDI  R30,LOW(0)
0000d2 93e0 0085 	STS  133,R30
                 ; 0000 0081 TCNT1L=0x00;
0000d4 93e0 0084 	STS  132,R30
                 ; 0000 0082 ICR1H=0x00;
0000d6 93e0 0087 	STS  135,R30
                 ; 0000 0083 ICR1L=0x00;
0000d8 93e0 0086 	STS  134,R30
                 ; 0000 0084 OCR1AH=0x00;
0000da 93e0 0089 	STS  137,R30
                 ; 0000 0085 OCR1AL=0x00;
0000dc 93e0 0088 	STS  136,R30
                 ; 0000 0086 OCR1BH=0x00;
0000de 93e0 008b 	STS  139,R30
                 ; 0000 0087 OCR1BL=0x00;
0000e0 93e0 008a 	STS  138,R30
                 ; 0000 0088 OCR1CH=0x00;
0000e2 93e0 008d 	STS  141,R30
                 ; 0000 0089 OCR1CL=0x00;
0000e4 93e0 008c 	STS  140,R30
                 ; 0000 008A 
                 ; 0000 008B // Timer/Counter 3 initialization
                 ; 0000 008C // Clock source: System Clock
                 ; 0000 008D // Clock value: Timer3 Stopped
                 ; 0000 008E // Mode: Normal top=0xFFFF
                 ; 0000 008F // OC3A output: Discon.
                 ; 0000 0090 // OC3B output: Discon.
                 ; 0000 0091 // OC3C output: Discon.
                 ; 0000 0092 // Noise Canceler: Off
                 ; 0000 0093 // Input Capture on Falling Edge
                 ; 0000 0094 // Timer3 Overflow Interrupt: Off
                 ; 0000 0095 // Input Capture Interrupt: Off
                 ; 0000 0096 // Compare A Match Interrupt: Off
                 ; 0000 0097 // Compare B Match Interrupt: Off
                 ; 0000 0098 // Compare C Match Interrupt: Off
                 ; 0000 0099 TCCR3A=0x00;
0000e6 93e0 0090 	STS  144,R30
                 ; 0000 009A TCCR3B=0x00;
0000e8 93e0 0091 	STS  145,R30
                 ; 0000 009B TCNT3H=0x00;
0000ea 93e0 0095 	STS  149,R30
                 ; 0000 009C TCNT3L=0x00;
0000ec 93e0 0094 	STS  148,R30
                 ; 0000 009D ICR3H=0x00;
0000ee 93e0 0097 	STS  151,R30
                 ; 0000 009E ICR3L=0x00;
0000f0 93e0 0096 	STS  150,R30
                 ; 0000 009F OCR3AH=0x00;
0000f2 93e0 0099 	STS  153,R30
                 ; 0000 00A0 OCR3AL=0x00;
0000f4 93e0 0098 	STS  152,R30
                 ; 0000 00A1 OCR3BH=0x00;
0000f6 93e0 009b 	STS  155,R30
                 ; 0000 00A2 OCR3BL=0x00;
0000f8 93e0 009a 	STS  154,R30
                 ; 0000 00A3 OCR3CH=0x00;
0000fa 93e0 009d 	STS  157,R30
                 ; 0000 00A4 OCR3CL=0x00;
0000fc 93e0 009c 	STS  156,R30
                 ; 0000 00A5 
                 ; 0000 00A6 // Timer/Counter 4 initialization
                 ; 0000 00A7 // Clock: Timer4 Stopped
                 ; 0000 00A8 // Mode: Normal top=OCR4C
                 ; 0000 00A9 // OC4A output: OC4A=Disc. /OC4A=Disc.
                 ; 0000 00AA // OC4B output: OC4B=Disc. /OC4B=Disc.
                 ; 0000 00AB // OC4D output: OC4D=Disc. /OC4D=Disc.
                 ; 0000 00AC // Fault Protection: Off
                 ; 0000 00AD // Fault Protection Noise Canceler: Off
                 ; 0000 00AE // Fault Protection triggered on Falling Edge
                 ; 0000 00AF // Timer4 Overflow Interrupt: Off
                 ; 0000 00B0 // Compare A Match Interrupt: Off
                 ; 0000 00B1 // Compare B Match Interrupt: Off
                 ; 0000 00B2 // Compare D Match Interrupt: Off
                 ; 0000 00B3 // Fault Protection Interrupt: Off
                 ; 0000 00B4 // Dead Time Prescaler: 1
                 ; 0000 00B5 // Dead Time Rising Edge: 0.000 us
                 ; 0000 00B6 // Dead Time Falling Edge: 0.000 us
                 ; 0000 00B7 
                 ; 0000 00B8 // Set Timer4 synchronous operation
                 ; 0000 00B9 PLLFRQ&=0xcf;
0000fe b7e2      	IN   R30,0x32
0000ff 7cef      	ANDI R30,LOW(0xCF)
000100 bfe2      	OUT  0x32,R30
                 ; 0000 00BA 
                 ; 0000 00BB TCCR4A=0x00;
000101 e0e0      	LDI  R30,LOW(0)
000102 93e0 00c0 	STS  192,R30
                 ; 0000 00BC TCCR4B=0x00;
000104 93e0 00c1 	STS  193,R30
                 ; 0000 00BD TCCR4C=0x00;
000106 93e0 00c2 	STS  194,R30
                 ; 0000 00BE TCCR4D=0x00;
000108 93e0 00c3 	STS  195,R30
                 ; 0000 00BF TC4H=0x00;
00010a d05d      	RCALL SUBOPT_0x1
                 ; 0000 00C0 TCNT4=0x00;
00010b 93e0 00be 	STS  190,R30
                 ; 0000 00C1 TC4H=0x00;
00010d d05a      	RCALL SUBOPT_0x1
                 ; 0000 00C2 OCR4A=0x00;
00010e 93e0 00cf 	STS  207,R30
                 ; 0000 00C3 TC4H=0x00;
000110 d057      	RCALL SUBOPT_0x1
                 ; 0000 00C4 OCR4B=0x00;
000111 93e0 00d0 	STS  208,R30
                 ; 0000 00C5 TC4H=0x00;
000113 d054      	RCALL SUBOPT_0x1
                 ; 0000 00C6 OCR4C=0x00;
000114 93e0 00d1 	STS  209,R30
                 ; 0000 00C7 TC4H=0x00;
000116 d051      	RCALL SUBOPT_0x1
                 ; 0000 00C8 OCR4D=0x00;
000117 93e0 00d2 	STS  210,R30
                 ; 0000 00C9 DT4=0x00;
000119 e0e0      	LDI  R30,LOW(0)
00011a 93e0 00d4 	STS  212,R30
                 ; 0000 00CA 
                 ; 0000 00CB // External Interrupt(s) initialization
                 ; 0000 00CC // INT0: Off
                 ; 0000 00CD // INT1: Off
                 ; 0000 00CE // INT2: Off
                 ; 0000 00CF // INT3: Off
                 ; 0000 00D0 // INT6: Off
                 ; 0000 00D1 EICRA=0x00;
00011c 93e0 0069 	STS  105,R30
                 ; 0000 00D2 EICRB=0x00;
00011e 93e0 006a 	STS  106,R30
                 ; 0000 00D3 EIMSK=0x00;
000120 bbed      	OUT  0x1D,R30
                 ; 0000 00D4 // PCINT0 interrupt: Off
                 ; 0000 00D5 // PCINT1 interrupt: Off
                 ; 0000 00D6 // PCINT2 interrupt: Off
                 ; 0000 00D7 // PCINT3 interrupt: Off
                 ; 0000 00D8 // PCINT4 interrupt: Off
                 ; 0000 00D9 // PCINT5 interrupt: Off
                 ; 0000 00DA // PCINT6 interrupt: Off
                 ; 0000 00DB // PCINT7 interrupt: Off
                 ; 0000 00DC PCMSK0=0x00;
000121 93e0 006b 	STS  107,R30
                 ; 0000 00DD PCICR=0x00;
000123 93e0 0068 	STS  104,R30
                 ; 0000 00DE 
                 ; 0000 00DF // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 00E0 TIMSK0=0x02;
000125 e0e2      	LDI  R30,LOW(2)
000126 93e0 006e 	STS  110,R30
                 ; 0000 00E1 
                 ; 0000 00E2 // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 00E3 TIMSK1=0x01;
000128 e0e1      	LDI  R30,LOW(1)
000129 93e0 006f 	STS  111,R30
                 ; 0000 00E4 
                 ; 0000 00E5 // Timer/Counter 3 Interrupt(s) initialization
                 ; 0000 00E6 TIMSK3=0x00;
00012b e0e0      	LDI  R30,LOW(0)
00012c 93e0 0071 	STS  113,R30
                 ; 0000 00E7 
                 ; 0000 00E8 // Timer/Counter 4 Interrupt(s) initialization
                 ; 0000 00E9 TIMSK4=0x00;
00012e 93e0 0072 	STS  114,R30
                 ; 0000 00EA 
                 ; 0000 00EB // USART1 initialization
                 ; 0000 00EC // USART1 disabled
                 ; 0000 00ED UCSR1B=0x00;
000130 93e0 00c9 	STS  201,R30
                 ; 0000 00EE 
                 ; 0000 00EF // Analog Comparator initialization
                 ; 0000 00F0 // Analog Comparator: Off
                 ; 0000 00F1 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 00F2 ACSR=0x80;
000132 e8e0      	LDI  R30,LOW(128)
000133 bfe0      	OUT  0x30,R30
                 ; 0000 00F3 ADCSRB=0x00;
000134 e0e0      	LDI  R30,LOW(0)
000135 93e0 007b 	STS  123,R30
                 ; 0000 00F4 DIDR1=0x00;
000137 93e0 007f 	STS  127,R30
                 ; 0000 00F5 
                 ; 0000 00F6 // ADC initialization
                 ; 0000 00F7 // ADC disabled
                 ; 0000 00F8 ADCSRA=0x00;
000139 93e0 007a 	STS  122,R30
                 ; 0000 00F9 
                 ; 0000 00FA // SPI initialization
                 ; 0000 00FB // SPI disabled
                 ; 0000 00FC SPCR=0x00;
00013b bdec      	OUT  0x2C,R30
                 ; 0000 00FD 
                 ; 0000 00FE // TWI initialization
                 ; 0000 00FF // TWI disabled
                 ; 0000 0100 TWCR=0x00;
00013c 93e0 00bc 	STS  188,R30
                 ; 0000 0101 
                 ; 0000 0102 // USB Controller initialization
                 ; 0000 0103 // USB Mode: Disabled
                 ; 0000 0104 // USB Pad Regulator: Off
                 ; 0000 0105 // OTG (VBUS) Pad: Off
                 ; 0000 0106 // VBUS Transition interrupt: Off
                 ; 0000 0107 UHWCON=0x00;
00013e 93e0 00d7 	STS  215,R30
                 ; 0000 0108 USBCON=0x00;
000140 93e0 00d8 	STS  216,R30
                 ; 0000 0109 USBINT=0; // Clear the interrupt flag
000142 93e0 00da 	STS  218,R30
                 ; 0000 010A 
                 ; 0000 010B // Global enable interrupts
                 ; 0000 010C #asm("sei")
000144 9478      	sei
                 ; 0000 010D 
                 ; 0000 010E while (1)
                 _0x5:
                 ; 0000 010F       {
                 ; 0000 0110       // Place your code here
                 ; 0000 0111           if (timer0 <= 125)
000145 e7ed      	LDI  R30,LOW(125)
000146 e0f0      	LDI  R31,HIGH(125)
000147 15e3      	CP   R30,R3
000148 05f4      	CPC  R31,R4
000149 f010      	BRLO _0x8
                 ; 0000 0112           {
                 ; 0000 0113             PORTB.0 = 1;
00014a 9a28      	SBI  0x5,0
                 ; 0000 0114           }
                 ; 0000 0115           else if (timer0 > 125)
00014b c006      	RJMP _0xB
                 _0x8:
00014c e7ed      	LDI  R30,LOW(125)
00014d e0f0      	LDI  R31,HIGH(125)
00014e 15e3      	CP   R30,R3
00014f 05f4      	CPC  R31,R4
000150 f408      	BRSH _0xC
                 ; 0000 0116           {
                 ; 0000 0117             PORTB.0 = 0;
000151 9828      	CBI  0x5,0
                 ; 0000 0118           }
                 ; 0000 0119 
                 ; 0000 011A           if (timer1 <= 50)
                 _0xC:
                 _0xB:
000152 e3e2      	LDI  R30,LOW(50)
000153 e0f0      	LDI  R31,HIGH(50)
000154 15e5      	CP   R30,R5
000155 05f6      	CPC  R31,R6
000156 f010      	BRLO _0xF
                 ; 0000 011B           {
                 ; 0000 011C             PORTB.1 = 1;
000157 9a29      	SBI  0x5,1
                 ; 0000 011D           }
                 ; 0000 011E           else if (timer1 > 50)
000158 c006      	RJMP _0x12
                 _0xF:
000159 e3e2      	LDI  R30,LOW(50)
00015a e0f0      	LDI  R31,HIGH(50)
00015b 15e5      	CP   R30,R5
00015c 05f6      	CPC  R31,R6
00015d f408      	BRSH _0x13
                 ; 0000 011F           {
                 ; 0000 0120             PORTB.1 = 0;
00015e 9829      	CBI  0x5,1
                 ; 0000 0121           }
                 ; 0000 0122       }
                 _0x13:
                 _0x12:
00015f cfe5      	RJMP _0x5
                 ; 0000 0123 }
                 _0x16:
000160 cfff      	RJMP _0x16
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000161 93ea      	ST   -Y,R30
000162 93fa      	ST   -Y,R31
000163 b7ef      	IN   R30,SREG
000164 93ea      	ST   -Y,R30
000165 e0e1      	LDI  R30,LOW(1)
000166 e0f0      	LDI  R31,HIGH(1)
000167 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x1:
000168 e0e0      	LDI  R30,LOW(0)
000169 93e0 00bf 	STS  191,R30
00016b 9508      	RET
                 
                 
                 	.CSEG
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32U4 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   5 r4 :   5 r5 :   5 r6 :   5 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   7 r25:   2 r26:   6 r27:   3 r28:   1 r29:   1 r30: 132 r31:  22 
x  :   3 y  :   6 z  :   7 
Registers used: 18 out of 35 (51.4%)

ATmega32U4 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   2 add   :   2 
adiw  :   0 and   :   0 andi  :   1 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   1 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 
brlt  :   0 brmi  :   0 brne  :   3 brpl  :   0 brsh  :   4 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   0 
cbi   :   2 cbr   :   1 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   6 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   6 cpc   :   6 cpi   :   0 cpse  :   0 dec   :   1 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   3 inc   :   0 jmp   :  44 ld    :   3 ldd   :   0 ldi   :  48 
lds   :   0 lpm   :   7 lsl   :   0 lsr   :   0 mov   :   0 movw  :   3 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :   0 out   :  29 pop   :   0 push  :   0 rcall :   7 ret   :   2 
reti  :   1 rjmp  :   6 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :   2 sbic  :   0 sbis  :   0 sbiw  :   3 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :   6 std   :   0 sts   :  55 sub   :   0 subi  :   0 swap  :   0 
tst   :   0 wdr   :   1 
Instructions used: 31 out of 116 (26.7%)

ATmega32U4 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0002d8    716     12    728   32768   2.2%
[.dseg] 0x000100 0x000380      0      0      0    2815   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 2 warnings
