
---------- Begin Simulation Statistics ----------
sim_seconds                                 28.632923                       # Number of seconds simulated
sim_ticks                                28632923100000                       # Number of ticks simulated
final_tick                               28632923100000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 210433                       # Simulator instruction rate (inst/s)
host_op_rate                                   238588                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             9726145514                       # Simulator tick rate (ticks/s)
host_mem_usage                                 793940                       # Number of bytes of host memory used
host_seconds                                  2943.91                       # Real time elapsed on the host
sim_insts                                   619495036                       # Number of instructions simulated
sim_ops                                     702381723                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 28632923100000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst     1779899492                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      192406087                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst      698304684                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       87857060                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2758467323                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst   1779899492                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst    698304684                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    2478204176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cpu0.data    156819748                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data     69246488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       226066236                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst       444974873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data        30547795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst       174576171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data        14401600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           664500439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data       36345640                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data       14403080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           50748720                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          62162689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           6719750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          24388173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           3068393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              96339005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     62162689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     24388173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         86550862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data          5476903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data          2418422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7895325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         62162689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         12196653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         24388173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5486815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            104234330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                   664500441                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   50748720                       # Number of write requests accepted
system.mem_ctrls.readBursts                 664500441                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 50748720                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM            42282188608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               245839616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                43502912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2758467331                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            226066236                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                3841244                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts              50068961                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          11612786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          56775331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          13982291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          15271414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2620060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            268649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            236070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            185924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8         525990517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          22571381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           690997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          9144120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           595502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           315543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           209394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           189218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             37729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             37908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             37724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             38411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             80855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            37954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37762                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  28632923023000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                 66933                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1               1048601                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2             637694015                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3              25690892                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                66012                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1               393222                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2             44275527                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3              6013959                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0               478408780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1               181942966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  307450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  42862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  42896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  42913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  42575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  42553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  42558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  42578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  42745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  43382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  42494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  42483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     62736164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    674.661723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   459.111134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   408.960522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9912759     15.80%     15.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      6076698      9.69%     25.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      4162714      6.64%     32.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3450992      5.50%     37.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1863302      2.97%     40.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1535571      2.45%     43.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1231237      1.96%     45.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1228998      1.96%     46.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     33273893     53.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     62736164                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        42479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   15552.587326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   3393.066107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  34392.318748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        29672     69.85%     69.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767        11371     26.77%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151           53      0.12%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-65535            1      0.00%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-81919            4      0.01%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-98303            6      0.01%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-114687            9      0.02%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-131071           66      0.16%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-147455          110      0.26%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::147456-163839          197      0.46%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-180223          196      0.46%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::180224-196607          172      0.40%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-212991          168      0.40%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::212992-229375          173      0.41%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::229376-245759           99      0.23%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-262143           88      0.21%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527           55      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911           30      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            8      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-327679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         42479                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        42479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.065974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42452     99.94%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         42479                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 6660675393500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            19048035337250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               3303295985000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10081.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28831.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1476.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     96.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.95                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                598072724                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  530035                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.97                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      40032.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    90.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy             156143846040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              82992410985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            720801021360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1713391920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2295096492000.000488                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1688335497570                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         117704601120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    9407416589670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    1495062508800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      65465346165                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           16031361819450                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            559.892597                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         24622516270750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE  43337234750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  971444408000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  98816170500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 3893387120250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  2995625186500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 20630312980000                       # Time in different power states
system.mem_ctrls_1.actEnergy             291792414900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy             155091331395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            3996305630940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1834814340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2260653295680.000488                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         6241552411500                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          89376661920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    6611705408040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     81416701440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     758618010.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           19730511070575                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            689.084764                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         14712359018750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE  46553938250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  956294286000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1126990000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 212008868500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  12917715857000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 14499223160250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 28632923100000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 28632923100000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 28632923100000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 28632923100000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 28632923100000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.numSyscalls                   46                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   28632923100000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                     57265846200                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  444918885                       # Number of instructions committed
system.cpu0.committedOps                    505749182                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            460802164                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    16                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                   25002128                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     58076114                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   460802164                       # number of integer instructions
system.cpu0.num_fp_insts                           16                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads          700618963                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         352980282                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  16                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_cc_register_reads          1631973955                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          319555362                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     74565646                       # number of memory refs
system.cpu0.num_load_insts                   38179999                       # Number of load instructions
system.cpu0.num_store_insts                  36385647                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles               57265846200                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                         77966739                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                427992869     83.35%     83.35% # Class of executed instruction
system.cpu0.op_class::IntMult                10834236      2.11%     85.46% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     85.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             65794      0.01%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::MemRead                38179999      7.44%     92.91% # Class of executed instruction
system.cpu0.op_class::MemWrite               36385631      7.09%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                16      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 513458545                       # Class of executed instruction
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 28632923100000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 28632923100000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 28632923100000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 28632923100000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   28632923100000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                     57265846190                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  174576151                       # Number of instructions committed
system.cpu1.committedOps                    196632541                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            178517278                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                    9409028                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     23231062                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   178517278                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads          278552925                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         138603868                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_cc_register_reads           637232844                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          125958596                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     30181461                       # number of memory refs
system.cpu1.num_load_insts                   15778368                       # Number of load instructions
system.cpu1.num_store_insts                  14403093                       # Number of store instructions
system.cpu1.num_idle_cycles              34167378622.034355                       # Number of idle cycles
system.cpu1.num_busy_cycles              23098467567.965645                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.403355                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.596645                       # Percentage of idle cycles
system.cpu1.Branches                         30539458                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                165794178     83.04%     83.04% # Class of executed instruction
system.cpu1.op_class::IntMult                 3672093      1.84%     84.88% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::MemRead                15778368      7.90%     92.79% # Class of executed instruction
system.cpu1.op_class::MemWrite               14403093      7.21%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 199647732                       # Class of executed instruction
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 28632923100000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq           664500260                       # Transaction distribution
system.membus.trans_dist::ReadResp          664500439                       # Transaction distribution
system.membus.trans_dist::WriteReq           50748548                       # Transaction distribution
system.membus.trans_dist::WriteResp          50748548                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq           181                       # Transaction distribution
system.membus.trans_dist::StoreCondReq            172                       # Transaction distribution
system.membus.trans_dist::StoreCondResp           172                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache_port::system.mem_ctrls.port    889949747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.mem_ctrls.port    133786870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::system.mem_ctrls.port    349152342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.mem_ctrls.port     57609361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1430498320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::system.mem_ctrls.port   1779899492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.mem_ctrls.port    349225835                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::system.mem_ctrls.port    698304684                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.mem_ctrls.port    157103548                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2984533559                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         715249161                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               715249161    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           715249161                       # Request fanout histogram
system.membus.reqLayer0.occupancy        765997881000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy       1012288955000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy       107047366654                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy       401244597750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer6.occupancy        50389725890                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
