# Reading pref.tcl
# do adder8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/Users/ku-admin/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ku-admin/Downloads/ex0/ex0 {C:/Users/ku-admin/Downloads/ex0/ex0/adder8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:17:55 on May 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ku-admin/Downloads/ex0/ex0" C:/Users/ku-admin/Downloads/ex0/ex0/adder8.v 
# -- Compiling module adder8
# 
# Top level modules:
# 	adder8
# End time: 15:17:55 on May 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ku-admin/Desktop/adder8/../../Downloads/ex0/ex0 {C:/Users/ku-admin/Desktop/adder8/../../Downloads/ex0/ex0/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:17:55 on May 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ku-admin/Desktop/adder8/../../Downloads/ex0/ex0" C:/Users/ku-admin/Desktop/adder8/../../Downloads/ex0/ex0/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:17:55 on May 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:17:55 on May 06,2023
# Loading work.testbench
# Loading work.adder8
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/ku-admin/Desktop/adder8/../../Downloads/ex0/ex0/testbench.v(22)
#    Time: 160 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at C:/Users/ku-admin/Desktop/adder8/../../Downloads/ex0/ex0/testbench.v line 22
# End time: 15:20:18 on May 06,2023, Elapsed time: 0:02:23
# Errors: 0, Warnings: 0
