
//// COMPILATION STAGE ////

INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/package/cf_math_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/package/apb_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/package/axi_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/package/base_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/package/tb_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/demux.sv" into library work
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/uart_tx.sv" into library work
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/err_gen.sv" into library work
INFO: [VRFC 10-311] analyzing module err_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/uart_top.sv" into library work
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_fifo.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_demux_simple.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_demux_simple
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_demux_id_counters.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_demux_id_counters
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/spill_register_flushable.sv" into library work
INFO: [VRFC 10-311] analyzing module spill_register_flushable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/delta_counter.sv" into library work
INFO: [VRFC 10-311] analyzing module delta_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_to_axi_lite.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_to_axi_lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/uart_reg_if.sv" into library work
INFO: [VRFC 10-311] analyzing module uart_reg_if
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/apb_to_simple_if.sv" into library work
INFO: [VRFC 10-311] analyzing module apb_to_simple_if
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/onehot_to_bin.sv" into library work
INFO: [VRFC 10-311] analyzing module onehot_to_bin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/gray_to_bin.sv" into library work
INFO: [VRFC 10-311] analyzing module gray_to_bin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_burst_splitter_counters.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_burst_splitter_counters
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_atop_filter.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_atop_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/edge_detector.sv" into library work
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/mem.sv" into library work
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_demux.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/stream_register.sv" into library work
INFO: [VRFC 10-311] analyzing module stream_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/apb_wrapper.sv" into library work
INFO: [VRFC 10-311] analyzing module apb_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/rr_arb_tree.sv" into library work
INFO: [VRFC 10-311] analyzing module rr_arb_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/register_dual_flop.sv" into library work
INFO: [VRFC 10-311] analyzing module register_dual_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/register.sv" into library work
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/cdc_fifo.sv" into library work
INFO: [VRFC 10-311] analyzing module cdc_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/dff.sv" into library work
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/lzc.sv" into library work
INFO: [VRFC 10-311] analyzing module lzc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/apb_fsm.sv" into library work
INFO: [VRFC 10-311] analyzing module apb_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_burst_splitter.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_burst_splitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/uart_rx.sv" into library work
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/fifo_v3.sv" into library work
INFO: [VRFC 10-311] analyzing module fifo_v3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/id_queue.sv" into library work
INFO: [VRFC 10-311] analyzing module id_queue
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_err_slv.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_err_slv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/spill_register.sv" into library work
INFO: [VRFC 10-311] analyzing module spill_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/bin_to_gray.sv" into library work
INFO: [VRFC 10-311] analyzing module bin_to_gray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/decoder.sv" into library work
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/clk_div.sv" into library work
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_to_axi_lite_id_reflect.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_to_axi_lite_id_reflect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/mux.sv" into library work
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/counter.sv" into library work
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_burst_splitter_ax_chan.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_burst_splitter_ax_chan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_to_simple_if.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_to_simple_if
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/interfaces/tb_intf.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/interfaces/axi_intf.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/interfaces/uart_intf.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/seq_items/tb_seq_item.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/seq_items/uart_tx_seq_item.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/seq_items/uart_rx_seq_item.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/sequences/apply_reset_sequence.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/sequences/send_rx_sequence.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/tb/tb_sequencer.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/tb/tb_driver.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/tb/tb_monitor.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/tb/tb_agent.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/uart/uart_monitor.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/uart/uart_sequencer.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/uart/uart_driver.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/uart/uart_agent.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/environments/simple_env.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/testcases/base_test.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/uvm_tb_top.sv" into library work
INFO: [VRFC 10-311] analyzing module uvm_tb_top
WARNING: [VRFC 10-3824] variable 'testname' must explicitly be declared as automatic or static [/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/uvm_tb_top.sv:45]
WARNING: [VRFC 10-3824] variable 'clk_freq_MHz' must explicitly be declared as automatic or static [/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/uvm_tb_top.sv:46]

//// ELABORATION STAGE ////

Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/tahmeed/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab uvm_tb_top -s uvm_tb_top -timescale 1ns/1ps -debug typical 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 46 differs from formal bit length 45 for port 'data_i' [/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_demux.sv:88]
WARNING: [VRFC 10-3091] actual bit length 46 differs from formal bit length 45 for port 'data_o' [/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_demux.sv:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package work.$unit_cf_math_pkg_sv_864188248
Compiling package work.axi_pkg
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package work.tb_pkg
Compiling package work.base_pkg
Compiling package work.apb_pkg
Compiling module work.tb_intf_default
Compiling module work.axi_intf_default
Compiling module work.uart_intf_default
Compiling module work.stream_register(T=r_resp_cmd_t_a...
Compiling module work.axi_atop_filter(AxiIdWidth=32'b0...
Compiling module work.spill_register_flushable(T=aw_ch...
Compiling module work.spill_register(T=aw_chan_t_axi_b...
Compiling module work.spill_register_flushable(T=logic...
Compiling module work.spill_register(T=logic[0:0],Bypa...
Compiling module work.spill_register_flushable(T=w_cha...
Compiling module work.spill_register(T=w_chan_t_axi_bu...
Compiling module work.spill_register_flushable(T=ar_ch...
Compiling module work.spill_register(T=ar_chan_t_axi_b...
Compiling module work.spill_register_flushable(T=b_cha...
Compiling module work.spill_register(T=b_chan_t_axi_bu...
Compiling module work.spill_register_flushable(T=r_cha...
Compiling module work.spill_register(T=r_chan_t_axi_bu...
Compiling module work.delta_counter(WIDTH=32'b01)
Compiling module work.axi_demux_id_counters(AxiIdBits=...
Compiling module work.counter(WIDTH=32'b01)
Compiling module work.lzc_default
Compiling module work.rr_arb_tree(NumIn=32'b010,DataTy...
Compiling module work.axi_demux_simple(AxiIdWidth=32'b...
Compiling module work.axi_demux(AxiIdWidth=32'b01000,a...
Compiling module work.fifo_v3(FALL_THROUGH=1'b1,DEPTH=...
Compiling module work.fifo_v3(DEPTH=32'b010,dtype=id_t...
Compiling module work.fifo_v3(DEPTH=32'b01,dtype=r_dat...
Compiling module work.delta_counter(WIDTH=32'b01000)
Compiling module work.counter(WIDTH=32'b01000)
Compiling module work.axi_err_slv(AxiIdWidth=32'b01000...
Compiling module work.delta_counter(WIDTH=32'b01001)
Compiling module work.counter(WIDTH=32'b01001)
Compiling module work.onehot_to_bin(ONEHOT_WIDTH=32'b0...
Compiling module work.id_queue(ID_WIDTH=8,CAPACITY=2,d...
Compiling module work.axi_burst_splitter_counters(MaxT...
Compiling module work.axi_burst_splitter_ax_chan(chan_...
Compiling module work.id_queue(ID_WIDTH=8,CAPACITY=2,d...
Compiling module work.axi_burst_splitter_counters(MaxT...
Compiling module work.axi_burst_splitter_ax_chan(chan_...
Compiling module work.axi_burst_splitter(MaxReadTxns=3...
Compiling module work.fifo_v3(DEPTH=32'b010,dtype=id_t...
Compiling module work.axi_to_axi_lite_id_reflect(AxiId...
Compiling module work.axi_to_axi_lite(AxiAddrWidth=32'...
Compiling module work.fifo_v3(DEPTH=32'b0100,dtype=axi...
Compiling module work.fifo_v3(DEPTH=32'b0100,dtype=axi...
Compiling module work.fifo_v3(DEPTH=32'b0100,dtype=axi...
Compiling module work.fifo_v3(DEPTH=32'b0100,dtype=axi...
Compiling module work.fifo_v3(DEPTH=32'b0100,dtype=axi...
Compiling module work.axi_fifo(Depth=32'b0100,aw_chan_...
Compiling module work.axi_to_simple_if(req_t=tb_uvm_ax...
Compiling module work.uart_reg_if
Compiling module work.clk_div(DIV_WIDTH=32)
Compiling module work.gray_to_bin(DATA_WIDTH=9)
Compiling module work.bin_to_gray(DATA_WIDTH=9)
Compiling module work.register(ELEM_WIDTH=9)
Compiling module work.register_dual_flop(ELEM_WIDTH=9,...
Compiling module work.decoder(NUM_WIRE=256)
Compiling module work.demux(NUM_ELEM=256,ELEM_WIDTH=1)
Compiling module work.register(ELEM_WIDTH=8)
Compiling module work.mux(NUM_ELEM=256)
Compiling module work.mem(DEPTH=256)
Compiling module work.cdc_fifo(FIFO_SIZE=8)
Compiling module work.uart_tx
Compiling module work.dff
Compiling module work.edge_detector(POSEDGE=1'b0)
Compiling module work.uart_rx
Compiling module work.uart_top(req_t=tb_uvm_axi_req_t,...
Compiling module work.uvm_tb_top
Built simulation snapshot uvm_tb_top

//// SIMULATION STAGE ////


****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov 15 16:58:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/uvm_tb_top/xsim_script.tcl
# xsim {uvm_tb_top} -testplusarg UVM_VERBOSITY=UVM_LOW -testplusarg TESTNAME=base_test -testplusarg CLKFREQMHZ= -autoloadwcfg -runall
Time resolution is 1 ps
run -all
UVM_INFO /home/tahmeed/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test base_test...
UVM_INFO /home/tahmeed/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(30) @ 10937736000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
rx_item.rx_array: 01011011

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(30) @ 22396072000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
rx_item.rx_array: 10011011

UVM_INFO /home/tahmeed/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19968) @ 23016835000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /home/tahmeed/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 23016835000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    6
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[u_scoreboard]     2

$finish called at time : 23016835 ns : File "/home/tahmeed/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
run: Time (s): cpu = 00:00:00.61 ; elapsed = 00:01:06 . Memory (MB): peak = 1446.387 ; gain = 0.000 ; free physical = 18046 ; free virtual = 21091
exit
INFO: xsimkernel Simulation Memory Usage: 295856 KB (Peak: 340456 KB), Simulation CPU Usage: 67020 ms
INFO: [Common 17-206] Exiting xsim at Sat Nov 15 17:00:02 2025...
