{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575592177991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575592178007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 18:29:37 2019 " "Processing started: Thu Dec 05 18:29:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575592178007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592178007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmpacc -c cmpacc " "Command: quartus_map --read_settings_files=on --write_settings_files=off cmpacc -c cmpacc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592178007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575592178432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575592178432 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cmpalu.v(72) " "Verilog HDL warning at cmpalu.v(72): extended using \"x\" or \"z\"" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575592185687 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cmpalu.v(100) " "Verilog HDL warning at cmpalu.v(100): extended using \"x\" or \"z\"" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575592185687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmpalu.v 1 1 " "Found 1 design units, including 1 entities, in source file cmpalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmpalu " "Found entity 1: cmpalu" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575592185687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmpacc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cmpacc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmpacc_tb " "Found entity 1: cmpacc_tb" {  } { { "cmpacc_tb.sv" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575592185687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_top.v 1 1 " "Found 1 design units, including 1 entities, in source file cmp_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmpacc " "Found entity 1: cmpacc" {  } { { "cmp_top.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmp_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575592185687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185687 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bmpreg.v(43) " "Verilog HDL information at bmpreg.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "bmpreg.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/bmpreg.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575592185687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bmpreg.v 1 1 " "Found 1 design units, including 1 entities, in source file bmpreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bmpreg " "Found entity 1: bmpreg" {  } { { "bmpreg.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/bmpreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575592185687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cmpacc " "Elaborating entity \"cmpacc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575592185718 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "res cmp_top.v(22) " "Verilog HDL or VHDL warning at cmp_top.v(22): object \"res\" assigned a value but never read" {  } { { "cmp_top.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmp_top.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575592185718 "|cmpacc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmpreg bmpreg:bitmapreg " "Elaborating entity \"bmpreg\" for hierarchy \"bmpreg:bitmapreg\"" {  } { { "cmp_top.v" "bitmapreg" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmp_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575592185718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 bmpreg.v(55) " "Verilog HDL assignment warning at bmpreg.v(55): truncated value with size 32 to match size of target (6)" {  } { { "bmpreg.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/bmpreg.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575592185734 "|cmpacc|bmpreg:bitmapreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 bmpreg.v(69) " "Verilog HDL assignment warning at bmpreg.v(69): truncated value with size 32 to match size of target (6)" {  } { { "bmpreg.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/bmpreg.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575592185734 "|cmpacc|bmpreg:bitmapreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 bmpreg.v(83) " "Verilog HDL assignment warning at bmpreg.v(83): truncated value with size 32 to match size of target (6)" {  } { { "bmpreg.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/bmpreg.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575592185734 "|cmpacc|bmpreg:bitmapreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 bmpreg.v(99) " "Verilog HDL assignment warning at bmpreg.v(99): truncated value with size 7 to match size of target (6)" {  } { { "bmpreg.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/bmpreg.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575592185734 "|cmpacc|bmpreg:bitmapreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 bmpreg.v(100) " "Verilog HDL assignment warning at bmpreg.v(100): truncated value with size 7 to match size of target (6)" {  } { { "bmpreg.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/bmpreg.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575592185734 "|cmpacc|bmpreg:bitmapreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpalu cmpalu:alu " "Elaborating entity \"cmpalu\" for hierarchy \"cmpalu:alu\"" {  } { { "cmp_top.v" "alu" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmp_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cmpalu.v(66) " "Verilog HDL assignment warning at cmpalu.v(66): truncated value with size 32 to match size of target (6)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 "|cmpacc|cmpalu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cmpalu.v(94) " "Verilog HDL assignment warning at cmpalu.v(94): truncated value with size 32 to match size of target (6)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 "|cmpacc|cmpalu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cmpalu.v(202) " "Verilog HDL assignment warning at cmpalu.v(202): truncated value with size 32 to match size of target (5)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 "|cmpacc|cmpalu:alu"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "cmpalu.v(198) " "Verilog HDL Case Statement warning at cmpalu.v(198): can't check case statement for completeness because the case expression has too many possible states" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 198 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 "|cmpacc|cmpalu:alu"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rowbotchecked cmpalu.v(224) " "Can't resolve multiple constant drivers for net \"rowbotchecked\" at cmpalu.v(224)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 224 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "cmpalu.v(89) " "Constant driver at cmpalu.v(89)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 89 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rowtopchecked cmpalu.v(224) " "Can't resolve multiple constant drivers for net \"rowtopchecked\" at cmpalu.v(224)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 224 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "cmpalu.v(61) " "Constant driver at cmpalu.v(61)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 61 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "colchecked cmpalu.v(224) " "Can't resolve multiple constant drivers for net \"colchecked\" at cmpalu.v(224)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 224 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "cmpalu.v(196) " "Constant driver at cmpalu.v(196)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 196 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "res\[12\] cmpalu.v(224) " "Can't resolve multiple constant drivers for net \"res\[12\]\" at cmpalu.v(224)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 224 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "cmpalu.v(116) " "Constant driver at cmpalu.v(116)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 116 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "res\[11\] cmpalu.v(224) " "Can't resolve multiple constant drivers for net \"res\[11\]\" at cmpalu.v(224)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 224 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "cmpalu.v(164) " "Constant driver at cmpalu.v(164)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 164 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "res\[10\] cmpalu.v(224) " "Can't resolve multiple constant drivers for net \"res\[10\]\" at cmpalu.v(224)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 224 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "res\[9\] cmpalu.v(224) " "Can't resolve multiple constant drivers for net \"res\[9\]\" at cmpalu.v(224)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 224 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "res\[8\] cmpalu.v(224) " "Can't resolve multiple constant drivers for net \"res\[8\]\" at cmpalu.v(224)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 224 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "res\[7\] cmpalu.v(224) " "Can't resolve multiple constant drivers for net \"res\[7\]\" at cmpalu.v(224)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 224 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "res\[6\] cmpalu.v(224) " "Can't resolve multiple constant drivers for net \"res\[6\]\" at cmpalu.v(224)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 224 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "res\[5\] cmpalu.v(164) " "Can't resolve multiple constant drivers for net \"res\[5\]\" at cmpalu.v(164)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 164 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "res\[4\] cmpalu.v(224) " "Can't resolve multiple constant drivers for net \"res\[4\]\" at cmpalu.v(224)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 224 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "res\[3\] cmpalu.v(224) " "Can't resolve multiple constant drivers for net \"res\[3\]\" at cmpalu.v(224)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 224 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "res\[2\] cmpalu.v(224) " "Can't resolve multiple constant drivers for net \"res\[2\]\" at cmpalu.v(224)" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 224 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "cmpalu:alu " "Can't elaborate user hierarchy \"cmpalu:alu\"" {  } { { "cmp_top.v" "alu" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmp_top.v" 31 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575592185902 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/output_files/cmpacc.map.smsg " "Generated suppressed messages file C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/output_files/cmpacc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185918 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575592185980 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 05 18:29:45 2019 " "Processing ended: Thu Dec 05 18:29:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575592185980 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575592185980 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575592185980 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592185980 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575592186576 ""}
