Cadence Genus(TM) Synthesis Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[14:44:15.196505] Configured Lic search path (23.02-s003): 5280@pgmicro01.ufrgs.br

Version: 23.12-s086_1, built Wed Jul 24 15:05:35 PDT 2024
Options: -files run_logical_synthesis.tcl 
Date:    Tue Dec 17 14:44:15 2024
Host:    cadmicro-inf-el8-623207 (x86_64 w/Linux 4.18.0-553.22.1.el8_10.x86_64) (6cores*12cpus*1physical cpu*12th Gen Intel(R) Core(TM) i5-12400 18432KB) (32673632KB)
PID:     989897
OS:      Rocky Linux release 8.10 (Green Obsidian)

Checking out license: Genus_Synthesis
[14:44:15.400466] Periodic Lic check successful
[14:44:15.924761] Feature usage summary:
[14:44:15.924761] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (7 seconds elapsed).

#@ Processing -files option
@genus:root: 1> source run_logical_synthesis.tcl
#@ Begin verbose source ./run_logical_synthesis.tcl
@file(run_logical_synthesis.tcl) 4: set DESIGN NanoCPU
@file(run_logical_synthesis.tcl) 5: set REPORT_PATH ./report/500
@file(run_logical_synthesis.tcl) 13: set TECH_PATH  /tools/pdk/cadence/gpdk045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4
@file(run_logical_synthesis.tcl) 16: read_libs "${TECH_PATH}/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib"

  Message Summary for Library fast_vdd1v0_basicCells_lvt.lib:
  ***********************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  ***********************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast_vdd1v0_basicCells_lvt.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNALVT' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v0/ANTENNALVT'.
        : Specify a valid area value for the libcell.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNALVT' must have an output pin.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v0/DFFNSRX4LVT'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v0/DFFSX2LVT'.
@file(run_logical_synthesis.tcl) 18: read_physical -lef "{${TECH_PATH}/gsclib045_tech/lef/gsclib045_tech.lef ${TECH_PATH}/gsclib045_lvt/lef/gsclib045_lvt_macro.lef}"
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1LVT cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8LVT cannot be found in library.
@file(run_logical_synthesis.tcl) 20: read_qrc "${TECH_PATH}/gsclib045_tech/qrc/qx/gpdk045.tch"

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

Done reading qrc_tech_file
@file(run_logical_synthesis.tcl) 23: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 24: puts "Configuration of the Genus"
Configuration of the Genus
@file(run_logical_synthesis.tcl) 25: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 27:     set_db syn_global_effort high
  Setting attribute of root '/': 'syn_global_effort' = high
@file(run_logical_synthesis.tcl) 30:     set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(run_logical_synthesis.tcl) 33:     set_db interconnect_mode ple
  Setting attribute of root '/': 'interconnect_mode' = ple
@file(run_logical_synthesis.tcl) 36:     set_db information_level 7
  Setting attribute of root '/': 'information_level' = 7
@file(run_logical_synthesis.tcl) 39:     set_db hdl_error_on_latch true
  Setting attribute of root '/': 'hdl_error_on_latch' = true
@file(run_logical_synthesis.tcl) 41:     set_db lp_insert_clock_gating true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(run_logical_synthesis.tcl) 43: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 44: puts "  Load Design   and Elaboration"
  Load Design   and Elaboration
@file(run_logical_synthesis.tcl) 45: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 47:    read_hdl -sv ../rtl/nanoCPU.sv
            Reading Verilog file '../rtl/nanoCPU.sv'
@file(run_logical_synthesis.tcl) 48:    elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1LVT'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4LVT'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-162'.
  Libraries have 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'NanoCPU' from file '../rtl/nanoCPU.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iREAD' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
        : Review and make sure the mismatch is intentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iWRITE' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iJMP' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iBRANCH' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iXOR' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iSUB' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iADD' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iLESS' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iINC' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iDEC' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iEND' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'iMUL' [4] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 44.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sFETCH' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sEXE' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sREAD' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sWRITE' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sALU' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sJMP' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sBRANCH' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 49.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sEND' [3] doesn't match the width of right hand side [32] in assignment in file '../rtl/nanoCPU.sv' on line 50.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-372'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'reg_bank' in module 'NanoCPU' in file '../rtl/nanoCPU.sv' on line 53.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'NanoCPU.r0' in module 'NanoCPU' of library 'default' to module 'Reg16bit' of library 'default' (line 8 in file '../rtl/nanoCPU.sv') in file '../rtl/nanoCPU.sv' on line 70.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Reg16bit' from file '../rtl/nanoCPU.sv'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'NanoCPU.r1' in module 'NanoCPU' of library 'default' to module 'Reg16bit' of library 'default' (line 8 in file '../rtl/nanoCPU.sv') in file '../rtl/nanoCPU.sv' on line 71.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'NanoCPU.r2' in module 'NanoCPU' of library 'default' to module 'Reg16bit' of library 'default' (line 8 in file '../rtl/nanoCPU.sv') in file '../rtl/nanoCPU.sv' on line 72.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'NanoCPU.r3' in module 'NanoCPU' of library 'default' to module 'Reg16bit' of library 'default' (line 8 in file '../rtl/nanoCPU.sv') in file '../rtl/nanoCPU.sv' on line 73.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'NanoCPU.R_IR' in module 'NanoCPU' of library 'default' to module 'Reg16bit' of library 'default' (line 8 in file '../rtl/nanoCPU.sv') in file '../rtl/nanoCPU.sv' on line 103.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'NanoCPU.R_PC' in module 'NanoCPU' of library 'default' to module 'Reg16bit' of library 'default' (line 8 in file '../rtl/nanoCPU.sv') in file '../rtl/nanoCPU.sv' on line 104.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../rtl/nanoCPU.sv' on line 106.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../rtl/nanoCPU.sv' on line 65.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'NanoCPU' in file '../rtl/nanoCPU.sv' on line 141.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'NanoCPU' in file '../rtl/nanoCPU.sv' on line 130.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'NanoCPU' in file '../rtl/nanoCPU.sv' on line 67.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'NanoCPU' in file '../rtl/nanoCPU.sv' on line 129.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'NanoCPU' in file '../rtl/nanoCPU.sv' on line 131.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'NanoCPU' in file '../rtl/nanoCPU.sv' on line 113.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'NanoCPU'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       1 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: NanoCPU, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: NanoCPU, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: NanoCPU, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: NanoCPU, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(run_logical_synthesis.tcl) 50:    read_sdc ./constraints.sdc
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:NanoCPU/ck'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
            Reading file '/home/gme/guilherme.manske/simuladores/nano_CPU/synt/constraints.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(run_logical_synthesis.tcl) 53:    puts $::dc::sdc_failed_commands

@file(run_logical_synthesis.tcl) 55:    init_design 
Started checking and loading power intent for design NanoCPU...
===============================================================
No power intent for design 'NanoCPU'.
Completed checking and loading power intent for design NanoCPU (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
====================================================================================================================
#
# Reading SDC ./constraints.sdc for view: (constraint_mode:default_emulate_constraint_mode)
#
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'ck'
        : A new clock has been defined with the same name as an existing clock.
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/ck'.
        : Existing exception had a name conflict with the newly created exception. The exception created at a later time is maintained.
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:NanoCPU/ck'.
            Reading file '/home/gme/guilherme.manske/simuladores/nano_CPU/synt/constraints.sdc'
            Reading file '/home/gme/guilherme.manske/simuladores/nano_CPU/synt/constraints.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
      Compressed 3 timing exceptions down to 2.
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(run_logical_synthesis.tcl) 58: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 59: puts "Synthesis - mapping and optimization"
Synthesis - mapping and optimization
@file(run_logical_synthesis.tcl) 60: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 62:     syn_generic
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
      Running additional step before syn_gen...


Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
Mapping ChipWare ICG instances in NanoCPU
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
EarlyCg insertion, version 4
[Clock Gating] Propagating constants ...
Multi-threaded constant propagation [4|0] ...
  total runtime for constant propagation: 00:00 walltime (min:sec)
[Clock Gating] Propagating constants done. (0 s.)
[Clock Gating] Reordering datapath muxes ...
[Clock Gating] Reordering datapath muxes done. (0 s.)
[Clock Gating] Decloning datapath insts ...
[Clock Gating] Decloning datapath insts done. (0 s.)
[Clock Gating] Removing redundant muxes pre insertion ...
  total runtime for constant propagation: 00:00 walltime (min:sec)
[Clock Gating] Removing redundant muxes pre insertion done. (0 s.)
  Setting attribute of root '/': 'basic_opto_skip_datapath' = true
[Clock Gating] Clock gating design ...
  Inserting clock-gating logic in netlist from 'design:NanoCPU'
Inserting clock-gating logic .....
Required integrated clock-gating cells: 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Type of CG               | Library domain | Async CG | Available                                                                                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| latch_posedge_precontrol | _default_      | No       | TLATNTSCAX12LVT TLATNTSCAX16LVT TLATNTSCAX2LVT TLATNTSCAX20LVT TLATNTSCAX3LVT TLATNTSCAX4LVT TLATNTSCAX6LVT TLATNTSCAX8LVT  | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        16 to 63                  1       16
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Required integrated clock-gating cells: 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Type of CG               | Library domain | Async CG | Available                                                                                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| latch_posedge_precontrol | _default_      | No       | TLATNTSCAX12LVT TLATNTSCAX16LVT TLATNTSCAX2LVT TLATNTSCAX20LVT TLATNTSCAX3LVT TLATNTSCAX4LVT TLATNTSCAX6LVT TLATNTSCAX8LVT  | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        96		 97%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             3		  3%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        99		100%
Total CG Modules                        6
Info    : Multimode clock gating check is disabled. [TIM-1000]
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 12 clock gate paths.
[Clock Gating] Clock gating design done. (0 s.)
  Resetting attribute of root '/': 'basic_opto_skip_datapath' = false
[Clock Gating] Dissolving small equality operators ...
[Clock Gating] Dissolving small equality operators done. (0 s.)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   power_ecg_insertion
PBS_Generic-earlyCG - Elapsed_Time 0, CPU_Time -2.000000000279556e-6
stamp 'PBS_Generic-earlyCG' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) | 100.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
##Generic Timing Info: typical gate delay   24.4 ps   std_slew:    3.7 ps   std_load:  0.8 fF  for library domain _default_
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: NanoCPU, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running DP early constant propagation (netlist NanoCPU)...
Running DP early redundancy removal
Completed DP early redundancy removal on NanoCPU (runtime = 0.0s)
...done running DP early constant propagation (0 seconds CPU time, netlist NanoCPU).
qor: dump_pre_qor for NanoCPU (ptr: 0x7f785e1ee1a0,pid: 989897)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'NanoCPU' to generic gates using 'high' effort.
Running Synthesis Turbo Flow Version 3.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: NanoCPU, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: NanoCPU, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-----------------------------------------------
| Trick     | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       0 |       0 |        0.00 | 
| ume_share |       0 |       0 |        0.00 | 
-----------------------------------------------
Begin SDR optimization CTX_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside NanoCPU = 0
#Special hiers formed inside Reg16bit = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization CTX_region 
Begin SDR optimization UME_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside NanoCPU = 0
#Special hiers formed inside Reg16bit = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization UME_region 
Starting timing based select reordering [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.025s)
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 8, runtime: 0.000s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.021s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: NanoCPU, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
-----------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------------------
| hlo_timing_reorder          |       0 |       0 |        0.03 | 
| hlo_recase_casebox          |       0 |       0 |        0.00 | 
| hlo_infer_macro             |       0 |       8 |        0.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |        0.00 | 
| hlo_mux_decode              |       0 |       0 |        0.00 | 
| hlo_chop_mux                |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |        0.00 | 
| hlo_inequality_transform    |       0 |       0 |        0.00 | 
| hlo_reconv_opt              |       0 |       0 |        0.00 | 
| hlo_restructure             |       0 |       0 |        0.00 | 
| hlo_identity_transform      |       0 |       0 |        0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_optimize_datapath       |       0 |       0 |        0.00 | 
| hlo_datapath_recast         |       0 |       0 |        0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        0.02 | 
| hlo_clip_mux_input          |       0 |       0 |        0.00 | 
| hlo_clip                    |       0 |       0 |        0.00 | 
| hlo_cleanup                 |       0 |       0 |        0.00 | 
-----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
----------------------------------------------------------
| Trick                | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------
| ume_sweep_aggressive |       0 |       0 |        0.00 | 
| ume_runtime          |       0 |       0 |        0.00 | 
----------------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 8
mux_65_27 mux_67_22 mux_80_29 mux_129_88 mux_130_35 mux_131_26 mux_state_138_19 mux_state_141_30 
SOP DEBUG : Module= NanoCPU, Cluster= ctl_67_22, ctl= 8, Non-ctl= 8
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_67_22.
Number of non-ctl's : 1
mux_inst_113_15 
SOP DEBUG : Module= NanoCPU, Cluster= ctl_IR_113_15, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_IR_113_15.
              Info: total 7 bmuxes found, 7 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'NanoCPU':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'NanoCPU'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
    MaxCSA: weighted_instance_count is 32 
    MaxCSA: weighted_instance_count is 418 
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing addsub_signed_62...
        Done timing addsub_signed_62.
      Timing addsub_signed_71...
        Done timing addsub_signed_71.
      Timing addsub_signed_136...
        Done timing addsub_signed_136.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in NanoCPU':
	  (ADD_TC_OP_2, ADD_TC_OP21, SUB_TC_OP_3, SUB_TC_OP_1, SUB_TC_OP)

Number of non-ctl's : 1
mux_106_37 
SOP DEBUG : Module= CDN_DP_region_0_0_c7, Cluster= ctl_106_37_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_106_37_create.
      Timing increment_unsigned_435_446...
        Done timing increment_unsigned_435_446.
      Timing decrement_unsigned...
        Done timing decrement_unsigned.
      Timing addsub_unsigned_460...
        Done timing addsub_unsigned_460.
      Timing addsub_unsigned_481...
        Done timing addsub_unsigned_481.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c1 in NanoCPU':
	  (inc_add_93_34, add_96_35, sub_91_34, dec_sub_94_34)

Number of non-ctl's : 1
mux_106_37 
SOP DEBUG : Module= CDN_DP_region_0_0_c1, Cluster= ctl_106_37_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_106_37_create.
      Timing increment_unsigned_435_563...
        Done timing increment_unsigned_435_563.
      Timing lt_unsigned_rtlopto_model_564...
        Done timing lt_unsigned_rtlopto_model_564.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c2 in NanoCPU':
	  (inc_add_93_34, add_96_35, sub_91_34, dec_sub_94_34)

Number of non-ctl's : 1
mux_106_37 
SOP DEBUG : Module= CDN_DP_region_0_0_c2, Cluster= ctl_106_37_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_106_37_create.
      Timing increment_unsigned_435_686...
        Done timing increment_unsigned_435_686.
      Timing lt_unsigned_rtlopto_model_687...
        Done timing lt_unsigned_rtlopto_model_687.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c3 in NanoCPU':
	  (inc_add_93_34, add_96_35, sub_91_34, dec_sub_94_34)

Number of non-ctl's : 1
mux_106_37 
SOP DEBUG : Module= CDN_DP_region_0_0_c3, Cluster= ctl_106_37_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_106_37_create.
      Timing increment_unsigned_435_809...
        Done timing increment_unsigned_435_809.
      Timing lt_unsigned_rtlopto_model_810...
        Done timing lt_unsigned_rtlopto_model_810.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c4 in NanoCPU':
	  (inc_add_93_34, add_96_35, sub_91_34, dec_sub_94_34)

Number of non-ctl's : 1
mux_106_37 
SOP DEBUG : Module= CDN_DP_region_0_0_c4, Cluster= ctl_106_37_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_106_37_create.
      Timing increment_unsigned_435_932...
        Done timing increment_unsigned_435_932.
      Timing lt_unsigned_rtlopto_model_933...
        Done timing lt_unsigned_rtlopto_model_933.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c5 in NanoCPU':
	  (inc_add_93_34, add_96_35, sub_91_34, dec_sub_94_34)

Number of non-ctl's : 1
mux_106_37 
SOP DEBUG : Module= CDN_DP_region_0_0_c5, Cluster= ctl_106_37_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_106_37_create.
      Timing increment_unsigned_435_1055...
        Done timing increment_unsigned_435_1055.
      Timing lt_unsigned_rtlopto_model_1056...
        Done timing lt_unsigned_rtlopto_model_1056.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c6 in NanoCPU':
	  (sub_94_34, sub_91_34, add_96_35, add_93_34)

Number of non-ctl's : 1
mux_106_37 
SOP DEBUG : Module= CDN_DP_region_0_0_c6, Cluster= ctl_106_37_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_106_37_create.
      Timing increment_unsigned_435_1174...
        Done timing increment_unsigned_435_1174.
      Timing lt_unsigned_rtlopto_model_1175...
        Done timing lt_unsigned_rtlopto_model_1175.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in NanoCPU: area: 18112873905 ,dp = 8 mux = 6  ctl_case = 3  decode = 2  other = 2  sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in NanoCPU: area: 14982781275 ,dp = 4 mux = 7  ctl_case = 0  decode = 2  other = 89  sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in NanoCPU: area: 14982781275 ,dp = 4 mux = 7  ctl_case = 0  decode = 2  other = 89  sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in NanoCPU: area: 14982781275 ,dp = 4 mux = 7  ctl_case = 0  decode = 2  other = 89  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in NanoCPU: area: 14982781275 ,dp = 4 mux = 7  ctl_case = 0  decode = 2  other = 89  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in NanoCPU: area: 14982781275 ,dp = 4 mux = 7  ctl_case = 0  decode = 2  other = 89  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in NanoCPU: area: 14982781275 ,dp = 4 mux = 7  ctl_case = 0  decode = 2  other = 89  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in NanoCPU: area: 15057561645 ,dp = 3 mux = 8  ctl_case = 0  decode = 2  other = 89  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c6 in NanoCPU: area: 14982781275 ,dp = 4 mux = 7  ctl_case = 0  decode = 2  other = 89  sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 14982781275.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      18112873905        14982781275        14982781275        14982781275        14982781275        14982781275        14982781275        15057561645  
##>            WNS         +1274.90           +1278.20           +1278.20           +1278.20           +1278.20           +1278.20           +1278.20           +1279.00  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  2                  2                  2                  2                  2                  2                  2  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  1  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            18112873905 (       )    107375457.30 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START            18112873905 (  +0.00)    107375457.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START            18112873905 (  +0.00)    107375457.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            18112873905 (  +0.00)    107375457.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START            18112873905 (  +0.00)    107375457.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            18112873905 (  +0.00)    107375457.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            18112873905 (  +0.00)    107375457.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START            18112873905 (  +0.00)    107375457.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            15618414420 ( -13.77)    107375460.10 (   +2.80)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START            15618414420 (  +0.00)    214748364.70 (+107372904.60)          0 (       0)                    0 (  +0.00)              
##>                                  END            15575682780 (  -0.27)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            15575682780 ( -14.01)    214748364.70 (+107372907.40)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            15575682780 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START            15271219845 (  -1.95)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            14982781275 (  -1.89)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START            14982781275 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            14982781275 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START            14982781275 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            14982781275 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START            14982781275 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START            14982781275 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            14982781275 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            14982781275 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START            14982781275 (  +0.00)     1278.20 (-214747086.50)          0 (       0)                    0 (  +0.00)              
##>                                  END            14982781275 (  +0.00)     1278.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Preparing netlist for verification ...
              Done preparing netlist for verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'NanoCPU'.
      Removing temporary intermediate hierarchies under NanoCPU
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: NanoCPU, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.017s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: NanoCPU, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: NanoCPU, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting timing based select reordering [v1.0] (stage: post_rtlopt, startdef: NanoCPU, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.019s)

Stage: post_rtlopt
----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        0.02 | 
| hlo_logic_reduction        |       0 |       0 |        0.00 | 
| hlo_mux_reorder            |       0 |       0 |        0.00 | 
| hlo_timing_reorder         |       0 |       0 |        0.02 | 
----------------------------------------------------------------
              Optimizing muxes in design 'NanoCPU'.
              Post blast muxes in design 'NanoCPU'.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: NanoCPU, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.024s)
Starting timing based select reordering [v1.0] (stage: post_muxopt, startdef: NanoCPU, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.019s)

Stage: post_muxopt
--------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------
| hlo_speculation    |       0 |       0 |        0.02 | 
| hlo_timing_reorder |       0 |       0 |        0.02 | 
--------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|   Id    |  Sev  |Count|                  Message Text                   |
---------------------------------------------------------------------------
|CDFG-250 |Info   |    1|Processing multi-dimensional arrays.             |
|CDFG-372 |Info   |   42|Bitwidth mismatch in assignment.                 |
|         |       |     |Review and make sure the mismatch is intentional.|
|         |       |     | Genus can possibly issue bitwidth mismatch      |
|         |       |     | warning for explicit assignments present in RTL |
|         |       |     | as-well-as for implicit assignments inferred by |
|         |       |     | the tool. For example, in case of enum          |
|         |       |     | declaration without value, the tool will        |
|         |       |     | implicitly assign value to the enum variables.  |
|         |       |     | It also issues the warning for any bitwidth     |
|         |       |     | mismatch that appears in this implicit          |
|         |       |     | assignment.                                     |
|CDFG-567 |Info   |    6|Instantiating Subdesign.                         |
|CDFG-738 |Info   |    1|Common subexpression eliminated.                 |
|CDFG-739 |Info   |    1|Common subexpression kept.                       |
|CDFG-769 |Info   |    6|Identified sum-of-products logic to be optimized |
|         |       |     | during syn_generic.                             |
|CWD-19   |Info   |  224|An implementation was inferred.                  |
|DPOPT-1  |Info   |    1|Optimizing datapath logic.                       |
|DPOPT-2  |Info   |    1|Done optimizing datapath logic.                  |
|DPOPT-3  |Info   |    1|Implementing datapath configurations.            |
|DPOPT-4  |Info   |    1|Done implementing datapath configurations.       |
|DPOPT-6  |Info   |    1|Pre-processed datapath logic.                    |
|ELAB-1   |Info   |    1|Elaborating Design.                              |
|ELAB-2   |Info   |    1|Elaborating Subdesign.                           |
|ELAB-3   |Info   |    1|Done Elaborating Design.                         |
|GLO-46   |Info   |    1|Combinational hierarchical instances are merged. |
|LBR-9    |Warning|    2|Library cell has no output pins defined.         |
|         |       |     |Add the missing output pin(s)                    |
|         |       |     | , then reload the library. Else the library cell|
|         |       |     | will be marked as timing model i.e. unusable.   |
|         |       |     | Timing_model means that the cell does not have  |
|         |       |     | any defined function. If there is no output pin,|
|         |       |     | Genus will mark library cell as unusable i.e.   |
|         |       |     | the attribute 'usable' will be marked to 'false'|
|         |       |     | on the libcell. Therefore, the cell is not used |
|         |       |     | for mapping and it will not be picked up from   |
|         |       |     | the library for synthesis. If you query the     |
|         |       |     | attribute 'unusable_reason' on the libcell;     |
|         |       |     | result will be: 'Library cell has no output     |
|         |       |     | pins.'Note: The message LBR-9 is only for the   |
|         |       |     | logical pins and not for the power_ground pins. |
|         |       |     | Genus will depend upon the output function      |
|         |       |     | defined in the pin group (output pin)           |
|         |       |     | of the cell, to use it for mapping. The pg_pin  |
|         |       |     | will not have any function defined.             |
|LBR-41   |Info   |    1|An output library pin lacks a function attribute.|
|         |       |     |If the remainder of this library cell's semantic |
|         |       |     | checks are successful, it will be considered as |
|         |       |     | a timing-model                                  |
|         |       |     | (because one of its outputs does not have a vali|
|         |       |     | d function.                                     |
|LBR-43   |Warning|    3|Libcell has no area attribute.  Defaulting to 0  |
|         |       |     | area.                                           |
|         |       |     |Specify a valid area value for the libcell.      |
|LBR-155  |Info   |  264|Mismatch in unateness between 'timing_sense'     |
|         |       |     | attribute and the function.                     |
|         |       |     |The 'timing_sense' attribute will be respected.  |
|LBR-161  |Info   |    1|Setting the maximum print count of this message  |
|         |       |     | to 10 if information_level is less than 9.      |
|LBR-162  |Info   |  124|Both 'pos_unate' and 'neg_unate' timing_sense    |
|         |       |     | arcs have been processed.                       |
|         |       |     |Setting the 'timing_sense' to non_unate.         |
|LBR-412  |Info   |    1|Created nominal operating condition.             |
|         |       |     |The nominal operating condition is represented,  |
|         |       |     | either by the nominal PVT values specified in   |
|         |       |     | the library source                              |
|         |       |     | (via nom_process,nom_voltage and nom_temperature|
|         |       |     | respectively)                                   |
|         |       |     | , or by the default PVT values (1.0,1.0,1.0).   |
|LBR-518  |Info   |    1|Missing a function attribute in the output pin   |
|         |       |     | definition.                                     |
|PHYS-129 |Info   |  119|Via with no resistance will have a value of '0.0'|
|         |       |     | assigned for resistance value.                  |
|         |       |     |If this is the expected behavior, this message   |
|         |       |     | can be ignored.                                 |
|PHYS-279 |Warning|    7|Physical cell not defined in library.            |
|         |       |     |Ensure that the proper library files are         |
|         |       |     | available and have been imported.               |
|PHYS-752 |Info   |    1|Partition Based Synthesis execution skipped.     |
|POPT-12  |Info   |    1|Could not find any user created clock-gating     |
|         |       |     | module.                                         |
|         |       |     |Looking for Integrated clock-gating cell in      |
|         |       |     | library.                                        |
|POPT-96  |Info   |    1|One or more cost groups were automatically       |
|         |       |     | created for clock gate enable paths.            |
|         |       |     |This feature can be disabled by setting the      |
|         |       |     | attribute lp_clock_gating_auto_cost_grouping    |
|         |       |     | false.                                          |
|RTLOPT-30|Info   |    7|Accepted resource sharing opportunity.           |
|SDC-201  |Warning|    2|Unsupported SDC command option.                  |
|         |       |     |The current version does not support this SDC    |
|         |       |     | command option.  However, future versions may be|
|         |       |     | enhanced to support this option.                |
|SYNTH-1  |Info   |    1|Synthesizing.                                    |
|TIM-101  |Warning|    1|Replacing existing clock definition.             |
|         |       |     |A new clock has been defined with the same name  |
|         |       |     | as an existing clock.                           |
|TIM-304  |Info   |    1|Replacing an existing timing exception with      |
|         |       |     | another.                                        |
|         |       |     |Existing exception had a name conflict with the  |
|         |       |     | newly created exception. The exception created  |
|         |       |     | at a later time is maintained.                  |
|TIM-1000 |Info   |    1|Multimode clock gating check is disabled.        |
---------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'NanoCPU'...
        Preparing the circuit
          Pruning unused logic
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'R_PC/Q_reg[8]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'R_PC/Q_reg[9]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'R_PC/Q_reg[10]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'R_PC/Q_reg[11]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'R_PC/Q_reg[12]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'R_PC/Q_reg[13]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'R_PC/Q_reg[14]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'R_PC/Q_reg[15]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'R_PC/Q_reg[8]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'R_PC/Q_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'R_PC/Q_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'R_PC/Q_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'R_PC/Q_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'R_PC/Q_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'R_PC/Q_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'R_PC/Q_reg[15]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 8 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'R_PC/Q_reg[8]', 'R_PC/Q_reg[9]', 'R_PC/Q_reg[10]', 'R_PC/Q_reg[11]', 
'R_PC/Q_reg[12]', 'R_PC/Q_reg[13]', 'R_PC/Q_reg[14]', 'R_PC/Q_reg[15]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Inserting clock-gating logic .....
Required integrated clock-gating cells: 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Type of CG               | Library domain | Async CG | Available                                                                                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| latch_posedge_precontrol | _default_      | No       | TLATNTSCAX12LVT TLATNTSCAX16LVT TLATNTSCAX2LVT TLATNTSCAX20LVT TLATNTSCAX3LVT TLATNTSCAX4LVT TLATNTSCAX6LVT TLATNTSCAX8LVT  | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        88		 97%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         3		  3%
Total flip-flops                        91		100%
Total CG Modules                        6
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 12 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 2 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'R_IR/Q_reg[2]', 'R_IR/Q_reg[3]'.
        Done preparing the circuit
          Structuring (delay-based) NanoCPU...
          Done structuring (delay-based) NanoCPU
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
          Structuring (delay-based) logic partition in NanoCPU...
            Starting partial collapsing  cb_part
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in NanoCPU
        Mapping logic partition in NanoCPU...
          Structuring (delay-based) logic partition in NanoCPU...
            Starting partial collapsing  cb_part_175
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in NanoCPU
        Mapping logic partition in NanoCPU...
          Structuring (delay-based) mult_unsigned...
            Starting partial collapsing (xors only) mult_unsigned
            Finished partial collapsing.
            Starting xor partial collapsing mult_unsigned
            Finished xor partial collapsing.
            Starting partial collapsing  mult_unsigned
            Finished partial collapsing.
          Done structuring (delay-based) mult_unsigned
        Mapping component mult_unsigned...
          Structuring (delay-based) addsub_unsigned_460...
            Starting partial collapsing (xors only) addsub_unsigned_460
            Finished partial collapsing.
            Starting partial collapsing  addsub_unsigned_460
            Finished partial collapsing.
          Done structuring (delay-based) addsub_unsigned_460
        Mapping component addsub_unsigned_460...
          Structuring (delay-based) logic partition in Reg16bit_113...
          Done structuring (delay-based) logic partition in Reg16bit_113
        Mapping logic partition in Reg16bit_113...
          Structuring (delay-based) cb_part_176...
            Starting partial collapsing (xors only) cb_part_176
            Finished partial collapsing.
            Starting partial collapsing  cb_part_176
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_176
        Mapping component cb_part_176...
          Structuring (delay-based) logic partition in NanoCPU...
          Done structuring (delay-based) logic partition in NanoCPU
        Mapping logic partition in NanoCPU...
          Structuring (delay-based) logic partition in Reg16bit...
          Done structuring (delay-based) logic partition in Reg16bit
        Mapping logic partition in Reg16bit...
          Structuring (delay-based) logic partition in Reg16bit_112...
          Done structuring (delay-based) logic partition in Reg16bit_112
        Mapping logic partition in Reg16bit_112...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|  Id   |Sev |Count|                     Message Text                     |
---------------------------------------------------------------------------
|GB-6   |Info|    2|A datapath component has been ungrouped.              |
|GLO-12 |Info|    8|Replacing a flip-flop with a logic constant 0.        |
|       |    |     |To prevent this optimization, set the                 |
|       |    |     | 'optimize_constant_0_flops' root attribute to 'false'|
|       |    |     | or 'optimize_constant_0_seq' instance attribute to   |
|       |    |     | 'false'. You can also see the complete list of       |
|       |    |     | deleted sequential with command 'report sequential   |
|       |    |     | -deleted' (on Reason 'constant0').                   |
|GLO-32 |Info|    2|Deleting sequential instances not driving any primary |
|       |    |     | outputs.                                             |
|       |    |     |Optimizations such as constant propagation or         |
|       |    |     | redundancy removal could change the connections so an|
|       |    |     | instance does not drive any primary outputs anymore. |
|       |    |     | To see the list of deleted sequential, set the       |
|       |    |     | 'information_level' attribute to 2 or above. If the  |
|       |    |     | message is truncated set the message attribute       |
|       |    |     | 'truncate' to false to see the complete list.        |
|GLO-45 |Info|    8|Replacing the synchronous part of an always feeding   |
|       |    |     | back flip-flop with a logic constant.                |
|       |    |     |To prevent this optimization, set                     |
|       |    |     | 'optimize_constant_feedback_seqs' root attribute to  |
|       |    |     | 'false'. The instance attribute                      |
|       |    |     | 'optimize_constant_feedback_seq' controls this       |
|       |    |     | optimization.                                        |
|POPT-96|Info|    1|One or more cost groups were automatically created for|
|       |    |     | clock gate enable paths.                             |
|       |    |     |This feature can be disabled by setting the attribute |
|       |    |     | lp_clock_gating_auto_cost_grouping false.            |
---------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'cg_enable_group_ck' target slack:    56 ps
Target path end-point (Pin: r3/RC_CG_HIER_INST0/RC_CGIC_INST/E (TLATNTSCAX2LVT/E))

       Pin                        Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock ck)            <<<    launch                               0 R 
cb_seqi
  state_reg[1]/clk                                                    
  state_reg[1]/q      (u)    unmapped_d_flop         7  5.6           
cb_seqi/g1271_in_1 
cb_parti1405/cb_seqi_g1271_in_1 
  g3288/in_1                                                          
  g3288/z             (u)    unmapped_complex2       2  1.6           
  g3240/in_0                                                          
  g3240/z             (u)    unmapped_or2           37 29.6           
  g3215/in_0                                                          
  g3215/z             (u)    unmapped_complex2       1  0.8           
  g3131/in_1                                                          
  g3131/z             (u)    unmapped_nand2          2  1.6           
  g3054/in_1                                                          
  g3054/z             (u)    unmapped_nand2          2  1.6           
  g3320/in_0                                                          
  g3320/z             (u)    unmapped_complex2       1  1.9           
cb_parti1405/r3_we 
r3/we 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2LVT                           
    RC_CGIC_INST/CK          setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ck)                   capture                           2000 R 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'cg_enable_group_ck' (path_group 'cg_enable_group_ck')
Start-point  : cb_seqi/state_reg[1]/clk
End-point    : r3/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1501ps.
 
Cost Group 'ck' target slack:    57 ps
Target path end-point (Pin: r0/Q_reg[15]/d)

      Pin                   Type          Fanout Load Arrival   
                                                 (fF)   (ps)    
----------------------------------------------------------------
(clock ck)        <<<  launch                               0 R 
R_IR
  cb_seqi
    Q_reg[13]/clk                                               
    Q_reg[13]/q   (u)  unmapped_d_flop         6  4.8           
  cb_seqi/Q[11] 
R_IR/Q[13] 
cb_parti1404/R_IR_Q[1] 
  g1532/in_1                                                    
  g1532/z         (u)  unmapped_or2            3  2.4           
  g1529/in_0                                                    
  g1529/z         (u)  unmapped_nand2          2  1.6           
  g1526/in_0                                                    
  g1526/z         (u)  unmapped_complex2       1  0.8           
  g1523/in_1                                                    
  g1523/z         (u)  unmapped_nand2          1  0.8           
  g1519/in_1                                                    
  g1519/z         (u)  unmapped_complex2      17 13.6           
  g1518/in_1                                                    
  g1518/z         (u)  unmapped_nand2         16 12.8           
  g1491/in_0                                                    
  g1491/z         (u)  unmapped_complex2       1  0.8           
  g1486/in_1                                                    
  g1486/z         (u)  unmapped_nand2          2  1.6           
cb_parti1404/sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_B[0] 
sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34/B[0] 
  g783/in_1                                                     
  g783/z          (u)  unmapped_complex2       1  0.8           
  g784/in_1                                                     
  g784/z          (u)  unmapped_nand2          3  2.4           
  g731/in_1                                                     
  g731/z          (u)  unmapped_nand2          1  0.8           
  g693/in_0                                                     
  g693/z          (u)  unmapped_nand2          3  2.4           
  g685/in_1                                                     
  g685/z          (u)  unmapped_nand2          1  0.8           
  g684/in_0                                                     
  g684/z          (u)  unmapped_nand2          3  2.4           
  g678/in_1                                                     
  g678/z          (u)  unmapped_nand2          1  0.8           
  g677/in_1                                                     
  g677/z          (u)  unmapped_nand2          3  2.4           
  g672/in_1                                                     
  g672/z          (u)  unmapped_nand2          1  0.8           
  g670/in_0                                                     
  g670/z          (u)  unmapped_nand2          4  3.2           
  g669/in_0                                                     
  g669/z          (u)  unmapped_complex2       1  0.8           
  g663/in_1                                                     
  g663/z          (u)  unmapped_complex2       3  2.4           
  g659/in_1                                                     
  g659/z          (u)  unmapped_nand2          1  0.8           
  g655/in_1                                                     
  g655/z          (u)  unmapped_nand2          3  2.4           
  g651/in_0                                                     
  g651/z          (u)  unmapped_nand2          1  0.8           
  g650/in_1                                                     
  g650/z          (u)  unmapped_nand2          4  3.2           
  g648/in_1                                                     
  g648/z          (u)  unmapped_complex2       2  1.6           
  g642/in_0                                                     
  g642/z          (u)  unmapped_or2            1  0.8           
  g634/in_1                                                     
  g634/z          (u)  unmapped_complex2       4  3.2           
  g633/in_1                                                     
  g633/z          (u)  unmapped_complex2       1  0.8           
  g624/in_1                                                     
  g624/z          (u)  unmapped_complex2       3  2.4           
  g616/in_0                                                     
  g616/z          (u)  unmapped_nand2          1  0.8           
  g615/in_1                                                     
  g615/z          (u)  unmapped_nand2          2  1.6           
  g613/in_0                                                     
  g613/z          (u)  unmapped_or2            1  0.8           
  g614/in_1                                                     
  g614/z          (u)  unmapped_nand2          1  0.8           
sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34/Z[15] 
cb_parti1405/sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_Z[15] 
  g3295/in_0                                                    
  g3295/z         (u)  unmapped_nand2          1  0.8           
  g3061/in_1                                                    
  g3061/z         (u)  unmapped_complex2       1  0.8           
  g3028/in_0                                                    
  g3028/z         (u)  unmapped_complex2       2  2.5           
  g2996/in_1                                                    
  g2996/z         (u)  unmapped_nand2          1  0.8           
  g2975/in_0                                                    
  g2975/z         (u)  unmapped_nand2          4  3.2           
cb_parti1405/r0_D[15] 
r0/D[15] 
  mux_ctl_0xi/D[15] 
    Q_reg[15]/d   <<<  unmapped_d_flop                          
    Q_reg[15]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ck)             capture                           2000 R 
                       uncertainty                              
----------------------------------------------------------------
Cost Group   : 'ck' (path_group 'ck')
Start-point  : R_IR/cb_seqi/Q_reg[13]/clk
End-point    : r0/mux_ctl_0xi/Q_reg[15]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1094ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    89        100.0
Excluded from State Retention      89        100.0
    - Will not convert             89        100.0
      - Preserved                   0          0.0
      - Power intent excluded      89        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

        Computing net loads.
Warning : Automatic CG test connection in generic has been forced on. [POPT-701]
        : Running automatic CG test connection in generic.
        : This feature has been deprecated. It will fully uniquify the design which may impact runtime. This feature will be removed in the next release.
        Connect DFT for clock-gating logic
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design NanoCPU, as 'lp_clock_gating_test_signal' is not set.
        : Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.
PBS_Generic_Opt-Post - Elapsed_Time 5, CPU_Time 6.439131
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:14) |  00:00:06(00:00:06) | 100.0(100.0) |   14:44:30 (Dec17) |   1.00 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:14) |  00:00:06(00:00:06) | 100.0( 85.7) |   14:44:30 (Dec17) |   1.00 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:01) |   0.0( 14.3) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Starting post syn_generic ultra-effort Boolean optimization
Redundancy removal succeeded.
Done post syn_generic ultra-effort Boolean optimization (0.00 cpu seconds) (0.00 elapsed cpu seconds)
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'NanoCPU' to generic gates.
        Computing net loads.
EarlyCg clean up, version 4
[Clock Gating] Simplifying datapath in light of clock gating ...
[Clock Gating] Simplifying datapath in light of clock gating done. (0 s.)
[Clock Gating] Declone clock gates (post_gen) ...
  Decloning clock-gating logic from design:NanoCPU
Clock-Gating declone Status
===========================
Total number of Synthesis inserted clock-gating instances before: 6
Total number of Synthesis inserted clock-gating instances after : 6
Total number of clock-gating instances before: 6
Total number of clock-gating instances after : 6
[Clock Gating] Declone clock gates (post_gen) done. (0 s.)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   power_ecg_cleanup
PBS_Generic-earlyCG_cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-earlyCG_cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:14) |  00:00:06(00:00:06) | 100.0( 85.7) |   14:44:30 (Dec17) |   1.00 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:01) |   0.0( 14.3) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(run_logical_synthesis.tcl) 63:     syn_map
#------------------------------------------------------------------------------------
# Root attributes for category: opt
#------------------------------------------------------------------------------------
# Feature                           | Attribute                | Value            
#------------------------------------------------------------------------------------
# Power optimization effort         | design_power_effort      | none (default)   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false (default)  
#------------------------------------------------------------------------------------

##Generic Timing Info: typical gate delay   24.4 ps   std_slew:    3.7 ps   std_load:  0.8 fF  for library domain _default_
Mapping ChipWare ICG instances in NanoCPU
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'NanoCPU' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:14) |  00:00:06(00:00:06) | 100.0( 85.7) |   14:44:30 (Dec17) |   1.00 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:01) |   0.0( 14.3) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:14) |  00:00:06(00:00:06) | 100.0( 85.7) |   14:44:30 (Dec17) |   1.00 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:01) |   0.0( 14.3) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

              Enable datapath components refolding ...
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'NanoCPU'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) NanoCPU...
          Done structuring (delay-based) NanoCPU
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
          Structuring (delay-based) cb_part...
          Done structuring (delay-based) cb_part
        Mapping component cb_part...
          Structuring (delay-based) mult_unsigned...
          Done structuring (delay-based) mult_unsigned
        Mapping component mult_unsigned...
          Structuring (delay-based) addsub_unsigned_460...
          Done structuring (delay-based) addsub_unsigned_460
        Mapping component addsub_unsigned_460...
          Structuring (delay-based) cb_part_185...
          Done structuring (delay-based) cb_part_185
        Mapping component cb_part_185...
          Structuring (delay-based) logic partition in Reg16bit_114...
          Done structuring (delay-based) logic partition in Reg16bit_114
        Mapping logic partition in Reg16bit_114...
          Structuring (delay-based) logic partition in Reg16bit_115...
          Done structuring (delay-based) logic partition in Reg16bit_115
        Mapping logic partition in Reg16bit_115...
          Structuring (delay-based) logic partition in NanoCPU...
          Done structuring (delay-based) logic partition in NanoCPU
        Mapping logic partition in NanoCPU...
          Structuring (delay-based) logic partition in Reg16bit_112...
          Done structuring (delay-based) logic partition in Reg16bit_112
        Mapping logic partition in Reg16bit_112...
          Structuring (delay-based) logic partition in Reg16bit...
          Done structuring (delay-based) logic partition in Reg16bit
        Mapping logic partition in Reg16bit...
          Structuring (delay-based) logic partition in Reg16bit_116...
          Done structuring (delay-based) logic partition in Reg16bit_116
        Mapping logic partition in Reg16bit_116...
 
Global mapping target info
==========================
Cost Group 'cg_enable_group_ck' target slack:    56 ps
Target path end-point (Pin: r3/RC_CG_HIER_INST0/RC_CGIC_INST/E (TLATNTSCAX2LVT/E))

       Pin                        Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock ck)            <<<    launch                               0 R 
cb_seqi
  state_reg[2]/clk                                                    
  state_reg[2]/q      (u)    unmapped_d_flop         5  4.0           
cb_seqi/g2270_in_0 
cb_parti3358/cb_seqi_g2270_in_0 
  g3322/in_1                                                          
  g3322/z             (u)    unmapped_complex2       2  1.6           
  g3274/in_0                                                          
  g3274/z             (u)    unmapped_or2           37 29.6           
  g3251/in_1                                                          
  g3251/z             (u)    unmapped_complex2       1  0.8           
  g3167/in_1                                                          
  g3167/z             (u)    unmapped_nand2          2  1.6           
  g3090/in_1                                                          
  g3090/z             (u)    unmapped_nand2          2  1.6           
  g3372/in_0                                                          
  g3372/z             (u)    unmapped_complex2       1  1.9           
cb_parti3358/r3_we 
r3/we 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2LVT                           
    RC_CGIC_INST/CK          setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ck)                   capture                           2000 R 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'cg_enable_group_ck' (path_group 'cg_enable_group_ck')
Start-point  : cb_seqi/state_reg[2]/clk
End-point    : r3/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1501ps.
 
Cost Group 'ck' target slack:    57 ps
Target path end-point (Pin: r3/Q_reg[15]/d)

      Pin                   Type          Fanout Load Arrival   
                                                 (fF)   (ps)    
----------------------------------------------------------------
(clock ck)        <<<  launch                               0 R 
R_IR
  Q_reg[14]/clk                                                 
  Q_reg[14]/q     (u)  unmapped_d_flop         9  7.2           
R_IR/Q[14] 
cb_parti/R_IR_Q[6] 
  g1532/in_0                                                    
  g1532/z         (u)  unmapped_or2            5  4.0           
  g1529/in_0                                                    
  g1529/z         (u)  unmapped_nand2          2  1.6           
  g1526/in_1                                                    
  g1526/z         (u)  unmapped_complex2       1  0.8           
  g1523/in_1                                                    
  g1523/z         (u)  unmapped_nand2          1  0.8           
  g1519/in_1                                                    
  g1519/z         (u)  unmapped_complex2      17 13.6           
  g1518/in_1                                                    
  g1518/z         (u)  unmapped_nand2         16 12.8           
  g1491/in_1                                                    
  g1491/z         (u)  unmapped_complex2       1  0.8           
  g1486/in_1                                                    
  g1486/z         (u)  unmapped_nand2          2  1.6           
cb_parti/sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_B[0] 
sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34/B[0] 
  g783/in_0                                                     
  g783/z          (u)  unmapped_complex2       1  0.8           
  g784/in_1                                                     
  g784/z          (u)  unmapped_nand2          3  2.4           
  g731/in_1                                                     
  g731/z          (u)  unmapped_nand2          1  0.8           
  g693/in_0                                                     
  g693/z          (u)  unmapped_nand2          3  2.4           
  g685/in_1                                                     
  g685/z          (u)  unmapped_nand2          1  0.8           
  g684/in_0                                                     
  g684/z          (u)  unmapped_nand2          3  2.4           
  g678/in_1                                                     
  g678/z          (u)  unmapped_nand2          1  0.8           
  g677/in_1                                                     
  g677/z          (u)  unmapped_nand2          3  2.4           
  g672/in_1                                                     
  g672/z          (u)  unmapped_nand2          1  0.8           
  g670/in_0                                                     
  g670/z          (u)  unmapped_nand2          4  3.2           
  g669/in_0                                                     
  g669/z          (u)  unmapped_complex2       1  0.8           
  g663/in_0                                                     
  g663/z          (u)  unmapped_complex2       3  2.4           
  g659/in_1                                                     
  g659/z          (u)  unmapped_nand2          1  0.8           
  g655/in_1                                                     
  g655/z          (u)  unmapped_nand2          3  2.4           
  g651/in_0                                                     
  g651/z          (u)  unmapped_nand2          1  0.8           
  g650/in_1                                                     
  g650/z          (u)  unmapped_nand2          4  3.2           
  g648/in_0                                                     
  g648/z          (u)  unmapped_complex2       2  1.6           
  g642/in_0                                                     
  g642/z          (u)  unmapped_or2            1  0.8           
  g634/in_0                                                     
  g634/z          (u)  unmapped_complex2       4  3.2           
  g633/in_0                                                     
  g633/z          (u)  unmapped_complex2       1  0.8           
  g624/in_0                                                     
  g624/z          (u)  unmapped_complex2       3  2.4           
  g616/in_0                                                     
  g616/z          (u)  unmapped_nand2          1  0.8           
  g615/in_1                                                     
  g615/z          (u)  unmapped_nand2          2  1.6           
  g613/in_0                                                     
  g613/z          (u)  unmapped_or2            1  0.8           
  g614/in_1                                                     
  g614/z          (u)  unmapped_nand2          1  0.8           
sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34/Z[15] 
cb_parti3358/sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_Z[15] 
  g3329/in_0                                                    
  g3329/z         (u)  unmapped_nand2          1  0.8           
  g3097/in_1                                                    
  g3097/z         (u)  unmapped_complex2       1  0.8           
  g3068/in_0                                                    
  g3068/z         (u)  unmapped_complex2       2  2.5           
  g3040/in_1                                                    
  g3040/z         (u)  unmapped_nand2          1  0.8           
  g3019/in_0                                                    
  g3019/z         (u)  unmapped_nand2          4  3.2           
cb_parti3358/r0_D[15] 
r3/D[15] 
  mux_ctl_0xi/D[15] 
    Q_reg[15]/d   <<<  unmapped_d_flop                          
    Q_reg[15]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ck)             capture                           2000 R 
                       uncertainty                              
----------------------------------------------------------------
Cost Group   : 'ck' (path_group 'ck')
Start-point  : R_IR/Q_reg[14]/clk
End-point    : r3/mux_ctl_0xi/Q_reg[15]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1122ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 12 CPUs usable)
          Restructuring (delay-based) logic partition in Reg16bit...
          Done restructuring (delay-based) logic partition in Reg16bit
        Optimizing logic partition in Reg16bit...
          Restructuring (delay-based) logic partition in Reg16bit_116...
          Done restructuring (delay-based) logic partition in Reg16bit_116
        Optimizing logic partition in Reg16bit_116...
          Restructuring (delay-based) logic partition in Reg16bit_114...
          Done restructuring (delay-based) logic partition in Reg16bit_114
        Optimizing logic partition in Reg16bit_114...
          Restructuring (delay-based) logic partition in Reg16bit_115...
          Done restructuring (delay-based) logic partition in Reg16bit_115
        Optimizing logic partition in Reg16bit_115...
          Restructuring (delay-based) logic partition in NanoCPU...
          Done restructuring (delay-based) logic partition in NanoCPU
        Optimizing logic partition in NanoCPU...
          Restructuring (delay-based) logic partition in Reg16bit_112...
          Done restructuring (delay-based) logic partition in Reg16bit_112
        Optimizing logic partition in Reg16bit_112...
          Restructuring (delay-based) cb_part_185...
          Done restructuring (delay-based) cb_part_185
        Optimizing component cb_part_185...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
        Pre-mapped Exploration for mult_unsigned 'very_fast' (slack=679, area=721)...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
        Early Area Reclamation for mult_unsigned 'very_fast' (slack=679, area=721)...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) addsub_unsigned_460...
          Done restructuring (delay-based) addsub_unsigned_460
        Optimizing component addsub_unsigned_460...
        Early Area Reclamation for addsub_unsigned_460 'very_fast' (slack=720, area=128)...
          Restructuring (delay-based) addsub_unsigned...
          Done restructuring (delay-based) addsub_unsigned
        Optimizing component addsub_unsigned...
          Restructuring (delay-based) addsub_unsigned...
          Done restructuring (delay-based) addsub_unsigned
        Optimizing component addsub_unsigned...
          Restructuring (delay-based) cb_part...
          Done restructuring (delay-based) cb_part
        Optimizing component cb_part...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
       Pin                       Type        Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock ck)                   launch                                       0 R 
cb_seqi
  state_reg[1]/CK                                           0    +0       0 R 
  state_reg[1]/Q             DFFRHQX1LVT          7  8.6   51   +67      67 R 
cb_seqi/g2295_in_0 
cb_parti3358/cb_seqi_g2295_in_0 
  g4609/AN                                                       +0      67   
  g4609/Y                    NOR2BX1LVT           2  3.3   44   +37     104 R 
  g4590/B                                                        +0     104   
  g4590/Y                    AND2X2LVT           19 28.9   88   +76     179 R 
  g4577/A                                                        +0     179   
  g4577/Y                    INVX1LVT             1  2.1   28   +28     207 F 
  g4571/B0                                                       +0     207   
  g4571/Y                    OAI21X1LVT           2  3.6   50   +21     229 R 
  g4542/A                                                        +0     229   
  g4542/Y                    NAND2X1LVT           2  3.4   40   +34     262 F 
  g4512/B                                                        +0     262   
  g4512/Y                    NOR2X1LVT            1  1.9   30   +26     288 R 
cb_parti3358/r3_we 
r3/we 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2LVT                      +0     288   
    RC_CGIC_INST/CK          setup                          0   +15     303 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ck)                   capture                                   2000 R 
                             uncertainty                       -100    1900 R 
------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_ck' (path_group 'cg_enable_group_ck')
Timing slack :    1597ps 
Start-point  : cb_seqi/state_reg[1]/CK
End-point    : r3/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

      Pin                Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock ck)            launch                                     0 R 
R_IR
  Q_reg[14]/CK                                     0    +0       0 R 
  Q_reg[14]/Q         DFFRHQX1LVT        9 11.6   59   +70      70 F 
R_IR/Q[14] 
cb_parti/R_IR_Q[6] 
  g4690/B                                               +0      70   
  g4690/Y             NOR2X1LVT          2  4.0   54   +42     112 R 
  g4683/B0                                              +0     112   
  g4683/Y             AOI21X1LVT         1  2.2   39   +22     134 F 
  g4596/B                                               +0     134   
  g4596/Y             XNOR2X1LVT         1  1.9   14   +33     167 R 
  g4593/B0                                              +0     167   
  g4593/Y             AO21X2LVT         17 24.1   75   +56     222 R 
  g4592/A                                               +0     222   
  g4592/Y             AND2X1LVT         15 17.9  103   +81     303 R 
  g4575/A0N                                             +0     303   
  g4575/Y             OAI2BB1X1LVT       1  2.3   27   +36     340 R 
cb_parti/sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_B[0] 
sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34/B[0] 
  g495/B                                                +0     340   
  g495/Y              XNOR2X1LVT         1  2.4   16   +30     370 F 
  g493/CI                                               +0     370   
  g493/CO             ADDFX1LVT          1  2.4   19   +39     409 F 
  g492/CI                                               +0     409   
  g492/CO             ADDFX1LVT          1  2.4   18   +40     449 F 
  g491/CI                                               +0     449   
  g491/CO             ADDFX1LVT          1  2.4   18   +40     489 F 
  g490/CI                                               +0     489   
  g490/CO             ADDFX1LVT          1  2.4   18   +40     528 F 
  g489/CI                                               +0     528   
  g489/CO             ADDFX1LVT          1  2.4   18   +40     568 F 
  g488/CI                                               +0     568   
  g488/CO             ADDFX1LVT          1  2.4   18   +40     608 F 
  g487/CI                                               +0     608   
  g487/CO             ADDFX1LVT          1  2.4   18   +40     648 F 
  g486/CI                                               +0     648   
  g486/CO             ADDFX1LVT          1  2.4   18   +40     687 F 
  g485/CI                                               +0     687   
  g485/CO             ADDFX1LVT          1  2.4   18   +40     727 F 
  g484/CI                                               +0     727   
  g484/CO             ADDFX1LVT          1  2.4   18   +40     767 F 
  g483/CI                                               +0     767   
  g483/CO             ADDFX1LVT          1  2.4   18   +40     806 F 
  g482/CI                                               +0     806   
  g482/CO             ADDFX1LVT          1  2.4   18   +40     846 F 
  g481/CI                                               +0     846   
  g481/CO             ADDFX1LVT          1  2.4   18   +40     886 F 
  g480/CI                                               +0     886   
  g480/CO             ADDFX1LVT          1  2.4   18   +40     925 F 
  g479/CI                                               +0     925   
  g479/CO             ADDFX1LVT          1  2.2   17   +39     964 F 
  g478/B                                                +0     964   
  g478/Y              XNOR2X1LVT         1  2.0   13   +29     993 F 
sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34/Z[15] 
cb_parti3358/sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_Z[15] 
  g4545/C1                                              +0     993   
  g4545/Y             AOI222X1LVT        1  2.2   68   +36    1030 R 
  g4521/B0                                              +0    1030   
  g4521/Y             OAI2BB1X1LVT       2  2.8   37   +35    1064 F 
  g4495/A                                               +0    1064   
  g4495/Y             MX2X1LVT           4  5.6   32   +45    1109 F 
cb_parti3358/r0_D[15] 
r0/D[15] 
  mux_ctl_0xi/D[15] 
    Q_reg[15]/D  <<<  DFFRHQX1LVT                       +0    1109   
    Q_reg[15]/CK      setup                        0   +10    1119 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ck)            capture                                 2000 R 
                      uncertainty                     -100    1900 R 
---------------------------------------------------------------------
Cost Group   : 'ck' (path_group 'ck')
Timing slack :     781ps 
Start-point  : R_IR/Q_reg[14]/CK
End-point    : r0/mux_ctl_0xi/Q_reg[15]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 3003        0 

            Cost Group            Target    Slack    Diff.  Constr.
-------------------------------------------------------------------
    cg_enable_group_ck                56     1597              2000 
                    ck                57      781              2000 

 
Global incremental target info
==============================
Cost Group 'cg_enable_group_ck' target slack:    38 ps
Target path end-point (Pin: r0/RC_CG_HIER_INST0/RC_CGIC_INST/E (TLATNTSCAX2LVT/E))

       Pin                       Type        Fanout Load Arrival   
                                                    (fF)   (ps)    
-------------------------------------------------------------------
(clock ck)            <<<    launch                            0 R 
cb_seqi
  state_reg[1]/CK                                                  
  state_reg[1]/Q             DFFRHQX1LVT          7  8.6           
cb_seqi/g2295_in_0 
cb_parti3358/cb_seqi_g2295_in_0 
  g4609/AN                                                         
  g4609/Y                    NOR2BX1LVT           2  3.3           
  g4590/B                                                          
  g4590/Y                    AND2X2LVT           19 28.9           
  g4577/A                                                          
  g4577/Y                    INVX1LVT             1  2.1           
  g4571/B0                                                         
  g4571/Y                    OAI21X1LVT           2  3.6           
  g4543/A                                                          
  g4543/Y                    NAND2X1LVT           2  3.4           
  g4514/B                                                          
  g4514/Y                    NOR2X1LVT            1  1.9           
cb_parti3358/r0_we 
r0/we 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2LVT                        
    RC_CGIC_INST/CK          setup                                 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ck)                   capture                        2000 R 
                             uncertainty                           
-------------------------------------------------------------------
Cost Group   : 'cg_enable_group_ck' (path_group 'cg_enable_group_ck')
Start-point  : cb_seqi/state_reg[1]/CK
End-point    : r0/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

The global mapper estimates a slack for this path of 1353ps.
 
Cost Group 'ck' target slack:    38 ps
Target path end-point (Pin: r3/Q_reg[15]/D (DFFRHQX1LVT/D))

      Pin                Type       Fanout Load Arrival   
                                           (fF)   (ps)    
----------------------------------------------------------
(clock ck)       <<<  launch                          0 R 
R_IR
  Q_reg[14]/CK                                            
  Q_reg[14]/Q         DFFRHQX1LVT        9 11.6           
R_IR/Q[14] 
cb_parti/R_IR_Q[6] 
  g4690/B                                                 
  g4690/Y             NOR2X1LVT          2  4.0           
  g4683/B0                                                
  g4683/Y             AOI21X1LVT         1  2.2           
  g4596/B                                                 
  g4596/Y             XNOR2X1LVT         1  1.9           
  g4593/B0                                                
  g4593/Y             AO21X2LVT         17 24.1           
  g4592/A                                                 
  g4592/Y             AND2X1LVT         15 17.9           
  g4575/A0N                                               
  g4575/Y             OAI2BB1X1LVT       1  2.3           
cb_parti/sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_B[0] 
sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34/B[0] 
  g495/B                                                  
  g495/Y              XNOR2X1LVT         1  2.4           
  g493/CI                                                 
  g493/CO             ADDFX1LVT          1  2.4           
  g492/CI                                                 
  g492/CO             ADDFX1LVT          1  2.4           
  g491/CI                                                 
  g491/CO             ADDFX1LVT          1  2.4           
  g490/CI                                                 
  g490/CO             ADDFX1LVT          1  2.4           
  g489/CI                                                 
  g489/CO             ADDFX1LVT          1  2.4           
  g488/CI                                                 
  g488/CO             ADDFX1LVT          1  2.4           
  g487/CI                                                 
  g487/CO             ADDFX1LVT          1  2.4           
  g486/CI                                                 
  g486/CO             ADDFX1LVT          1  2.4           
  g485/CI                                                 
  g485/CO             ADDFX1LVT          1  2.4           
  g484/CI                                                 
  g484/CO             ADDFX1LVT          1  2.4           
  g483/CI                                                 
  g483/CO             ADDFX1LVT          1  2.4           
  g482/CI                                                 
  g482/CO             ADDFX1LVT          1  2.4           
  g481/CI                                                 
  g481/CO             ADDFX1LVT          1  2.4           
  g480/CI                                                 
  g480/CO             ADDFX1LVT          1  2.4           
  g479/CI                                                 
  g479/CO             ADDFX1LVT          1  2.2           
  g478/B                                                  
  g478/Y              XNOR2X1LVT         1  2.0           
sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34/Z[15] 
cb_parti3358/sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_Z[15] 
  g4545/C1                                                
  g4545/Y             AOI222X1LVT        1  2.2           
  g4521/B0                                                
  g4521/Y             OAI2BB1X1LVT       2  2.8           
  g4495/A                                                 
  g4495/Y             MX2X1LVT           4  5.6           
cb_parti3358/r0_D[15] 
r3/D[15] 
  mux_ctl_0xi/D[15] 
    Q_reg[15]/D  <<<  DFFRHQX1LVT                         
    Q_reg[15]/CK      setup                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ck)            capture                      2000 R 
                      uncertainty                         
----------------------------------------------------------
Cost Group   : 'ck' (path_group 'ck')
Start-point  : R_IR/Q_reg[14]/CK
End-point    : r3/mux_ctl_0xi/Q_reg[15]/D

The global mapper estimates a slack for this path of 700ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
       Pin                       Type        Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock ck)                   launch                                       0 R 
cb_seqi
  state_reg[1]/CK                                           0    +0       0 R 
  state_reg[1]/Q             DFFRHQX1LVT          7  8.6   51   +67      67 R 
cb_seqi/g2295_in_0 
cb_parti3358/cb_seqi_g2295_in_0 
  g4609/AN                                                       +0      67   
  g4609/Y                    NOR2BX1LVT           2  3.3   45   +37     104 R 
  g4590/B                                                        +0     104   
  g4590/Y                    AND2X1LVT           19 28.9  165  +111     215 R 
  g4577/A                                                        +0     215   
  g4577/Y                    INVX1LVT             1  2.1   44   +45     260 F 
  g4571/B0                                                       +0     260   
  g4571/Y                    OAI21X1LVT           2  3.5   49   +24     284 R 
  g2/B                                                           +0     284   
  g2/Y                       NAND2BX1LVT          2  3.4   42   +34     318 F 
  g4513/B                                                        +0     318   
  g4513/Y                    NOR2X1LVT            1  1.9   30   +26     344 R 
cb_parti3358/r2_we 
r2/we 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2LVT                      +0     344   
    RC_CGIC_INST/CK          setup                          0   +15     359 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ck)                   capture                                   2000 R 
                             uncertainty                       -100    1900 R 
------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_ck' (path_group 'cg_enable_group_ck')
Timing slack :    1541ps 
Start-point  : cb_seqi/state_reg[1]/CK
End-point    : r2/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

      Pin                Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock ck)            launch                                     0 R 
R_IR
  Q_reg[14]/CK                                     0    +0       0 R 
  Q_reg[14]/Q         DFFRHQX1LVT        9 11.6   59   +70      70 F 
R_IR/Q[14] 
cb_parti/R_IR_Q[6] 
  g4690/B                                               +0      70   
  g4690/Y             NOR2X1LVT          2  3.4   48   +39     109 R 
  g4683/B0                                              +0     109   
  g4683/Y             AOI21X1LVT         1  2.2   39   +20     129 F 
  g4596/B                                               +0     129   
  g4596/Y             XNOR2X1LVT         1  1.9   14   +33     162 R 
  g4593/B0                                              +0     162   
  g4593/Y             AO21X1LVT         17 24.1  138   +87     250 R 
  g4592/A                                               +0     250   
  g4592/Y             AND2X1LVT         15 17.3  100   +87     336 R 
  g4575/A0N                                             +0     336   
  g4575/Y             OAI2BB1X1LVT       1  2.3   27   +36     373 R 
cb_parti/sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_B[0] 
sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34/B[0] 
  g495/B                                                +0     373   
  g495/Y              XNOR2X1LVT         1  2.4   16   +30     403 F 
  g493/CI                                               +0     403   
  g493/CO             ADDFX1LVT          1  2.4   19   +39     442 F 
  g492/CI                                               +0     442   
  g492/CO             ADDFX1LVT          1  2.4   18   +40     482 F 
  g491/CI                                               +0     482   
  g491/CO             ADDFX1LVT          1  2.4   18   +40     522 F 
  g490/CI                                               +0     522   
  g490/CO             ADDFX1LVT          1  2.4   18   +40     561 F 
  g489/CI                                               +0     561   
  g489/CO             ADDFX1LVT          1  2.4   18   +40     601 F 
  g488/CI                                               +0     601   
  g488/CO             ADDFX1LVT          1  2.4   18   +40     641 F 
  g487/CI                                               +0     641   
  g487/CO             ADDFX1LVT          1  2.4   18   +40     680 F 
  g486/CI                                               +0     680   
  g486/CO             ADDFX1LVT          1  2.4   18   +40     720 F 
  g485/CI                                               +0     720   
  g485/CO             ADDFX1LVT          1  2.4   18   +40     760 F 
  g484/CI                                               +0     760   
  g484/CO             ADDFX1LVT          1  2.4   18   +40     800 F 
  g483/CI                                               +0     800   
  g483/CO             ADDFX1LVT          1  2.4   18   +40     839 F 
  g482/CI                                               +0     839   
  g482/CO             ADDFX1LVT          1  2.4   18   +40     879 F 
  g481/CI                                               +0     879   
  g481/CO             ADDFX1LVT          1  2.4   18   +40     919 F 
  g480/CI                                               +0     919   
  g480/CO             ADDFX1LVT          1  2.4   18   +40     958 F 
  g479/CI                                               +0     958   
  g479/CO             ADDFX1LVT          1  2.2   17   +39     998 F 
  g478/B                                                +0     998   
  g478/Y              XNOR2X1LVT         1  2.0   13   +29    1026 F 
sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34/Z[15] 
cb_parti3358/sub_94_34_Y_sub_91_34_Y_add_96_35_Y_add_93_34_Z[15] 
  g4545/C1                                              +0    1026   
  g4545/Y             AOI222X1LVT        1  2.2   72   +36    1062 R 
  g4521/B0                                              +0    1062   
  g4521/Y             OAI2BB1X1LVT       2  2.8   37   +36    1098 F 
  g4495/A                                               +0    1098   
  g4495/Y             MX2X1LVT           4  5.6   32   +45    1143 F 
cb_parti3358/r0_D[15] 
r0/D[15] 
  mux_ctl_0xi/D[15] 
    Q_reg[15]/D  <<<  DFFRHQX1LVT                       +0    1143   
    Q_reg[15]/CK      setup                        0   +10    1153 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ck)            capture                                 2000 R 
                      uncertainty                     -100    1900 R 
---------------------------------------------------------------------
Cost Group   : 'ck' (path_group 'ck')
Timing slack :     747ps 
Start-point  : R_IR/Q_reg[14]/CK
End-point    : r0/mux_ctl_0xi/Q_reg[15]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|   Id   |  Sev  |Count|                   Message Text                   |
---------------------------------------------------------------------------
|PA-7    |Info   |   20|Resetting power analysis results.                 |
|        |       |     |All computed switching activities are removed.    |
|PHYS-752|Info   |    1|Partition Based Synthesis execution skipped.      |
|POPT-701|Warning|    1|Automatic CG test connection in generic has been  |
|        |       |     | forced on.                                       |
|        |       |     |This feature has been deprecated. It will fully   |
|        |       |     | uniquify the design which may impact runtime.    |
|        |       |     | This feature will be removed in the next release.|
|POPT-703|Info   |    1|Attribute 'lp_clock_gating_test_signal' is not    |
|        |       |     | set.                                             |
|        |       |     |Indicate which test signal to use by setting the  |
|        |       |     | attribute 'lp_clock_gating_test_signal'.         |
|SYNTH-2 |Info   |    1|Done synthesizing.                                |
|SYNTH-4 |Info   |    1|Mapping.                                          |
---------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                2962        0 

            Cost Group            Target    Slack    Diff.  Constr.
-------------------------------------------------------------------
    cg_enable_group_ck                38     1541              2000 
                    ck                38      747              2000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    89        100.0
Excluded from State Retention      89        100.0
    - Will not convert             89        100.0
      - Preserved                   0          0.0
      - Power intent excluded      89        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 6, CPU_Time 6.6429480000000005
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:14) |  00:00:06(00:00:06) |  49.2( 46.2) |   14:44:30 (Dec17) |   1.00 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:01) |   0.0(  7.7) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:21) |  00:00:06(00:00:06) |  50.8( 46.2) |   14:44:37 (Dec17) |  998.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/NanoCPU/fv_map.fv.json' for netlist 'fv/NanoCPU/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/NanoCPU/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/NanoCPU/rtl_to_fv_map.do'.
        : RTL names flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.9984280000000005
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:14) |  00:00:06(00:00:06) |  45.7( 42.9) |   14:44:30 (Dec17) |   1.00 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:01) |   0.0(  7.1) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:21) |  00:00:06(00:00:06) |  47.2( 42.9) |   14:44:37 (Dec17) |  998.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:22) |  00:00:00(00:00:01) |   7.1(  7.1) |   14:44:38 (Dec17) |  998.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Automatic CG test connection in generic has been forced on. [POPT-701]
        : Running automatic CG test connection in map.
        Connect DFT for clock-gating logic
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design NanoCPU, as 'lp_clock_gating_test_signal' is not set.
        Computing net loads.
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0033759999999993795
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:14) |  00:00:06(00:00:06) |  45.7( 42.9) |   14:44:30 (Dec17) |   1.00 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:01) |   0.0(  7.1) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:21) |  00:00:06(00:00:06) |  47.2( 42.9) |   14:44:37 (Dec17) |  998.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:22) |  00:00:00(00:00:01) |   7.1(  7.1) |   14:44:38 (Dec17) |  998.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:22) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:44:38 (Dec17) |  998.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:NanoCPU ... 

Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 12 clock gate paths.
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design NanoCPU, as 'lp_clock_gating_test_signal' is not set.
  Decloning clock-gating logic from design:NanoCPU
Clock-Gating declone Status
===========================
Total number of Synthesis inserted clock-gating instances before: 6
Total number of Synthesis inserted clock-gating instances after : 6
Total number of clock-gating instances before: 6
Total number of clock-gating instances after : 6
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:14) |  00:00:06(00:00:06) |  45.7( 42.9) |   14:44:30 (Dec17) |   1.00 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:01) |   0.0(  7.1) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:21) |  00:00:06(00:00:06) |  47.2( 42.9) |   14:44:37 (Dec17) |  998.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:22) |  00:00:00(00:00:01) |   7.1(  7.1) |   14:44:38 (Dec17) |  998.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:22) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:44:38 (Dec17) |  998.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:38 (Dec17) |  998.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  2961        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 2961        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                   2961        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.0033600000000006958
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:14) |  00:00:06(00:00:06) |  45.8( 42.9) |   14:44:30 (Dec17) |   1.00 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:01) |   0.0(  7.1) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:21) |  00:00:06(00:00:06) |  47.2( 42.9) |   14:44:37 (Dec17) |  998.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:22) |  00:00:00(00:00:01) |   7.1(  7.1) |   14:44:38 (Dec17) |  998.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:22) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:44:38 (Dec17) |  998.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:38 (Dec17) |  998.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:22) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:44:38 (Dec17) |  998.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:08) | -01:59:58(00:00:00) |  -0.0(  0.0) |   14:44:24 (Dec17) |  628.5 MB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:14) |  00:00:06(00:00:06) |  45.8( 42.9) |   14:44:30 (Dec17) |   1.00 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:01) |   0.0(  7.1) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:31 (Dec17) |   1.00 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:21) |  00:00:06(00:00:06) |  47.2( 42.9) |   14:44:37 (Dec17) |  998.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:22) |  00:00:00(00:00:01) |   7.1(  7.1) |   14:44:38 (Dec17) |  998.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:22) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:44:38 (Dec17) |  998.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:38 (Dec17) |  998.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:22) |  00:00:00(00:00:00) |  -0.0(  0.0) |   14:44:38 (Dec17) |  998.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   14:44:38 (Dec17) |  998.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      2005      5969      1003
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Pre Cleanup                        0         -         -      2005      5969      1003
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       714      2004       998
##>M:Const Prop                         0       746         0       714      2004       998
##>M:Cleanup                            0       746         0       714      2003       998
##>M:MBCI                               0         -         -       714      2003       998
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Misc                               6
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        7
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'NanoCPU'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(run_logical_synthesis.tcl) 64:     syn_opt
Warning : The selected flow setting will be removed in a future release. [SYNTH-33]
        : The use of 'syn_opt' for logical only optimization will be obsolete in a future release.
	Transition to 'syn_opt -logical' or 'syn_opt -spatial'.

        : Contact Cadence support to understand current flows.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'NanoCPU' using 'high' effort.
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 12 clock gate paths.
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design NanoCPU, as 'lp_clock_gating_test_signal' is not set.
  Decloning clock-gating logic from design:NanoCPU
Forcing hierarchical CG on for clock_gating declone -hier
Clock-Gating declone Status
===========================
Total number of Synthesis inserted clock-gating instances before: 6
Total number of Synthesis inserted clock-gating instances after : 6
Total number of clock-gating instances before: 6
Total number of clock-gating instances after : 6
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                  2961        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                 2961        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                  2961        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 2961        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   2961        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   2961        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  2961        0         0         0        0
 rem_buf                    2958        0         0         0        0
 rem_inv_qb                 2958        0         0         0        0
 glob_area                  2956        0         0         0        0
 area_down                  2953        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         1  (        1 /        1 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         1  (        1 /        1 )  0.00
    seq_res_area         8  (        0 /        0 )  0.23
        io_phase         1  (        0 /        0 )  0.00
       gate_comp        51  (        0 /        0 )  0.09
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        30  (        6 /       30 )  0.01
       area_down         2  (        2 /        2 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 2953        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   2953        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   2953        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  2953        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         1  (        0 /        0 )  0.00
       gate_comp        51  (        0 /        0 )  0.09
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        27  (        0 /       27 )  0.00
       area_down         1  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 2953        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   2953        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|   Id   |  Sev  |Count|                   Message Text                   |
---------------------------------------------------------------------------
|CFM-1   |Info   |    1|Wrote dofile.                                     |
|CFM-5   |Info   |    1|Wrote formal verification information.            |
|PA-7    |Info   |    4|Resetting power analysis results.                 |
|        |       |     |All computed switching activities are removed.    |
|POPT-96 |Info   |    2|One or more cost groups were automatically created|
|        |       |     | for clock gate enable paths.                     |
|        |       |     |This feature can be disabled by setting the       |
|        |       |     | attribute lp_clock_gating_auto_cost_grouping     |
|        |       |     | false.                                           |
|POPT-701|Warning|    1|Automatic CG test connection in generic has been  |
|        |       |     | forced on.                                       |
|        |       |     |This feature has been deprecated. It will fully   |
|        |       |     | uniquify the design which may impact runtime.    |
|        |       |     | This feature will be removed in the next release.|
|POPT-703|Info   |    3|Attribute 'lp_clock_gating_test_signal' is not    |
|        |       |     | set.                                             |
|        |       |     |Indicate which test signal to use by setting the  |
|        |       |     | attribute 'lp_clock_gating_test_signal'.         |
|SYNTH-5 |Info   |    1|Done mapping.                                     |
|SYNTH-7 |Info   |    1|Incrementally optimizing.                         |
|SYNTH-33|Warning|    1|The selected flow setting will be removed in a    |
|        |       |     | future release.                                  |
|        |       |     |Contact Cadence support to understand current     |
|        |       |     | flows.                                           |
---------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'NanoCPU'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(run_logical_synthesis.tcl) 66: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 67: puts "Write Reports"
Write Reports
@file(run_logical_synthesis.tcl) 68: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 70:     report_gates > ${REPORT_PATH}/${DESIGN}_gate_report.rpt
@file(run_logical_synthesis.tcl) 71:     report_area >> ${REPORT_PATH}/${DESIGN}_area_report.rpt
        Computing net loads.
@file(run_logical_synthesis.tcl) 72:     report_power -unit mW >> ${REPORT_PATH}/${DESIGN}_power_report.rpt
Warning: Library 'fast_vdd1v0' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'fast_vdd1v0' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : NanoCPU
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: ./report/500/NanoCPU_power_report.rpt
@file(run_logical_synthesis.tcl) 73:     report_timing >> ${REPORT_PATH}/${DESIGN}_timing_report.rpt
@file(run_logical_synthesis.tcl) 76: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 77: puts "Write netlist"
Write netlist
@file(run_logical_synthesis.tcl) 78: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(run_logical_synthesis.tcl) 80:     write_hdl > ./${DESIGN}_logic_mapped.v
@file(run_logical_synthesis.tcl) 81:     write_sdf > ./${DESIGN}_logic_mapped.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ./run_logical_synthesis.tcl
@genus:root: 2> exit

Lic Summary:
[14:49:48.119865] Cdslmd servers: pgmicro01
[14:49:48.644162] Feature usage summary:
[14:49:48.644162] Genus_Synthesis

Normal exit.