library verilog;
use verilog.vl_types.all;
entity LCD_CTRL is
    generic(
        RST             : vl_logic_vector(0 downto 0) := (others => Hi0);
        CMD_MODE        : vl_logic_vector(0 downto 0) := (others => Hi1)
    );
    port(
        clk             : in     vl_logic;
        reset           : in     vl_logic;
        datain          : in     vl_logic_vector(7 downto 0);
        cmd             : in     vl_logic_vector(2 downto 0);
        cmd_valid       : in     vl_logic;
        dataout         : out    vl_logic_vector(7 downto 0);
        output_valid    : out    vl_logic;
        busy            : out    vl_logic
    );
    attribute mti_svvh_generic_type : integer;
    attribute mti_svvh_generic_type of RST : constant is 2;
    attribute mti_svvh_generic_type of CMD_MODE : constant is 2;
end LCD_CTRL;
