// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
// Date        : Thu Jan 30 14:58:50 2025
// Host        : asanche4-lx01.engeu1.analog.com running 64-bit Red Hat Enterprise Linux release 8.8 (Ootpa)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_axi_cdma_0_0_sim_netlist.v
// Design      : system_axi_cdma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_AXI_LITE_IS_ASYNC = "0" *) (* C_DLYTMR_RESOLUTION = "256" *) (* C_FAMILY = "kintex7" *) 
(* C_INCLUDE_DRE = "0" *) (* C_INCLUDE_SF = "1" *) (* C_INCLUDE_SG = "1" *) 
(* C_INSTANCE = "axi_cdma" *) (* C_M_AXI_ADDR_WIDTH = "32" *) (* C_M_AXI_DATA_WIDTH = "32" *) 
(* C_M_AXI_MAX_BURST_LEN = "16" *) (* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
(* C_READ_ADDR_PIPE_DEPTH = "4" *) (* C_S_AXI_LITE_ADDR_WIDTH = "6" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
(* C_USE_DATAMOVER_LITE = "0" *) (* C_WRITE_ADDR_PIPE_DEPTH = "4" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma
   (m_axi_aclk,
    s_axi_lite_aclk,
    s_axi_lite_aresetn,
    cdma_introut,
    s_axi_lite_awready,
    s_axi_lite_awvalid,
    s_axi_lite_awaddr,
    s_axi_lite_wready,
    s_axi_lite_wvalid,
    s_axi_lite_wdata,
    s_axi_lite_bready,
    s_axi_lite_bvalid,
    s_axi_lite_bresp,
    s_axi_lite_arready,
    s_axi_lite_arvalid,
    s_axi_lite_araddr,
    s_axi_lite_rready,
    s_axi_lite_rvalid,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arprot,
    m_axi_arcache,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awprot,
    m_axi_awcache,
    m_axi_wready,
    m_axi_wvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_bresp,
    m_axi_sg_awready,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_wready,
    m_axi_sg_wvalid,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_bready,
    m_axi_sg_bvalid,
    m_axi_sg_bresp,
    m_axi_sg_arready,
    m_axi_sg_arvalid,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_rready,
    m_axi_sg_rvalid,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    cdma_tvect_out);
  input m_axi_aclk;
  input s_axi_lite_aclk;
  input s_axi_lite_aresetn;
  output cdma_introut;
  output s_axi_lite_awready;
  input s_axi_lite_awvalid;
  input [5:0]s_axi_lite_awaddr;
  output s_axi_lite_wready;
  input s_axi_lite_wvalid;
  input [31:0]s_axi_lite_wdata;
  input s_axi_lite_bready;
  output s_axi_lite_bvalid;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_arready;
  input s_axi_lite_arvalid;
  input [5:0]s_axi_lite_araddr;
  input s_axi_lite_rready;
  output s_axi_lite_rvalid;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input m_axi_arready;
  output m_axi_arvalid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arcache;
  output m_axi_rready;
  input m_axi_rvalid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input m_axi_awready;
  output m_axi_awvalid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awcache;
  input m_axi_wready;
  output m_axi_wvalid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_bready;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;
  input m_axi_sg_awready;
  output m_axi_sg_awvalid;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  input m_axi_sg_wready;
  output m_axi_sg_wvalid;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_bready;
  input m_axi_sg_bvalid;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_arready;
  output m_axi_sg_arvalid;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_rready;
  input m_axi_sg_rvalid;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  output [31:0]cdma_tvect_out;

  wire \<const0> ;
  wire cdma_introut;
  wire [24:0]\^cdma_tvect_out ;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [0:0]\^m_axi_arburst ;
  wire [3:0]\^m_axi_arlen ;
  wire m_axi_arready;
  wire [1:1]\^m_axi_arsize ;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]\^m_axi_awburst ;
  wire [3:0]\^m_axi_awlen ;
  wire m_axi_awready;
  wire [1:1]\^m_axi_awsize ;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:6]\^m_axi_sg_araddr ;
  wire [0:0]\^m_axi_sg_arburst ;
  wire [1:1]\^m_axi_sg_arlen ;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [31:2]\^m_axi_sg_awaddr ;
  wire m_axi_sg_awready;
  wire [1:1]\^m_axi_sg_awsize ;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:28]\^m_axi_sg_wdata ;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [0:0]\^m_axi_sg_wstrb ;
  wire m_axi_sg_wvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;

  assign cdma_tvect_out[31] = \<const0> ;
  assign cdma_tvect_out[30] = \<const0> ;
  assign cdma_tvect_out[29] = \<const0> ;
  assign cdma_tvect_out[28] = \<const0> ;
  assign cdma_tvect_out[27] = \<const0> ;
  assign cdma_tvect_out[26] = \<const0> ;
  assign cdma_tvect_out[25] = \<const0> ;
  assign cdma_tvect_out[24:8] = \^cdma_tvect_out [24:8];
  assign cdma_tvect_out[7] = \<const0> ;
  assign cdma_tvect_out[6:0] = \^cdma_tvect_out [6:0];
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \^m_axi_arburst [0];
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3:0] = \^m_axi_arlen [3:0];
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \^m_axi_arsize [1];
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \^m_axi_awburst [0];
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3:0] = \^m_axi_awlen [3:0];
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \^m_axi_awsize [1];
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_sg_araddr[31:6] = \^m_axi_sg_araddr [31:6];
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \^m_axi_sg_arburst [0];
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const0> ;
  assign m_axi_sg_arcache[0] = \<const0> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \^m_axi_sg_arlen [1];
  assign m_axi_sg_arlen[1] = \^m_axi_sg_arlen [1];
  assign m_axi_sg_arlen[0] = \^m_axi_sg_arlen [1];
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \^m_axi_sg_arlen [1];
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_awaddr[31:6] = \^m_axi_sg_awaddr [31:6];
  assign m_axi_sg_awaddr[5] = \<const0> ;
  assign m_axi_sg_awaddr[4] = \^m_axi_sg_awaddr [4];
  assign m_axi_sg_awaddr[3] = \^m_axi_sg_awaddr [2];
  assign m_axi_sg_awaddr[2] = \^m_axi_sg_awaddr [2];
  assign m_axi_sg_awaddr[1] = \<const0> ;
  assign m_axi_sg_awaddr[0] = \<const0> ;
  assign m_axi_sg_awburst[1] = \<const0> ;
  assign m_axi_sg_awburst[0] = \^m_axi_sg_awaddr [2];
  assign m_axi_sg_awcache[3] = \<const0> ;
  assign m_axi_sg_awcache[2] = \<const0> ;
  assign m_axi_sg_awcache[1] = \<const0> ;
  assign m_axi_sg_awcache[0] = \<const0> ;
  assign m_axi_sg_awlen[7] = \<const0> ;
  assign m_axi_sg_awlen[6] = \<const0> ;
  assign m_axi_sg_awlen[5] = \<const0> ;
  assign m_axi_sg_awlen[4] = \<const0> ;
  assign m_axi_sg_awlen[3] = \<const0> ;
  assign m_axi_sg_awlen[2] = \<const0> ;
  assign m_axi_sg_awlen[1] = \<const0> ;
  assign m_axi_sg_awlen[0] = \<const0> ;
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_awsize[2] = \<const0> ;
  assign m_axi_sg_awsize[1] = \^m_axi_sg_awsize [1];
  assign m_axi_sg_awsize[0] = \<const0> ;
  assign m_axi_sg_wdata[31:28] = \^m_axi_sg_wdata [31:28];
  assign m_axi_sg_wdata[27] = \<const0> ;
  assign m_axi_sg_wdata[26] = \<const0> ;
  assign m_axi_sg_wdata[25] = \<const0> ;
  assign m_axi_sg_wdata[24] = \<const0> ;
  assign m_axi_sg_wdata[23] = \<const0> ;
  assign m_axi_sg_wdata[22] = \<const0> ;
  assign m_axi_sg_wdata[21] = \<const0> ;
  assign m_axi_sg_wdata[20] = \<const0> ;
  assign m_axi_sg_wdata[19] = \<const0> ;
  assign m_axi_sg_wdata[18] = \<const0> ;
  assign m_axi_sg_wdata[17] = \<const0> ;
  assign m_axi_sg_wdata[16] = \<const0> ;
  assign m_axi_sg_wdata[15] = \<const0> ;
  assign m_axi_sg_wdata[14] = \<const0> ;
  assign m_axi_sg_wdata[13] = \<const0> ;
  assign m_axi_sg_wdata[12] = \<const0> ;
  assign m_axi_sg_wdata[11] = \<const0> ;
  assign m_axi_sg_wdata[10] = \<const0> ;
  assign m_axi_sg_wdata[9] = \<const0> ;
  assign m_axi_sg_wdata[8] = \<const0> ;
  assign m_axi_sg_wdata[7] = \<const0> ;
  assign m_axi_sg_wdata[6] = \<const0> ;
  assign m_axi_sg_wdata[5] = \<const0> ;
  assign m_axi_sg_wdata[4] = \<const0> ;
  assign m_axi_sg_wdata[3] = \<const0> ;
  assign m_axi_sg_wdata[2] = \<const0> ;
  assign m_axi_sg_wdata[1] = \<const0> ;
  assign m_axi_sg_wdata[0] = \<const0> ;
  assign m_axi_sg_wstrb[3] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[2] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[1] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[0] = \^m_axi_sg_wstrb [0];
  assign s_axi_lite_awready = s_axi_lite_wready;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_sg_wrap \GEN_SG_MODE.I_SG_MODE_WRAP 
       (.\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (\^cdma_tvect_out [12]),
        .\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg (s_axi_lite_rvalid),
        .\GEN_SYNC_WRITE.bvalid_i_reg (s_axi_lite_bvalid),
        .cdma_introut(cdma_introut),
        .cdma_tvect_out({\^cdma_tvect_out [24:19],\^cdma_tvect_out [17:14],\^cdma_tvect_out [11:8],\^cdma_tvect_out [6:0]}),
        .ftch_error_reg(\^cdma_tvect_out [13]),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(\^m_axi_arburst ),
        .m_axi_arlen(\^m_axi_arlen ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(\^m_axi_arsize ),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(\^m_axi_awburst ),
        .m_axi_awlen(\^m_axi_awlen ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(\^m_axi_awsize ),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_sg_araddr(\^m_axi_sg_araddr ),
        .m_axi_sg_arburst(\^m_axi_sg_arburst ),
        .m_axi_sg_arlen(\^m_axi_sg_arlen ),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr({\^m_axi_sg_awaddr [31:6],\^m_axi_sg_awaddr [4],\^m_axi_sg_awaddr [2]}),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(\^m_axi_sg_awsize ),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(\^m_axi_sg_wdata ),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[5:2]),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[5:2]),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\^m_axi_sg_wstrb ),
        .updt_error_reg(\^cdma_tvect_out [18]));
  GND GND
       (.G(\<const0> ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_lite_if
   (s_axi_lite_wready,
    \GEN_SYNC_WRITE.rdy_reg_0 ,
    arready_i_reg_0,
    sig_axi2ip_wrce,
    E,
    \GEN_SYNC_WRITE.bvalid_i_reg_0 ,
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ,
    \GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0 ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[4]_0 ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_0 ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0 ,
    \GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ,
    \s_axi_lite_wdata[21] ,
    s_axi_lite_wdata_6_sp_1,
    s_axi_lite_wdata_4_sp_1,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_1 ,
    s_axi_lite_awaddr,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 ,
    s_axi_lite_wdata,
    Q,
    D,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 ,
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[3]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1 ,
    dma_keyhole_read,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_1 ,
    dma_keyhole_write,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[10]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[10]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[11]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[13]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[13]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[15]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[17]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[18]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[19]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[20]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[21]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[22]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[22]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_4 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 ,
    sig_reg2sg_dmacr,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_2 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_2 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_3 ,
    \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_0 ,
    s_axi_lite_bready,
    s_axi_lite_rready,
    dma_cyclic,
    s_axi_lite_araddr);
  output s_axi_lite_wready;
  output \GEN_SYNC_WRITE.rdy_reg_0 ;
  output arready_i_reg_0;
  output [2:0]sig_axi2ip_wrce;
  output [0:0]E;
  output \GEN_SYNC_WRITE.bvalid_i_reg_0 ;
  output \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  output [10:0]\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 ;
  output [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0 ;
  output [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[4]_0 ;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_0 ;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0 ;
  output \GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ;
  output \s_axi_lite_wdata[21] ;
  output s_axi_lite_wdata_6_sp_1;
  output s_axi_lite_wdata_4_sp_1;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_1 ;
  input [3:0]s_axi_lite_awaddr;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 ;
  input [7:0]s_axi_lite_wdata;
  input [0:0]Q;
  input [0:0]D;
  input [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ;
  input [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 ;
  input [22:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 ;
  input [16:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 ;
  input [11:0]\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_0 ;
  input [11:0]\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_1 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_1 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[3]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1 ;
  input dma_keyhole_read;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_1 ;
  input dma_keyhole_write;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ;
  input [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[10]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[10]_1 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[11]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_1 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[13]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[13]_1 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[15]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[17]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[18]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[19]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[20]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[21]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[22]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[22]_1 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_1 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_4 ;
  input [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 ;
  input [6:0]sig_reg2sg_dmacr;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_2 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_2 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_3 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_0 ;
  input \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_0 ;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input dma_cyclic;
  input [3:0]s_axi_lite_araddr;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[0]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[10]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[11]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[12]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[13]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[14]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[15]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[1]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[2]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[3]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[4]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[5]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[6]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[7]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[8]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[9]_i_1_n_0 ;
  wire [10:0]\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ;
  wire [11:0]\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_0 ;
  wire [11:0]\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[10]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[10]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[11]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_2 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_3 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[13]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[13]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_2 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[15]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[17]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[18]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[19]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[20]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[21]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[22]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[22]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 ;
  wire [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_1 ;
  wire [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_1 ;
  wire [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ;
  wire [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 ;
  wire [22:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 ;
  wire [16:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_4 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[3]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  wire \GEN_SYNC_WRITE.awvalid_d1_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_1 ;
  wire [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[4]_0 ;
  wire [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0 ;
  wire \GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.bvalid_i_reg_0 ;
  wire \GEN_SYNC_WRITE.rdy_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.rdy_reg_0 ;
  wire \GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.wr_in_progress_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.wvalid_d1_i_1_n_0 ;
  wire [0:0]Q;
  wire [5:2]araddr;
  wire arready_i_reg_0;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_d1_i_1_n_0;
  wire arvalid_re;
  wire awvalid;
  wire awvalid_d1;
  wire [15:11]axi2ip_rdce;
  wire dma_cyclic;
  wire dma_keyhole_read;
  wire dma_keyhole_write;
  wire [3:0]p_0_in;
  wire rvalid;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_arvalid;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [7:0]s_axi_lite_wdata;
  wire \s_axi_lite_wdata[21] ;
  wire s_axi_lite_wdata_4_sn_1;
  wire s_axi_lite_wdata_6_sn_1;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [2:0]sig_axi2ip_wrce;
  wire [31:0]sig_ip2axi_rddata1_out;
  wire [6:0]sig_reg2sg_dmacr;
  wire wr_addr_cap;
  wire wr_data_cap;
  wire wr_in_progress;
  wire wvalid;
  wire wvalid_d1;

  assign s_axi_lite_wdata_4_sp_1 = s_axi_lite_wdata_4_sn_1;
  assign s_axi_lite_wdata_6_sp_1 = s_axi_lite_wdata_6_sn_1;
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[2]),
        .Q(p_0_in[0]),
        .R(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[3]),
        .Q(p_0_in[1]),
        .R(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[4]),
        .Q(p_0_in[2]),
        .R(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[5]),
        .Q(p_0_in[3]),
        .R(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAEAAAE0000)) 
    \GEN_SYNC_READ.axi2ip_rdce[0]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I5(arready_i_reg_0),
        .O(\GEN_SYNC_READ.axi2ip_rdce[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEAAAEAA0000)) 
    \GEN_SYNC_READ.axi2ip_rdce[10]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .I5(arready_i_reg_0),
        .O(\GEN_SYNC_READ.axi2ip_rdce[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEAAAEAA0000)) 
    \GEN_SYNC_READ.axi2ip_rdce[11]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(axi2ip_rdce[11]),
        .I5(arready_i_reg_0),
        .O(\GEN_SYNC_READ.axi2ip_rdce[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEAAAEAA0000)) 
    \GEN_SYNC_READ.axi2ip_rdce[12]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0 ),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(axi2ip_rdce[12]),
        .I5(arready_i_reg_0),
        .O(\GEN_SYNC_READ.axi2ip_rdce[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEAAAEAA0000)) 
    \GEN_SYNC_READ.axi2ip_rdce[13]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0 ),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(axi2ip_rdce[13]),
        .I5(arready_i_reg_0),
        .O(\GEN_SYNC_READ.axi2ip_rdce[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAAA0000)) 
    \GEN_SYNC_READ.axi2ip_rdce[14]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(axi2ip_rdce[14]),
        .I5(arready_i_reg_0),
        .O(\GEN_SYNC_READ.axi2ip_rdce[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_SYNC_READ.axi2ip_rdce[14]_i_2 
       (.I0(p_0_in[0]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .I3(p_0_in[3]),
        .O(\GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAAA0000)) 
    \GEN_SYNC_READ.axi2ip_rdce[15]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(axi2ip_rdce[15]),
        .I5(arready_i_reg_0),
        .O(\GEN_SYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_SYNC_READ.axi2ip_rdce[15]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I2(arready_i_reg_0),
        .O(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \GEN_SYNC_READ.axi2ip_rdce[15]_i_3 
       (.I0(p_0_in[0]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .I3(p_0_in[3]),
        .O(\GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAEAAAE0000)) 
    \GEN_SYNC_READ.axi2ip_rdce[1]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(arready_i_reg_0),
        .O(\GEN_SYNC_READ.axi2ip_rdce[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEAAAEAA0000)) 
    \GEN_SYNC_READ.axi2ip_rdce[2]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I5(arready_i_reg_0),
        .O(\GEN_SYNC_READ.axi2ip_rdce[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEAAAEAA0000)) 
    \GEN_SYNC_READ.axi2ip_rdce[3]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [3]),
        .I5(arready_i_reg_0),
        .O(\GEN_SYNC_READ.axi2ip_rdce[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEAAAEAA0000)) 
    \GEN_SYNC_READ.axi2ip_rdce[4]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0 ),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I5(arready_i_reg_0),
        .O(\GEN_SYNC_READ.axi2ip_rdce[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEAAAEAA0000)) 
    \GEN_SYNC_READ.axi2ip_rdce[5]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0 ),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [5]),
        .I5(arready_i_reg_0),
        .O(\GEN_SYNC_READ.axi2ip_rdce[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAAA0000)) 
    \GEN_SYNC_READ.axi2ip_rdce[6]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I5(arready_i_reg_0),
        .O(\GEN_SYNC_READ.axi2ip_rdce[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_SYNC_READ.axi2ip_rdce[6]_i_2 
       (.I0(p_0_in[0]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .I3(p_0_in[3]),
        .O(\GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAAA0000)) 
    \GEN_SYNC_READ.axi2ip_rdce[7]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [7]),
        .I5(arready_i_reg_0),
        .O(\GEN_SYNC_READ.axi2ip_rdce[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_SYNC_READ.axi2ip_rdce[7]_i_2 
       (.I0(p_0_in[0]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .I3(p_0_in[3]),
        .O(\GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAEAAAE0000)) 
    \GEN_SYNC_READ.axi2ip_rdce[8]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .I5(arready_i_reg_0),
        .O(\GEN_SYNC_READ.axi2ip_rdce[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAEAAAE0000)) 
    \GEN_SYNC_READ.axi2ip_rdce[9]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [9]),
        .I5(arready_i_reg_0),
        .O(\GEN_SYNC_READ.axi2ip_rdce[9]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[0]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[10]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[11]_i_1_n_0 ),
        .Q(axi2ip_rdce[11]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[12]_i_1_n_0 ),
        .Q(axi2ip_rdce[12]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[13]_i_1_n_0 ),
        .Q(axi2ip_rdce[13]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[14]_i_1_n_0 ),
        .Q(axi2ip_rdce[14]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[15]_i_1_n_0 ),
        .Q(axi2ip_rdce[15]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[1]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[2]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[3]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[4]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[5]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[6]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[7]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[8]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[9]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.rvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_i_reg_0),
        .Q(rvalid),
        .R(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 ),
        .O(sig_ip2axi_rddata1_out[0]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[10]_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[10]_1 ),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [3]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .O(sig_ip2axi_rddata1_out[10]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[11]_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [3]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [4]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .O(sig_ip2axi_rddata1_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4_n_0 ),
        .O(sig_ip2axi_rddata1_out[12]));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [4]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_2 ),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_3 ),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[13]_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[13]_1 ),
        .O(sig_ip2axi_rddata1_out[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [5]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [2]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0 ),
        .O(sig_ip2axi_rddata1_out[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [3]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_2 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [6]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [5]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [7]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [6]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .O(sig_ip2axi_rddata1_out[15]));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4_n_0 ),
        .O(sig_ip2axi_rddata1_out[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [8]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [4]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 [0]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I2(sig_reg2sg_dmacr[0]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_0 [2]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[17]_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4_n_0 ),
        .O(sig_ip2axi_rddata1_out[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [9]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_1 [5]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_0 [3]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 [1]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I4(sig_reg2sg_dmacr[1]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[18]_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4_n_0 ),
        .O(sig_ip2axi_rddata1_out[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [10]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [7]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_0 [4]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 [2]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I4(sig_reg2sg_dmacr[2]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[19]_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4_n_0 ),
        .O(sig_ip2axi_rddata1_out[19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I1(sig_reg2sg_dmacr[3]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_0 [5]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 [3]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [8]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [11]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_1 [0]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(sig_ip2axi_rddata1_out[1]));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[20]_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4_n_0 ),
        .O(sig_ip2axi_rddata1_out[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [12]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_1 [6]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [9]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 [4]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I4(sig_reg2sg_dmacr[4]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[21]_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4_n_0 ),
        .O(sig_ip2axi_rddata1_out[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [13]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [5]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 [5]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I2(sig_reg2sg_dmacr[5]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [10]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[22]_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[22]_1 ),
        .O(sig_ip2axi_rddata1_out[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 [6]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [14]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4_n_0 ),
        .O(sig_ip2axi_rddata1_out[23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [15]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [6]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 [7]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I2(sig_reg2sg_dmacr[6]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_0 [6]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4_n_0 ),
        .O(sig_ip2axi_rddata1_out[24]));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [16]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [0]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [0]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4_n_0 ),
        .O(sig_ip2axi_rddata1_out[25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [17]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [7]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [1]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [1]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [11]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [2]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [2]),
        .O(sig_ip2axi_rddata1_out[26]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_1 [7]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_0 [7]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .O(sig_ip2axi_rddata1_out[27]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [18]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [12]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [3]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_1 [8]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [4]),
        .O(sig_ip2axi_rddata1_out[28]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [19]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [13]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [4]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_0 [8]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_1 [9]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [5]),
        .O(sig_ip2axi_rddata1_out[29]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [20]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [14]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [5]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_0 [9]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_1 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_1 [1]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 ),
        .O(sig_ip2axi_rddata1_out[2]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [6]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_1 [10]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .O(sig_ip2axi_rddata1_out[30]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [21]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [15]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_0 [10]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [6]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(s_axi_lite_rready),
        .I1(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [7]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [7]),
        .O(sig_ip2axi_rddata1_out[31]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 
       (.I0(axi2ip_rdce[12]),
        .I1(axi2ip_rdce[14]),
        .I2(axi2ip_rdce[15]),
        .I3(axi2ip_rdce[13]),
        .I4(axi2ip_rdce[11]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_4 ),
        .O(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [22]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [16]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_0 [11]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_1 [11]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[3]_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_1 [2]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .O(sig_ip2axi_rddata1_out[3]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1 ),
        .I4(dma_keyhole_read),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(sig_ip2axi_rddata1_out[4]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_1 ),
        .I4(dma_keyhole_write),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(sig_ip2axi_rddata1_out[5]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [0]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .O(sig_ip2axi_rddata1_out[7]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [0]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [1]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .O(sig_ip2axi_rddata1_out[8]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_1 [3]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [1]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_0 [0]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 [2]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 [1]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .O(sig_ip2axi_rddata1_out[9]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_1 [4]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 [2]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_0 [1]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D),
        .Q(s_axi_lite_rdata[6]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h002E)) 
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(rvalid),
        .I1(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I2(s_axi_lite_rready),
        .I3(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_SYNC_WRITE.awvalid_d1_i_1 
       (.I0(awvalid),
        .I1(\GEN_SYNC_WRITE.bvalid_i_reg_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .O(\GEN_SYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.awvalid_d1_i_1_n_0 ),
        .Q(awvalid_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(s_axi_lite_awaddr[3]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1 
       (.I0(s_axi_lite_awaddr[2]),
        .I1(s_axi_lite_awaddr[0]),
        .I2(\GEN_SYNC_WRITE.rdy_reg_0 ),
        .I3(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(s_axi_lite_awaddr[3]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(s_axi_lite_awaddr[3]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(s_axi_lite_awaddr[2]),
        .I2(s_axi_lite_awaddr[3]),
        .I3(s_axi_lite_awaddr[0]),
        .I4(\GEN_SYNC_WRITE.rdy_reg_0 ),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(s_axi_lite_awaddr[2]),
        .I2(s_axi_lite_awaddr[3]),
        .I3(s_axi_lite_awaddr[0]),
        .I4(\GEN_SYNC_WRITE.rdy_reg_0 ),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1 
       (.I0(s_axi_lite_awaddr[3]),
        .I1(s_axi_lite_awaddr[1]),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0 ),
        .Q(sig_axi2ip_wrce[0]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2_n_0 ),
        .Q(sig_axi2ip_wrce[2]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_1 ),
        .Q(\GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_0 ),
        .R(1'b0));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1_n_0 ),
        .Q(sig_axi2ip_wrce[1]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1_n_0 ),
        .Q(\GEN_SYNC_WRITE.axi2ip_wrce_reg[4]_0 ),
        .R(1'b0));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0 ),
        .Q(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0 ),
        .R(1'b0));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1_n_0 ),
        .Q(E),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0544)) 
    \GEN_SYNC_WRITE.bvalid_i_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .I1(s_axi_lite_wready),
        .I2(s_axi_lite_bready),
        .I3(\GEN_SYNC_WRITE.bvalid_i_reg_0 ),
        .O(\GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ),
        .Q(\GEN_SYNC_WRITE.bvalid_i_reg_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    \GEN_SYNC_WRITE.rdy_i_1 
       (.I0(wr_data_cap),
        .I1(wr_addr_cap),
        .I2(\GEN_SYNC_WRITE.rdy_reg_0 ),
        .I3(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .O(\GEN_SYNC_WRITE.rdy_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.rdy_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.rdy_i_1_n_0 ),
        .Q(\GEN_SYNC_WRITE.rdy_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    \GEN_SYNC_WRITE.wr_addr_cap_i_1 
       (.I0(wr_addr_cap),
        .I1(awvalid),
        .I2(awvalid_d1),
        .I3(wr_in_progress),
        .I4(\GEN_SYNC_WRITE.rdy_reg_0 ),
        .I5(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .O(\GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_addr_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0 ),
        .Q(wr_addr_cap),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000AE)) 
    \GEN_SYNC_WRITE.wr_data_cap_i_1 
       (.I0(wr_data_cap),
        .I1(wvalid),
        .I2(wvalid_d1),
        .I3(\GEN_SYNC_WRITE.rdy_reg_0 ),
        .I4(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .O(\GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_data_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ),
        .Q(wr_data_cap),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h000000AE)) 
    \GEN_SYNC_WRITE.wr_in_progress_i_1 
       (.I0(wr_in_progress),
        .I1(awvalid),
        .I2(awvalid_d1),
        .I3(\GEN_SYNC_WRITE.bvalid_i_reg_0 ),
        .I4(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .O(\GEN_SYNC_WRITE.wr_in_progress_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_in_progress_i_1_n_0 ),
        .Q(wr_in_progress),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wready_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.rdy_reg_0 ),
        .Q(s_axi_lite_wready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_SYNC_WRITE.wvalid_d1_i_1 
       (.I0(wvalid),
        .I1(\GEN_SYNC_WRITE.bvalid_i_reg_0 ),
        .I2(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .O(\GEN_SYNC_WRITE.wvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wvalid_d1_i_1_n_0 ),
        .Q(wvalid_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(araddr[2]),
        .R(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(araddr[3]),
        .R(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(araddr[4]),
        .R(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(araddr[5]),
        .R(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    arready_i_i_1
       (.I0(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I1(arvalid),
        .I2(arvalid_d1),
        .O(arvalid_re));
  FDRE #(
    .INIT(1'b0)) 
    arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_re),
        .Q(arready_i_reg_0),
        .R(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    arvalid_d1_i_1
       (.I0(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I2(arvalid),
        .O(arvalid_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_d1_i_1_n_0),
        .Q(arvalid_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \dmacr_i[23]_i_2 
       (.I0(s_axi_lite_wdata[6]),
        .I1(s_axi_lite_wdata[3]),
        .I2(s_axi_lite_wdata[5]),
        .I3(s_axi_lite_wdata[7]),
        .I4(s_axi_lite_wdata[4]),
        .I5(sig_axi2ip_wrce[0]),
        .O(\s_axi_lite_wdata[21] ));
  LUT4 #(
    .INIT(16'h00EC)) 
    \dmacr_i[2]_i_1 
       (.I0(sig_axi2ip_wrce[0]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 ),
        .I2(s_axi_lite_wdata[0]),
        .I3(Q),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dmacr_i[4]_i_1 
       (.I0(s_axi_lite_wdata[1]),
        .I1(sig_axi2ip_wrce[0]),
        .I2(dma_keyhole_read),
        .O(s_axi_lite_wdata_4_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dmacr_i[6]_i_1 
       (.I0(s_axi_lite_wdata[2]),
        .I1(sig_axi2ip_wrce[0]),
        .I2(dma_cyclic),
        .O(s_axi_lite_wdata_6_sn_1));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen
   (sig_halt_cmplt_reg_reg,
    Q,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg0 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1 ,
    sig_local_hw_reset_reg,
    m_axi_aclk,
    sig_halt_cmplt,
    sig_sgcntl2rst_halt_cmplt,
    sig_halt_cmplt_reg,
    sig_cntlr2rst_halt_cmplt,
    sig_halt_cmplt_reg_0,
    s_axi_lite_aresetn);
  output sig_halt_cmplt_reg_reg;
  output [0:0]Q;
  output \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ;
  output \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg0 ;
  output \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1 ;
  input sig_local_hw_reset_reg;
  input m_axi_aclk;
  input sig_halt_cmplt;
  input sig_sgcntl2rst_halt_cmplt;
  input sig_halt_cmplt_reg;
  input sig_cntlr2rst_halt_cmplt;
  input sig_halt_cmplt_reg_0;
  input s_axi_lite_aresetn;

  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg0 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1 ;
  wire [0:0]Q;
  wire m_axi_aclk;
  wire s_axi_lite_aresetn;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_halt_cmplt;
  wire sig_halt_cmplt_reg;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_reg;
  wire sig_local_hw_reset_reg;
  wire sig_sgcntl2rst_halt_cmplt;
  wire [1:7]sig_shift_reg;
  wire sig_to_edge_detect_reg;

  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1 
       (.I0(sig_to_edge_detect_reg),
        .I1(sig_halt_cmplt),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0 ),
        .Q(sig_shift_reg[1]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1 
       (.I0(sig_shift_reg[1]),
        .I1(sig_halt_cmplt),
        .I2(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0 ),
        .Q(sig_shift_reg[2]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1 
       (.I0(sig_shift_reg[2]),
        .I1(sig_halt_cmplt),
        .I2(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0 ),
        .Q(sig_shift_reg[3]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1 
       (.I0(sig_shift_reg[3]),
        .I1(sig_halt_cmplt),
        .I2(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0 ),
        .Q(sig_shift_reg[4]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1 
       (.I0(sig_shift_reg[4]),
        .I1(sig_halt_cmplt),
        .I2(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0 ),
        .Q(sig_shift_reg[5]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1 
       (.I0(sig_shift_reg[5]),
        .I1(sig_halt_cmplt),
        .I2(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0 ),
        .Q(sig_shift_reg[6]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1 
       (.I0(sig_shift_reg[6]),
        .I1(sig_halt_cmplt),
        .I2(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0 ),
        .Q(sig_shift_reg[7]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1 
       (.I0(sig_shift_reg[7]),
        .I1(sig_to_edge_detect_reg),
        .I2(sig_halt_cmplt),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0 ),
        .Q(Q),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_i_1 
       (.I0(Q),
        .I1(s_axi_lite_aresetn),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_i_1 
       (.I0(s_axi_lite_aresetn),
        .I1(Q),
        .O(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_i_1 
       (.I0(Q),
        .O(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    sig_halt_cmplt_i_1
       (.I0(sig_sgcntl2rst_halt_cmplt),
        .I1(sig_halt_cmplt_reg),
        .I2(sig_cntlr2rst_halt_cmplt),
        .I3(sig_halt_cmplt_reg_0),
        .I4(sig_local_hw_reset_reg),
        .I5(Q),
        .O(sig_halt_cmplt_reg_reg));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt),
        .Q(sig_to_edge_detect_reg),
        .R(sig_local_hw_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized0
   (\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]_0 ,
    sig_local_hw_reset_reg,
    m_axi_aclk,
    Q);
  output [0:0]\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]_0 ;
  input sig_local_hw_reset_reg;
  input m_axi_aclk;
  input [0:0]Q;

  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0 ;
  wire [0:0]\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]_0 ;
  wire [0:0]Q;
  wire m_axi_aclk;
  wire sig_local_hw_reset_reg;
  wire [1:1]sig_shift_reg;
  wire sig_to_edge_detect_reg;

  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0 
       (.I0(sig_to_edge_detect_reg),
        .I1(Q),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0_n_0 ),
        .Q(sig_shift_reg),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0 
       (.I0(sig_shift_reg),
        .I1(Q),
        .I2(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0 ),
        .Q(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]_0 ),
        .R(sig_local_hw_reset_reg));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(sig_to_edge_detect_reg),
        .R(sig_local_hw_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1
   (sig_to_edge_detect_reg_0,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ,
    sig_shtdwn_sm_set_cmplt_reg,
    sig_shtdwn_sm_set_cmplt_reg_0,
    sig_shtdwn_sm_set_cmplt_reg_1,
    sig_shtdwn_sm_set_cmplt_reg_2,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_1 ,
    sig_reg2sg_tailpntr_updated,
    m_axi_aclk,
    sig_pulse_trigger_1,
    sig_shtdwn_sm_set_cmplt,
    cdma_tvect_out,
    ch1_delay_cnt_en,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    sig_reg2sg_irqdelay_wren,
    sig_reg2sg_dmacr,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 );
  output sig_to_edge_detect_reg_0;
  output \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ;
  output sig_shtdwn_sm_set_cmplt_reg;
  output sig_shtdwn_sm_set_cmplt_reg_0;
  output sig_shtdwn_sm_set_cmplt_reg_1;
  output [0:0]sig_shtdwn_sm_set_cmplt_reg_2;
  input \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_1 ;
  input sig_reg2sg_tailpntr_updated;
  input m_axi_aclk;
  input sig_pulse_trigger_1;
  input sig_shtdwn_sm_set_cmplt;
  input [0:0]cdma_tvect_out;
  input ch1_delay_cnt_en;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input sig_reg2sg_irqdelay_wren;
  input [0:0]sig_reg2sg_dmacr;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 ;

  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ;
  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_1 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 ;
  wire [0:0]cdma_tvect_out;
  wire ch1_delay_cnt_en;
  wire m_axi_aclk;
  wire sig_pulse_trigger_1;
  wire [0:0]sig_reg2sg_dmacr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_shtdwn_sm_set_cmplt_reg;
  wire sig_shtdwn_sm_set_cmplt_reg_0;
  wire sig_shtdwn_sm_set_cmplt_reg_1;
  wire [0:0]sig_shtdwn_sm_set_cmplt_reg_2;
  wire sig_to_edge_detect_reg_0;

  FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pulse_trigger_1),
        .Q(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h0000F1F0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(sig_shtdwn_sm_set_cmplt),
        .I1(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ),
        .I2(cdma_tvect_out),
        .I3(ch1_delay_cnt_en),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .O(sig_shtdwn_sm_set_cmplt_reg));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_10 
       (.I0(sig_shtdwn_sm_set_cmplt),
        .I1(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ),
        .I2(sig_reg2sg_irqdelay_wren),
        .I3(ch1_delay_cnt_en),
        .O(sig_shtdwn_sm_set_cmplt_reg_0));
  LUT4 #(
    .INIT(16'hEEFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_11 
       (.I0(sig_shtdwn_sm_set_cmplt),
        .I1(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ),
        .I2(sig_reg2sg_dmacr),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 ),
        .O(sig_shtdwn_sm_set_cmplt_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cdma_tvect_out[9]_INST_0 
       (.I0(sig_shtdwn_sm_set_cmplt),
        .I1(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ),
        .O(sig_shtdwn_sm_set_cmplt_reg_2));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_reg2sg_tailpntr_updated),
        .Q(sig_to_edge_detect_reg_0),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_1 ));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_4
   (cdma_tvect_out,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ,
    m_axi_aclk,
    \cdma_tvect_out[10] ,
    sig_to_edge_detect_reg_reg_0,
    \cdma_tvect_out[10]_0 ,
    \cdma_tvect_out[10]_1 ,
    sig_sg2sgcntlr_ftch_idle,
    sig_update_idle_rising);
  output [0:0]cdma_tvect_out;
  input \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ;
  input m_axi_aclk;
  input \cdma_tvect_out[10] ;
  input sig_to_edge_detect_reg_reg_0;
  input \cdma_tvect_out[10]_0 ;
  input \cdma_tvect_out[10]_1 ;
  input sig_sg2sgcntlr_ftch_idle;
  input sig_update_idle_rising;

  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ;
  wire [0:0]cdma_tvect_out;
  wire \cdma_tvect_out[10] ;
  wire \cdma_tvect_out[10]_0 ;
  wire \cdma_tvect_out[10]_1 ;
  wire m_axi_aclk;
  wire sig_pulse_trigger;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_shutdown_idle;
  wire sig_shutdown_idle_rising;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_reg_0;
  wire sig_update_idle_rising;

  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__1 
       (.I0(\cdma_tvect_out[10] ),
        .I1(sig_to_edge_detect_reg_reg_0),
        .I2(sig_to_edge_detect_reg),
        .O(sig_pulse_trigger));
  FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pulse_trigger),
        .Q(sig_shutdown_idle_rising),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ));
  LUT6 #(
    .INIT(64'hBAAAAAAAAAAAAAAA)) 
    \cdma_tvect_out[10]_INST_0 
       (.I0(sig_shutdown_idle_rising),
        .I1(\cdma_tvect_out[10]_0 ),
        .I2(\cdma_tvect_out[10] ),
        .I3(\cdma_tvect_out[10]_1 ),
        .I4(sig_sg2sgcntlr_ftch_idle),
        .I5(sig_update_idle_rising),
        .O(cdma_tvect_out));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_to_edge_detect_reg_i_1__0
       (.I0(sig_to_edge_detect_reg_reg_0),
        .I1(\cdma_tvect_out[10] ),
        .O(sig_shutdown_idle));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shutdown_idle),
        .Q(sig_to_edge_detect_reg),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_5
   (sig_to_edge_detect_reg,
    sig_update_idle_rising,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ,
    sig_sg2sgcntlr_updt_idle,
    m_axi_aclk,
    sig_pulse_trigger);
  output sig_to_edge_detect_reg;
  output sig_update_idle_rising;
  input \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ;
  input sig_sg2sgcntlr_updt_idle;
  input m_axi_aclk;
  input sig_pulse_trigger;

  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ;
  wire m_axi_aclk;
  wire sig_pulse_trigger;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_to_edge_detect_reg;
  wire sig_update_idle_rising;

  FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pulse_trigger),
        .Q(sig_update_idle_rising),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sg2sgcntlr_updt_idle),
        .Q(sig_to_edge_detect_reg),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 ));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_6
   (sig_to_edge_detect_reg,
    sig_halt_request_reg,
    sig_local_hw_reset_reg,
    sig_reg2rst_soft_reset,
    m_axi_aclk,
    sig_pulse_trigger,
    sig_halt_request_reg_0,
    Q);
  output sig_to_edge_detect_reg;
  output sig_halt_request_reg;
  input sig_local_hw_reset_reg;
  input sig_reg2rst_soft_reset;
  input m_axi_aclk;
  input sig_pulse_trigger;
  input sig_halt_request_reg_0;
  input [0:0]Q;

  wire [0:0]Q;
  wire m_axi_aclk;
  wire sig_halt_request_reg;
  wire sig_halt_request_reg_0;
  wire sig_local_hw_reset_reg;
  wire sig_pulse_out;
  wire sig_pulse_trigger;
  wire sig_reg2rst_soft_reset;
  wire sig_to_edge_detect_reg;

  FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pulse_trigger),
        .Q(sig_pulse_out),
        .R(sig_local_hw_reset_reg));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_halt_request_i_1
       (.I0(sig_halt_request_reg_0),
        .I1(sig_pulse_out),
        .I2(Q),
        .I3(sig_local_hw_reset_reg),
        .O(sig_halt_request_reg));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_reg2rst_soft_reset),
        .Q(sig_to_edge_detect_reg),
        .R(sig_local_hw_reset_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reg_module
   (sig_reg2cntlr_sg_mode,
    s_axi_lite_wready,
    rdy,
    arready_i_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    cdma_introut,
    sig_reg2sg_irqthresh_wren,
    sig_reg2sg_irqdelay_wren,
    sg_updt_error,
    sg_ftch_error,
    \GEN_SYNC_WRITE.bvalid_i_reg ,
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ,
    sig_dma_go_reg,
    sig_reg2rst_soft_reset,
    sig_sg_run_reg,
    sig_pulse_trigger,
    sig_reg2sg_dmacr,
    sig_pulse_trigger_0,
    sig_reg2sg_tailpntr_updated,
    sig_sm_clr_idle_ns,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] ,
    ch1_dly_fast_cnt0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    \dmacr_i_reg[26] ,
    \dmacr_i_reg[3] ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    S,
    \taildesc_lsb_int_reg[29] ,
    \dmacr_i_reg[3]_0 ,
    \dmacr_i_reg[3]_1 ,
    \curdesc_lsb_i_reg[31] ,
    dma_cyclic,
    s_axi_lite_wdata_21_sp_1,
    \dmacr_i_reg[3]_2 ,
    \GEN_MM2S.queue_dout_new_reg[31] ,
    s_axi_lite_rdata,
    out,
    s_axi_lite_wdata,
    m_axi_aclk,
    s_axi_lite_aclk,
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2] ,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    sg_ftch_error0,
    SR,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ,
    sig_sgcntl2s2mm_cmd_tvalid,
    s_axi_lite_awaddr,
    sig_sg_run_reg_0,
    sig_sg_run_reg_1,
    idle_reg,
    Q,
    sig_to_edge_detect_reg,
    sg_updt_error_reg,
    sg_updt_error_reg_0,
    sg_updt_error_reg_1,
    sig_to_edge_detect_reg_1,
    cdma_tvect_out,
    sig_sm_clr_idle_reg,
    sig_dm_s2mm_cmd_tready,
    sig_dm_mm2s_cmd_tready,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ,
    dly_irq_reg,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ,
    \ch1_sg_idle1_inferred__0/i__carry__0 ,
    sig_dm_mm2s_sts_tvalid,
    sig_dm_s2mm_sts_tvalid,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[23] ,
    sig_cmd_tag_cntr_reg,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ,
    s_axi_lite_bready,
    s_axi_lite_rready,
    SS,
    s_axi_lite_araddr,
    D);
  output sig_reg2cntlr_sg_mode;
  output s_axi_lite_wready;
  output rdy;
  output arready_i_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output sg_interr_reg;
  output sg_slverr_reg;
  output sg_decerr_reg;
  output cdma_introut;
  output sig_reg2sg_irqthresh_wren;
  output sig_reg2sg_irqdelay_wren;
  output sg_updt_error;
  output sg_ftch_error;
  output \GEN_SYNC_WRITE.bvalid_i_reg ;
  output \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ;
  output sig_dma_go_reg;
  output sig_reg2rst_soft_reset;
  output sig_sg_run_reg;
  output sig_pulse_trigger;
  output [15:0]sig_reg2sg_dmacr;
  output sig_pulse_trigger_0;
  output sig_reg2sg_tailpntr_updated;
  output sig_sm_clr_idle_ns;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] ;
  output ch1_dly_fast_cnt0;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  output \dmacr_i_reg[26] ;
  output \dmacr_i_reg[3] ;
  output \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  output [0:0]S;
  output [23:0]\taildesc_lsb_int_reg[29] ;
  output \dmacr_i_reg[3]_0 ;
  output \dmacr_i_reg[3]_1 ;
  output [25:0]\curdesc_lsb_i_reg[31] ;
  output dma_cyclic;
  output s_axi_lite_wdata_21_sp_1;
  output [62:0]\dmacr_i_reg[3]_2 ;
  output [32:0]\GEN_MM2S.queue_dout_new_reg[31] ;
  output [31:0]s_axi_lite_rdata;
  input out;
  input [31:0]s_axi_lite_wdata;
  input m_axi_aclk;
  input s_axi_lite_aclk;
  input \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2] ;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input sg_interr_reg_0;
  input sg_slverr_reg_0;
  input sg_decerr_reg_0;
  input sg_ftch_error0;
  input [0:0]SR;
  input \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input [3:0]s_axi_lite_awaddr;
  input sig_sg_run_reg_0;
  input sig_sg_run_reg_1;
  input idle_reg;
  input [0:0]Q;
  input sig_to_edge_detect_reg;
  input sg_updt_error_reg;
  input sg_updt_error_reg_0;
  input sg_updt_error_reg_1;
  input sig_to_edge_detect_reg_1;
  input [5:0]cdma_tvect_out;
  input [0:0]sig_sm_clr_idle_reg;
  input sig_dm_s2mm_cmd_tready;
  input sig_dm_mm2s_cmd_tready;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  input [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  input dly_irq_reg;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ;
  input [1:0]\ch1_sg_idle1_inferred__0/i__carry__0 ;
  input sig_dm_mm2s_sts_tvalid;
  input sig_dm_s2mm_sts_tvalid;
  input [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[23] ;
  input [3:0]sig_cmd_tag_cntr_reg;
  input [89:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [0:0]SS;
  input [3:0]s_axi_lite_araddr;
  input [25:0]D;

  wire [25:0]D;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ;
  wire [32:0]\GEN_MM2S.queue_dout_new_reg[31] ;
  wire \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2] ;
  wire [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[23] ;
  wire [7:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ;
  wire \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ;
  wire \GEN_SYNC_WRITE.bvalid_i_reg ;
  wire I_AXI_LITE_n_20;
  wire I_AXI_LITE_n_22;
  wire I_AXI_LITE_n_23;
  wire I_AXI_LITE_n_24;
  wire I_AXI_LITE_n_26;
  wire I_AXI_LITE_n_27;
  wire I_AXI_LITE_n_6;
  wire I_REGISTER_BLOCK_n_129;
  wire I_REGISTER_BLOCK_n_130;
  wire I_REGISTER_BLOCK_n_131;
  wire I_REGISTER_BLOCK_n_140;
  wire I_REGISTER_BLOCK_n_141;
  wire I_REGISTER_BLOCK_n_142;
  wire I_REGISTER_BLOCK_n_143;
  wire I_REGISTER_BLOCK_n_144;
  wire I_REGISTER_BLOCK_n_145;
  wire I_REGISTER_BLOCK_n_146;
  wire I_REGISTER_BLOCK_n_147;
  wire I_REGISTER_BLOCK_n_148;
  wire I_REGISTER_BLOCK_n_149;
  wire I_REGISTER_BLOCK_n_150;
  wire I_REGISTER_BLOCK_n_151;
  wire I_REGISTER_BLOCK_n_152;
  wire I_REGISTER_BLOCK_n_153;
  wire I_REGISTER_BLOCK_n_154;
  wire I_REGISTER_BLOCK_n_155;
  wire I_REGISTER_BLOCK_n_156;
  wire I_REGISTER_BLOCK_n_157;
  wire I_REGISTER_BLOCK_n_158;
  wire I_REGISTER_BLOCK_n_159;
  wire I_REGISTER_BLOCK_n_160;
  wire I_REGISTER_BLOCK_n_161;
  wire I_REGISTER_BLOCK_n_162;
  wire I_REGISTER_BLOCK_n_163;
  wire I_REGISTER_BLOCK_n_2;
  wire I_REGISTER_BLOCK_n_20;
  wire I_REGISTER_BLOCK_n_3;
  wire I_REGISTER_BLOCK_n_75;
  wire I_REGISTER_BLOCK_n_76;
  wire I_REGISTER_BLOCK_n_78;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [89:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ;
  wire arready_i_reg;
  wire [10:0]axi2ip_rdce;
  wire cdma_introut;
  wire [5:0]cdma_tvect_out;
  wire ch1_dly_fast_cnt0;
  wire [1:0]\ch1_sg_idle1_inferred__0/i__carry__0 ;
  wire [25:0]\curdesc_lsb_i_reg[31] ;
  wire dly_irq_reg;
  wire dma_cyclic;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_keyhole_read;
  wire dma_keyhole_write;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[26] ;
  wire \dmacr_i_reg[3] ;
  wire \dmacr_i_reg[3]_0 ;
  wire \dmacr_i_reg[3]_1 ;
  wire [62:0]\dmacr_i_reg[3]_2 ;
  wire idle_reg;
  wire m_axi_aclk;
  wire out;
  wire p_0_in1_in;
  wire rdy;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_arvalid;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wdata_21_sn_1;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_ftch_error;
  wire sg_ftch_error0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sg_updt_error;
  wire sg_updt_error_reg;
  wire sg_updt_error_reg_0;
  wire sg_updt_error_reg_1;
  wire [10:0]sig_axi2ip_wrce;
  wire [3:0]sig_cmd_tag_cntr_reg;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_dma_go_reg;
  wire [6:6]sig_ip2axi_rddata1_out;
  wire sig_ip2axi_rddata__0_n_0;
  wire sig_ip2axi_rddata__1_n_0;
  wire sig_ip2axi_rddata__2_n_0;
  wire sig_ip2axi_rddata__3_n_0;
  wire sig_ip2axi_rddata_n_0;
  wire sig_pulse_trigger;
  wire sig_pulse_trigger_0;
  wire [25:8]sig_reg2cntlr_btt;
  wire [31:8]sig_reg2cntlr_dest_addr;
  wire sig_reg2cntlr_sg_mode;
  wire [31:1]sig_reg2cntlr_src_addr;
  wire sig_reg2rst_soft_reset;
  wire [15:0]sig_reg2sg_dmacr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_irqthresh_wren;
  wire [31:30]sig_reg2sg_taildesc;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_sg_run_reg;
  wire sig_sg_run_reg_0;
  wire sig_sg_run_reg_1;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sm_clr_idle_ns;
  wire [0:0]sig_sm_clr_idle_reg;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_1;
  wire [23:0]\taildesc_lsb_int_reg[29] ;

  assign s_axi_lite_wdata_21_sp_1 = s_axi_lite_wdata_21_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_lite_if I_AXI_LITE
       (.D(sig_ip2axi_rddata1_out),
        .E(I_AXI_LITE_n_6),
        .\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0 (\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2] ),
        .\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 (axi2ip_rdce),
        .\GEN_SYNC_READ.axi2ip_rdce_reg[12]_0 (I_AXI_LITE_n_24),
        .\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_0 ({sig_reg2cntlr_dest_addr[31:27],sig_reg2cntlr_dest_addr[23],sig_reg2cntlr_dest_addr[19:16],sig_reg2cntlr_dest_addr[9:8]}),
        .\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_1 ({sig_reg2cntlr_src_addr[31:27],sig_reg2cntlr_src_addr[20],sig_reg2cntlr_src_addr[17],sig_reg2cntlr_src_addr[9:8],sig_reg2cntlr_src_addr[3:1]}),
        .\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_0 (sg_interr_reg),
        .\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_0 (sg_slverr_reg),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0 (I_REGISTER_BLOCK_n_163),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[10]_0 (I_REGISTER_BLOCK_n_156),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[10]_1 (sg_decerr_reg),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[11]_0 (I_REGISTER_BLOCK_n_155),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0 (I_REGISTER_BLOCK_n_154),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_1 (I_REGISTER_BLOCK_n_153),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_2 (I_REGISTER_BLOCK_n_75),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_3 (I_REGISTER_BLOCK_n_2),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[13]_0 (I_REGISTER_BLOCK_n_151),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[13]_1 (I_REGISTER_BLOCK_n_152),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0 (I_REGISTER_BLOCK_n_150),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1 (I_REGISTER_BLOCK_n_3),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_2 (I_REGISTER_BLOCK_n_76),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]_0 (I_REGISTER_BLOCK_n_149),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 (I_REGISTER_BLOCK_n_148),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[17]_0 (I_REGISTER_BLOCK_n_147),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[18]_0 (I_REGISTER_BLOCK_n_146),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[19]_0 (I_REGISTER_BLOCK_n_145),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0 (I_REGISTER_BLOCK_n_162),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[20]_0 (I_REGISTER_BLOCK_n_144),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[21]_0 (I_REGISTER_BLOCK_n_143),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[22]_0 (I_REGISTER_BLOCK_n_141),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[22]_1 (I_REGISTER_BLOCK_n_142),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0 (I_REGISTER_BLOCK_n_140),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1 (\GEN_SYNC_READ.s_axi_lite_rdata_reg[23] ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_0 (I_REGISTER_BLOCK_n_131),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[24]_1 (I_REGISTER_BLOCK_n_130),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0 ({sig_reg2cntlr_btt[25],sig_reg2cntlr_btt[23],sig_reg2cntlr_btt[21],sig_reg2cntlr_btt[16],sig_reg2cntlr_btt[14:13],sig_reg2cntlr_btt[9:8]}),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1 (I_REGISTER_BLOCK_n_129),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_0 (I_REGISTER_BLOCK_n_78),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0 (sig_reg2rst_soft_reset),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_1 (I_REGISTER_BLOCK_n_161),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 (sig_reg2sg_dmacr[15:8]),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 (\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2 ({sig_reg2sg_taildesc,\taildesc_lsb_int_reg[29] [23:21],\taildesc_lsb_int_reg[29] [19:5],\taildesc_lsb_int_reg[29] [3:1]}),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3 ({\curdesc_lsb_i_reg[31] [25:21],\curdesc_lsb_i_reg[31] [19],\curdesc_lsb_i_reg[31] [15:12],\curdesc_lsb_i_reg[31] [9:8],\curdesc_lsb_i_reg[31] [5:1]}),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_4 (sig_ip2axi_rddata__3_n_0),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[3]_0 (I_REGISTER_BLOCK_n_160),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0 (I_REGISTER_BLOCK_n_159),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1 (I_REGISTER_BLOCK_n_20),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0 (I_REGISTER_BLOCK_n_158),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_1 (dma_slverr_reg),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0 (I_REGISTER_BLOCK_n_157),
        .\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0 (\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0 (I_AXI_LITE_n_23),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_0 (I_AXI_LITE_n_22),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_1 (\GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[4]_0 (p_0_in1_in),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0 (I_AXI_LITE_n_20),
        .\GEN_SYNC_WRITE.bvalid_i_reg_0 (\GEN_SYNC_WRITE.bvalid_i_reg ),
        .\GEN_SYNC_WRITE.rdy_reg_0 (rdy),
        .Q(Q),
        .arready_i_reg_0(arready_i_reg),
        .dma_cyclic(dma_cyclic),
        .dma_keyhole_read(dma_keyhole_read),
        .dma_keyhole_write(dma_keyhole_write),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata({s_axi_lite_wdata[22:21],s_axi_lite_wdata[19:18],s_axi_lite_wdata[16],s_axi_lite_wdata[6],s_axi_lite_wdata[4],s_axi_lite_wdata[2]}),
        .\s_axi_lite_wdata[21] (s_axi_lite_wdata_21_sn_1),
        .s_axi_lite_wdata_4_sp_1(I_AXI_LITE_n_27),
        .s_axi_lite_wdata_6_sp_1(I_AXI_LITE_n_26),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .sig_axi2ip_wrce({sig_axi2ip_wrce[10],sig_axi2ip_wrce[2],sig_axi2ip_wrce[0]}),
        .sig_reg2sg_dmacr({sig_reg2sg_dmacr[7],sig_reg2sg_dmacr[5:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_register I_REGISTER_BLOCK
       (.D(sig_ip2axi_rddata1_out),
        .E(p_0_in1_in),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_DMACR_SG.sig_err_irqen_reg_reg_0 (I_REGISTER_BLOCK_n_3),
        .\GEN_DMACR_SG.sig_ioc_irqen_reg_reg_0 (I_REGISTER_BLOCK_n_2),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 (\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [7:1]),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_2 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ),
        .\GEN_MM2S.queue_dout_new_reg[31] (\GEN_MM2S.queue_dout_new_reg[31] ),
        .\GEN_SYNC_READ.axi2ip_rdce_reg[6] (I_REGISTER_BLOCK_n_156),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] ({axi2ip_rdce[10],axi2ip_rdce[8],axi2ip_rdce[6],axi2ip_rdce[4],axi2ip_rdce[2:0]}),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[6] (I_AXI_LITE_n_24),
        .Q({sig_reg2sg_taildesc,\taildesc_lsb_int_reg[29] }),
        .S(S),
        .SR(SR),
        .SS(SS),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ),
        .cdma_introut(cdma_introut),
        .cdma_tvect_out(cdma_tvect_out),
        .ch1_dly_fast_cnt0(ch1_dly_fast_cnt0),
        .\ch1_sg_idle1_inferred__0/i__carry__0 (\ch1_sg_idle1_inferred__0/i__carry__0 ),
        .\curdesc_lsb_i_reg[12]_0 (I_REGISTER_BLOCK_n_154),
        .\curdesc_lsb_i_reg[13]_0 (I_REGISTER_BLOCK_n_151),
        .\curdesc_lsb_i_reg[16]_0 (I_REGISTER_BLOCK_n_148),
        .\curdesc_lsb_i_reg[17]_0 (I_REGISTER_BLOCK_n_147),
        .\curdesc_lsb_i_reg[23]_0 (I_REGISTER_BLOCK_n_140),
        .\curdesc_lsb_i_reg[24]_0 (I_REGISTER_BLOCK_n_131),
        .\curdesc_lsb_i_reg[31]_0 (\curdesc_lsb_i_reg[31] ),
        .\curdesc_lsb_i_reg[31]_1 (D),
        .dly_irq_reg_0(I_REGISTER_BLOCK_n_152),
        .dly_irq_reg_1(dly_irq_reg),
        .dma_cyclic(dma_cyclic),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(dma_decerr_reg_0),
        .dma_interr_reg_0(I_REGISTER_BLOCK_n_20),
        .dma_keyhole_read(dma_keyhole_read),
        .dma_keyhole_write(dma_keyhole_write),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_0),
        .\dmacr_i_reg[26]_0 (\dmacr_i_reg[26] ),
        .\dmacr_i_reg[2]_0 (I_AXI_LITE_n_23),
        .\dmacr_i_reg[3]_0 (sig_reg2cntlr_sg_mode),
        .\dmacr_i_reg[3]_1 (\dmacr_i_reg[3] ),
        .\dmacr_i_reg[3]_2 (\dmacr_i_reg[3]_0 ),
        .\dmacr_i_reg[3]_3 (\dmacr_i_reg[3]_1 ),
        .\dmacr_i_reg[3]_4 (\dmacr_i_reg[3]_2 ),
        .\dmacr_i_reg[4]_0 (I_AXI_LITE_n_27),
        .\dmacr_i_reg[6]_0 (I_AXI_LITE_n_26),
        .err_irq_reg_0(I_REGISTER_BLOCK_n_76),
        .idle_reg_0(idle_reg),
        .ioc_irq_reg_0(I_REGISTER_BLOCK_n_75),
        .ioc_irq_reg_1(I_AXI_LITE_n_22),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .sg_decerr_reg_0(sg_decerr_reg),
        .sg_decerr_reg_1(sg_decerr_reg_0),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_ftch_error_reg_0(sg_ftch_error),
        .sg_interr_reg_0(sg_interr_reg),
        .sg_interr_reg_1(sg_interr_reg_0),
        .sg_slverr_reg_0(sg_slverr_reg),
        .sg_slverr_reg_1(sg_slverr_reg_0),
        .sg_updt_error_reg_0(sg_updt_error),
        .sg_updt_error_reg_1(sg_updt_error_reg),
        .sg_updt_error_reg_2(sg_updt_error_reg_0),
        .sg_updt_error_reg_3(sg_updt_error_reg_1),
        .sig_axi2ip_wrce({sig_axi2ip_wrce[10],sig_axi2ip_wrce[2],sig_axi2ip_wrce[0]}),
        .\sig_btt_register_reg[11]_0 (I_REGISTER_BLOCK_n_155),
        .\sig_btt_register_reg[15]_0 (I_REGISTER_BLOCK_n_149),
        .\sig_btt_register_reg[1]_0 (I_REGISTER_BLOCK_n_162),
        .\sig_btt_register_reg[25]_0 ({sig_reg2cntlr_btt[25],sig_reg2cntlr_btt[23],sig_reg2cntlr_btt[21],sig_reg2cntlr_btt[16],sig_reg2cntlr_btt[14:13],sig_reg2cntlr_btt[9:8]}),
        .\sig_btt_register_reg[3]_0 (I_REGISTER_BLOCK_n_160),
        .\sig_btt_register_reg[4]_0 (I_REGISTER_BLOCK_n_159),
        .\sig_btt_register_reg[5]_0 (I_REGISTER_BLOCK_n_158),
        .\sig_btt_register_reg[7]_0 (I_REGISTER_BLOCK_n_157),
        .sig_cmd_tag_cntr_reg(sig_cmd_tag_cntr_reg),
        .\sig_da_register_lsb_reg[0]_0 (I_REGISTER_BLOCK_n_163),
        .\sig_da_register_lsb_reg[0]_1 (I_AXI_LITE_n_6),
        .\sig_da_register_lsb_reg[12]_0 (I_REGISTER_BLOCK_n_153),
        .\sig_da_register_lsb_reg[20]_0 (I_REGISTER_BLOCK_n_144),
        .\sig_da_register_lsb_reg[21]_0 (I_REGISTER_BLOCK_n_143),
        .\sig_da_register_lsb_reg[22]_0 (I_REGISTER_BLOCK_n_141),
        .\sig_da_register_lsb_reg[24]_0 (I_REGISTER_BLOCK_n_130),
        .\sig_da_register_lsb_reg[25]_0 (I_REGISTER_BLOCK_n_129),
        .\sig_da_register_lsb_reg[2]_0 (I_REGISTER_BLOCK_n_161),
        .\sig_da_register_lsb_reg[31]_0 ({sig_reg2cntlr_dest_addr[31:27],sig_reg2cntlr_dest_addr[23],sig_reg2cntlr_dest_addr[19:16],sig_reg2cntlr_dest_addr[9:8]}),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_cmd_tready(sig_dm_s2mm_cmd_tready),
        .sig_dm_s2mm_sts_tvalid(sig_dm_s2mm_sts_tvalid),
        .sig_dma_go_reg_0(sig_dma_go_reg),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_pulse_trigger_0(sig_pulse_trigger_0),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_reg2sg_dmacr(sig_reg2sg_dmacr),
        .sig_reg2sg_irqdelay_wren(sig_reg2sg_irqdelay_wren),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .\sig_sa_register_lsb_reg[0]_0 (I_AXI_LITE_n_20),
        .\sig_sa_register_lsb_reg[14]_0 (I_REGISTER_BLOCK_n_150),
        .\sig_sa_register_lsb_reg[18]_0 (I_REGISTER_BLOCK_n_146),
        .\sig_sa_register_lsb_reg[19]_0 (I_REGISTER_BLOCK_n_145),
        .\sig_sa_register_lsb_reg[22]_0 (I_REGISTER_BLOCK_n_142),
        .\sig_sa_register_lsb_reg[31]_0 ({sig_reg2cntlr_src_addr[31:27],sig_reg2cntlr_src_addr[20],sig_reg2cntlr_src_addr[17],sig_reg2cntlr_src_addr[9:8],sig_reg2cntlr_src_addr[3:1]}),
        .sig_sg_run_reg(sig_sg_run_reg),
        .sig_sg_run_reg_0(sig_sg_run_reg_0),
        .sig_sg_run_reg_1(sig_sg_run_reg_1),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sm_clr_idle_ns(sig_sm_clr_idle_ns),
        .sig_sm_clr_idle_reg(sig_sm_clr_idle_reg),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .sig_to_edge_detect_reg_1(sig_to_edge_detect_reg_1),
        .\taildesc_lsb_int_reg[26]_0 (I_REGISTER_BLOCK_n_78));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    sig_ip2axi_rddata
       (.I0(axi2ip_rdce[0]),
        .I1(axi2ip_rdce[1]),
        .I2(axi2ip_rdce[2]),
        .I3(axi2ip_rdce[3]),
        .I4(axi2ip_rdce[4]),
        .O(sig_ip2axi_rddata_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    sig_ip2axi_rddata__0
       (.I0(axi2ip_rdce[0]),
        .I1(axi2ip_rdce[1]),
        .I2(axi2ip_rdce[2]),
        .I3(axi2ip_rdce[3]),
        .I4(axi2ip_rdce[4]),
        .O(sig_ip2axi_rddata__0_n_0));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    sig_ip2axi_rddata__1
       (.I0(axi2ip_rdce[5]),
        .I1(axi2ip_rdce[6]),
        .I2(axi2ip_rdce[7]),
        .I3(axi2ip_rdce[8]),
        .I4(axi2ip_rdce[9]),
        .I5(axi2ip_rdce[10]),
        .O(sig_ip2axi_rddata__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    sig_ip2axi_rddata__2
       (.I0(axi2ip_rdce[5]),
        .I1(axi2ip_rdce[6]),
        .I2(axi2ip_rdce[7]),
        .I3(axi2ip_rdce[8]),
        .I4(axi2ip_rdce[9]),
        .I5(axi2ip_rdce[10]),
        .O(sig_ip2axi_rddata__2_n_0));
  LUT4 #(
    .INIT(16'h0012)) 
    sig_ip2axi_rddata__3
       (.I0(sig_ip2axi_rddata_n_0),
        .I1(sig_ip2axi_rddata__0_n_0),
        .I2(sig_ip2axi_rddata__1_n_0),
        .I3(sig_ip2axi_rddata__2_n_0),
        .O(sig_ip2axi_rddata__3_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_register
   (\dmacr_i_reg[3]_0 ,
    dma_keyhole_write,
    \GEN_DMACR_SG.sig_ioc_irqen_reg_reg_0 ,
    \GEN_DMACR_SG.sig_err_irqen_reg_reg_0 ,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    cdma_introut,
    sig_reg2sg_irqthresh_wren,
    sig_reg2sg_irqdelay_wren,
    sg_updt_error_reg_0,
    sg_ftch_error_reg_0,
    sig_dma_go_reg_0,
    sig_reg2rst_soft_reset,
    dma_cyclic,
    dma_keyhole_read,
    sig_sg_run_reg,
    sig_pulse_trigger,
    dma_interr_reg_0,
    sig_reg2sg_dmacr,
    sig_pulse_trigger_0,
    sig_reg2sg_tailpntr_updated,
    sig_sm_clr_idle_ns,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] ,
    ch1_dly_fast_cnt0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    \dmacr_i_reg[26]_0 ,
    \dmacr_i_reg[3]_1 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    S,
    Q,
    \dmacr_i_reg[3]_2 ,
    \dmacr_i_reg[3]_3 ,
    ioc_irq_reg_0,
    err_irq_reg_0,
    D,
    \taildesc_lsb_int_reg[26]_0 ,
    \curdesc_lsb_i_reg[31]_0 ,
    \sig_sa_register_lsb_reg[31]_0 ,
    \sig_da_register_lsb_reg[31]_0 ,
    \sig_da_register_lsb_reg[25]_0 ,
    \sig_da_register_lsb_reg[24]_0 ,
    \curdesc_lsb_i_reg[24]_0 ,
    \sig_btt_register_reg[25]_0 ,
    \curdesc_lsb_i_reg[23]_0 ,
    \sig_da_register_lsb_reg[22]_0 ,
    \sig_sa_register_lsb_reg[22]_0 ,
    \sig_da_register_lsb_reg[21]_0 ,
    \sig_da_register_lsb_reg[20]_0 ,
    \sig_sa_register_lsb_reg[19]_0 ,
    \sig_sa_register_lsb_reg[18]_0 ,
    \curdesc_lsb_i_reg[17]_0 ,
    \curdesc_lsb_i_reg[16]_0 ,
    \sig_btt_register_reg[15]_0 ,
    \sig_sa_register_lsb_reg[14]_0 ,
    \curdesc_lsb_i_reg[13]_0 ,
    dly_irq_reg_0,
    \sig_da_register_lsb_reg[12]_0 ,
    \curdesc_lsb_i_reg[12]_0 ,
    \sig_btt_register_reg[11]_0 ,
    \GEN_SYNC_READ.axi2ip_rdce_reg[6] ,
    \sig_btt_register_reg[7]_0 ,
    \sig_btt_register_reg[5]_0 ,
    \sig_btt_register_reg[4]_0 ,
    \sig_btt_register_reg[3]_0 ,
    \sig_da_register_lsb_reg[2]_0 ,
    \sig_btt_register_reg[1]_0 ,
    \sig_da_register_lsb_reg[0]_0 ,
    \dmacr_i_reg[3]_4 ,
    \GEN_MM2S.queue_dout_new_reg[31] ,
    out,
    sig_axi2ip_wrce,
    s_axi_lite_wdata,
    m_axi_aclk,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    sg_interr_reg_1,
    sg_slverr_reg_1,
    sg_decerr_reg_1,
    E,
    sg_ftch_error0,
    SR,
    \dmacr_i_reg[2]_0 ,
    \dmacr_i_reg[6]_0 ,
    \dmacr_i_reg[4]_0 ,
    sig_sgcntl2s2mm_cmd_tvalid,
    sig_sg_run_reg_0,
    sig_sg_run_reg_1,
    idle_reg_0,
    sig_to_edge_detect_reg,
    sg_updt_error_reg_1,
    sg_updt_error_reg_2,
    sg_updt_error_reg_3,
    sig_to_edge_detect_reg_1,
    cdma_tvect_out,
    sig_sm_clr_idle_reg,
    sig_dm_s2mm_cmd_tready,
    sig_dm_mm2s_cmd_tready,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ,
    dly_irq_reg_1,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_2 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ,
    \ch1_sg_idle1_inferred__0/i__carry__0 ,
    sig_dm_mm2s_sts_tvalid,
    sig_dm_s2mm_sts_tvalid,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[6] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[24] ,
    sig_cmd_tag_cntr_reg,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ,
    SS,
    ioc_irq_reg_1,
    \curdesc_lsb_i_reg[31]_1 ,
    \sig_sa_register_lsb_reg[0]_0 ,
    \sig_da_register_lsb_reg[0]_1 );
  output \dmacr_i_reg[3]_0 ;
  output dma_keyhole_write;
  output \GEN_DMACR_SG.sig_ioc_irqen_reg_reg_0 ;
  output \GEN_DMACR_SG.sig_err_irqen_reg_reg_0 ;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output sg_interr_reg_0;
  output sg_slverr_reg_0;
  output sg_decerr_reg_0;
  output cdma_introut;
  output sig_reg2sg_irqthresh_wren;
  output sig_reg2sg_irqdelay_wren;
  output sg_updt_error_reg_0;
  output sg_ftch_error_reg_0;
  output sig_dma_go_reg_0;
  output sig_reg2rst_soft_reset;
  output dma_cyclic;
  output dma_keyhole_read;
  output sig_sg_run_reg;
  output sig_pulse_trigger;
  output dma_interr_reg_0;
  output [15:0]sig_reg2sg_dmacr;
  output sig_pulse_trigger_0;
  output sig_reg2sg_tailpntr_updated;
  output sig_sm_clr_idle_ns;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] ;
  output ch1_dly_fast_cnt0;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  output \dmacr_i_reg[26]_0 ;
  output \dmacr_i_reg[3]_1 ;
  output \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  output [0:0]S;
  output [25:0]Q;
  output \dmacr_i_reg[3]_2 ;
  output \dmacr_i_reg[3]_3 ;
  output ioc_irq_reg_0;
  output err_irq_reg_0;
  output [0:0]D;
  output \taildesc_lsb_int_reg[26]_0 ;
  output [25:0]\curdesc_lsb_i_reg[31]_0 ;
  output [11:0]\sig_sa_register_lsb_reg[31]_0 ;
  output [11:0]\sig_da_register_lsb_reg[31]_0 ;
  output \sig_da_register_lsb_reg[25]_0 ;
  output \sig_da_register_lsb_reg[24]_0 ;
  output \curdesc_lsb_i_reg[24]_0 ;
  output [7:0]\sig_btt_register_reg[25]_0 ;
  output \curdesc_lsb_i_reg[23]_0 ;
  output \sig_da_register_lsb_reg[22]_0 ;
  output \sig_sa_register_lsb_reg[22]_0 ;
  output \sig_da_register_lsb_reg[21]_0 ;
  output \sig_da_register_lsb_reg[20]_0 ;
  output \sig_sa_register_lsb_reg[19]_0 ;
  output \sig_sa_register_lsb_reg[18]_0 ;
  output \curdesc_lsb_i_reg[17]_0 ;
  output \curdesc_lsb_i_reg[16]_0 ;
  output \sig_btt_register_reg[15]_0 ;
  output \sig_sa_register_lsb_reg[14]_0 ;
  output \curdesc_lsb_i_reg[13]_0 ;
  output dly_irq_reg_0;
  output \sig_da_register_lsb_reg[12]_0 ;
  output \curdesc_lsb_i_reg[12]_0 ;
  output \sig_btt_register_reg[11]_0 ;
  output \GEN_SYNC_READ.axi2ip_rdce_reg[6] ;
  output \sig_btt_register_reg[7]_0 ;
  output \sig_btt_register_reg[5]_0 ;
  output \sig_btt_register_reg[4]_0 ;
  output \sig_btt_register_reg[3]_0 ;
  output \sig_da_register_lsb_reg[2]_0 ;
  output \sig_btt_register_reg[1]_0 ;
  output \sig_da_register_lsb_reg[0]_0 ;
  output [62:0]\dmacr_i_reg[3]_4 ;
  output [32:0]\GEN_MM2S.queue_dout_new_reg[31] ;
  input out;
  input [2:0]sig_axi2ip_wrce;
  input [31:0]s_axi_lite_wdata;
  input m_axi_aclk;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input sg_interr_reg_1;
  input sg_slverr_reg_1;
  input sg_decerr_reg_1;
  input [0:0]E;
  input sg_ftch_error0;
  input [0:0]SR;
  input \dmacr_i_reg[2]_0 ;
  input \dmacr_i_reg[6]_0 ;
  input \dmacr_i_reg[4]_0 ;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input sig_sg_run_reg_0;
  input sig_sg_run_reg_1;
  input idle_reg_0;
  input sig_to_edge_detect_reg;
  input sg_updt_error_reg_1;
  input sg_updt_error_reg_2;
  input sg_updt_error_reg_3;
  input sig_to_edge_detect_reg_1;
  input [5:0]cdma_tvect_out;
  input [0:0]sig_sm_clr_idle_reg;
  input sig_dm_s2mm_cmd_tready;
  input sig_dm_mm2s_cmd_tready;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  input [6:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ;
  input dly_irq_reg_1;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_2 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ;
  input [1:0]\ch1_sg_idle1_inferred__0/i__carry__0 ;
  input sig_dm_mm2s_sts_tvalid;
  input sig_dm_s2mm_sts_tvalid;
  input \GEN_SYNC_READ.s_axi_lite_rdata_reg[6] ;
  input [6:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] ;
  input [3:0]sig_cmd_tag_cntr_reg;
  input [89:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ;
  input [0:0]SS;
  input ioc_irq_reg_1;
  input [25:0]\curdesc_lsb_i_reg[31]_1 ;
  input [0:0]\sig_sa_register_lsb_reg[0]_0 ;
  input [0:0]\sig_da_register_lsb_reg[0]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0 ;
  wire \GEN_DMACR_SG.sig_err_irqen_reg_reg_0 ;
  wire \GEN_DMACR_SG.sig_ioc_irqen_reg_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  wire [6:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_2 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_12_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9_n_0 ;
  wire [32:0]\GEN_MM2S.queue_dout_new_reg[31] ;
  wire \GEN_SYNC_READ.axi2ip_rdce_reg[6] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4_n_0 ;
  wire [6:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[6] ;
  wire [25:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [89:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ;
  wire cdma_introut;
  wire [5:0]cdma_tvect_out;
  wire ch1_dly_fast_cnt0;
  wire [1:0]\ch1_sg_idle1_inferred__0/i__carry__0 ;
  wire curdesc_lsb_i;
  wire curdesc_lsb_i1;
  wire \curdesc_lsb_i_reg[12]_0 ;
  wire \curdesc_lsb_i_reg[13]_0 ;
  wire \curdesc_lsb_i_reg[16]_0 ;
  wire \curdesc_lsb_i_reg[17]_0 ;
  wire \curdesc_lsb_i_reg[23]_0 ;
  wire \curdesc_lsb_i_reg[24]_0 ;
  wire [25:0]\curdesc_lsb_i_reg[31]_0 ;
  wire [25:0]\curdesc_lsb_i_reg[31]_1 ;
  wire currdesc_updated_i_1_n_0;
  wire currdesc_updated_i_2_n_0;
  wire dly_irq_i_1_n_0;
  wire dly_irq_reg_0;
  wire dly_irq_reg_1;
  wire dma_cyclic;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_interr_i_1_n_0;
  wire dma_interr_reg_0;
  wire dma_keyhole_read;
  wire dma_keyhole_write;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i_reg[26]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[3]_0 ;
  wire \dmacr_i_reg[3]_1 ;
  wire \dmacr_i_reg[3]_2 ;
  wire \dmacr_i_reg[3]_3 ;
  wire [62:0]\dmacr_i_reg[3]_4 ;
  wire \dmacr_i_reg[4]_0 ;
  wire \dmacr_i_reg[6]_0 ;
  wire err_irq_i_1_n_0;
  wire err_irq_i_2_n_0;
  wire err_irq_reg_0;
  wire error_d1;
  wire error_d1_i_1_n_0;
  wire error_pointer_set;
  wire idle_i_1_n_0;
  wire idle_reg_0;
  wire idle_reg_n_0;
  wire introut0;
  wire ioc_irq_i_1_n_0;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire irqdelay_wren0;
  wire irqdelay_wren_i_2_n_0;
  wire irqdelay_wren_i_3_n_0;
  wire irqdelay_wren_i_4_n_0;
  wire irqthresh_wren0;
  wire irqthresh_wren_i_2_n_0;
  wire irqthresh_wren_i_3_n_0;
  wire irqthresh_wren_i_4_n_0;
  wire m_axi_aclk;
  wire out;
  wire [31:0]s_axi_lite_wdata;
  wire sg_decerr_reg_0;
  wire sg_decerr_reg_1;
  wire sg_ftch_error0;
  wire sg_ftch_error_reg_0;
  wire sg_interr_reg_0;
  wire sg_interr_reg_1;
  wire sg_slverr_reg_0;
  wire sg_slverr_reg_1;
  wire sg_updt_error0;
  wire sg_updt_error_reg_0;
  wire sg_updt_error_reg_1;
  wire sg_updt_error_reg_2;
  wire sg_updt_error_reg_3;
  wire [2:0]sig_axi2ip_wrce;
  wire sig_btt_register_del;
  wire \sig_btt_register_reg[11]_0 ;
  wire \sig_btt_register_reg[15]_0 ;
  wire \sig_btt_register_reg[1]_0 ;
  wire [7:0]\sig_btt_register_reg[25]_0 ;
  wire \sig_btt_register_reg[3]_0 ;
  wire \sig_btt_register_reg[4]_0 ;
  wire \sig_btt_register_reg[5]_0 ;
  wire \sig_btt_register_reg[7]_0 ;
  wire [3:0]sig_cmd_tag_cntr_reg;
  wire \sig_da_register_lsb_reg[0]_0 ;
  wire [0:0]\sig_da_register_lsb_reg[0]_1 ;
  wire \sig_da_register_lsb_reg[12]_0 ;
  wire \sig_da_register_lsb_reg[20]_0 ;
  wire \sig_da_register_lsb_reg[21]_0 ;
  wire \sig_da_register_lsb_reg[22]_0 ;
  wire \sig_da_register_lsb_reg[24]_0 ;
  wire \sig_da_register_lsb_reg[25]_0 ;
  wire \sig_da_register_lsb_reg[2]_0 ;
  wire [11:0]\sig_da_register_lsb_reg[31]_0 ;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_dma_go_i_1_n_0;
  wire sig_dma_go_reg_0;
  wire sig_pulse_trigger;
  wire sig_pulse_trigger_0;
  wire [24:0]sig_reg2cntlr_btt;
  wire [26:0]sig_reg2cntlr_dest_addr;
  wire [26:0]sig_reg2cntlr_src_addr;
  wire sig_reg2rst_soft_reset;
  wire [15:0]sig_reg2sg_dmacr;
  wire [13:13]sig_reg2sg_dmasr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_reg2sgcntlr_currdesc_updated;
  wire [0:0]\sig_sa_register_lsb_reg[0]_0 ;
  wire \sig_sa_register_lsb_reg[14]_0 ;
  wire \sig_sa_register_lsb_reg[18]_0 ;
  wire \sig_sa_register_lsb_reg[19]_0 ;
  wire \sig_sa_register_lsb_reg[22]_0 ;
  wire [11:0]\sig_sa_register_lsb_reg[31]_0 ;
  wire sig_sg_run_reg;
  wire sig_sg_run_reg_0;
  wire sig_sg_run_reg_1;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sm_clr_idle_ns;
  wire [0:0]sig_sm_clr_idle_reg;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_1;
  wire \taildesc_lsb_int_reg[26]_0 ;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;

  LUT2 #(
    .INIT(4'h2)) 
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1 
       (.I0(sig_reg2rst_soft_reset),
        .I1(sig_to_edge_detect_reg),
        .O(sig_pulse_trigger));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__0 
       (.I0(tailpntr_updated_d2),
        .I1(tailpntr_updated_d1),
        .I2(sig_to_edge_detect_reg_1),
        .O(sig_pulse_trigger_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_sig_sts_sm_state[0]_i_2 
       (.I0(\dmacr_i_reg[3]_0 ),
        .I1(sig_dm_s2mm_sts_tvalid),
        .O(\dmacr_i_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_sig_sts_sm_state[0]_i_3 
       (.I0(\dmacr_i_reg[3]_0 ),
        .I1(sig_dm_mm2s_sts_tvalid),
        .O(\dmacr_i_reg[3]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DMACR_SG.sig_dly_irqen_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[13]),
        .Q(\GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0 ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DMACR_SG.sig_err_irqen_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[14]),
        .Q(\GEN_DMACR_SG.sig_err_irqen_reg_reg_0 ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DMACR_SG.sig_ioc_irqen_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[12]),
        .Q(\GEN_DMACR_SG.sig_ioc_irqen_reg_reg_0 ),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .I2(dly_irq_reg_1),
        .I3(sig_reg2sg_dmasr),
        .O(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAB)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(ch1_dly_fast_cnt0),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 [2]),
        .I4(sig_reg2sg_dmacr[11]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_12 
       (.I0(sig_reg2sg_dmacr[12]),
        .I1(sig_reg2sg_dmacr[9]),
        .I2(sig_reg2sg_dmacr[13]),
        .I3(sig_reg2sg_dmacr[8]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 [6]),
        .I3(sig_reg2sg_dmacr[15]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 [5]),
        .I5(sig_reg2sg_dmacr[14]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(sig_reg2sg_dmasr),
        .I1(dly_irq_reg_1),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_2 ),
        .O(ch1_dly_fast_cnt0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 
       (.I0(sig_reg2sg_dmacr[10]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 [0]),
        .I3(sig_reg2sg_dmacr[9]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ),
        .O(\dmacr_i_reg[26]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8 
       (.I0(sig_reg2sg_dmacr[10]),
        .I1(sig_reg2sg_dmacr[14]),
        .I2(sig_reg2sg_dmacr[11]),
        .I3(sig_reg2sg_dmacr[15]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_12_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9 
       (.I0(sig_reg2sg_dmacr[12]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 [3]),
        .I2(sig_reg2sg_dmacr[13]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 [4]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[0]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .I3(sig_reg2cntlr_src_addr[0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .I5(sig_reg2cntlr_btt[0]),
        .O(\sig_da_register_lsb_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .I1(sig_reg2cntlr_src_addr[10]),
        .I2(Q[4]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [3]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.axi2ip_rdce_reg[6] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[10]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .I2(sig_reg2cntlr_btt[10]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2 
       (.I0(sig_reg2cntlr_btt[11]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .I3(sig_reg2cntlr_src_addr[11]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .I5(sig_reg2cntlr_dest_addr[11]),
        .O(\sig_btt_register_reg[11]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 
       (.I0(\curdesc_lsb_i_reg[31]_0 [6]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [2]),
        .I2(sig_reg2cntlr_btt[12]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .O(\curdesc_lsb_i_reg[12]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[12]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .I2(sig_reg2cntlr_src_addr[12]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .O(\sig_da_register_lsb_reg[12]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3 
       (.I0(\curdesc_lsb_i_reg[31]_0 [7]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [2]),
        .I2(sig_reg2cntlr_src_addr[13]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .O(\curdesc_lsb_i_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4 
       (.I0(sig_reg2sg_dmasr),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [1]),
        .I2(\GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [0]),
        .I4(sig_reg2cntlr_dest_addr[13]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .O(dly_irq_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3 
       (.I0(sig_reg2cntlr_src_addr[14]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .I2(sig_reg2cntlr_dest_addr[14]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .O(\sig_sa_register_lsb_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2 
       (.I0(sig_reg2cntlr_btt[15]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .I3(sig_reg2cntlr_src_addr[15]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .I5(sig_reg2cntlr_dest_addr[15]),
        .O(\sig_btt_register_reg[15]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3 
       (.I0(\curdesc_lsb_i_reg[31]_0 [10]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [2]),
        .I2(sig_reg2cntlr_src_addr[16]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .O(\curdesc_lsb_i_reg[16]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2 
       (.I0(\curdesc_lsb_i_reg[31]_0 [11]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [2]),
        .I2(sig_reg2cntlr_btt[17]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .O(\curdesc_lsb_i_reg[17]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2 
       (.I0(sig_reg2cntlr_src_addr[18]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .I2(sig_reg2cntlr_btt[18]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .O(\sig_sa_register_lsb_reg[18]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2 
       (.I0(sig_reg2cntlr_src_addr[19]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .I2(sig_reg2cntlr_btt[19]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .O(\sig_sa_register_lsb_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 
       (.I0(sig_reg2cntlr_btt[1]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .I2(idle_reg_n_0),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [1]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .I5(sig_reg2cntlr_dest_addr[1]),
        .O(\sig_btt_register_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[20]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .I2(sig_reg2cntlr_btt[20]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .O(\sig_da_register_lsb_reg[20]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[21]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .I2(sig_reg2cntlr_src_addr[21]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .O(\sig_da_register_lsb_reg[21]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[22]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .I2(sig_reg2cntlr_btt[22]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .O(\sig_da_register_lsb_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4 
       (.I0(sig_reg2cntlr_src_addr[22]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [2]),
        .I3(\curdesc_lsb_i_reg[31]_0 [16]),
        .I4(sig_reg2sg_dmacr[6]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [0]),
        .O(\sig_sa_register_lsb_reg[22]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2 
       (.I0(\curdesc_lsb_i_reg[31]_0 [17]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [2]),
        .I2(sig_reg2cntlr_src_addr[23]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .O(\curdesc_lsb_i_reg[23]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2 
       (.I0(\curdesc_lsb_i_reg[31]_0 [18]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [2]),
        .I2(sig_reg2cntlr_btt[24]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .O(\curdesc_lsb_i_reg[24]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[24]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .I2(sig_reg2cntlr_src_addr[24]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .O(\sig_da_register_lsb_reg[24]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[25]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .I2(sig_reg2cntlr_src_addr[25]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .O(\sig_da_register_lsb_reg[25]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2 
       (.I0(Q[20]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [3]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [2]),
        .I3(\curdesc_lsb_i_reg[31]_0 [20]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3_n_0 ),
        .O(\taildesc_lsb_int_reg[26]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3 
       (.I0(sig_reg2cntlr_src_addr[26]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .I2(sig_reg2cntlr_dest_addr[26]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[2]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .I2(sig_reg2cntlr_btt[2]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .O(\sig_da_register_lsb_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2 
       (.I0(sig_reg2cntlr_btt[3]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .I2(\dmacr_i_reg[3]_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .I5(sig_reg2cntlr_dest_addr[3]),
        .O(\sig_btt_register_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2 
       (.I0(sig_reg2cntlr_btt[4]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .I3(sig_reg2cntlr_src_addr[4]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .I5(sig_reg2cntlr_dest_addr[4]),
        .O(\sig_btt_register_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2 
       (.I0(sig_reg2cntlr_btt[5]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .I3(sig_reg2cntlr_src_addr[5]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .I5(sig_reg2cntlr_dest_addr[5]),
        .O(\sig_btt_register_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[6] ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4_n_0 ),
        .O(D));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 
       (.I0(\curdesc_lsb_i_reg[31]_0 [0]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [2]),
        .I2(sig_reg2cntlr_btt[6]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[6]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .I2(sig_reg2cntlr_src_addr[6]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4 
       (.I0(dma_decerr_reg_0),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [1]),
        .I2(dma_cyclic),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [0]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [3]),
        .I5(Q[0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2 
       (.I0(sig_reg2cntlr_btt[7]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [6]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [4]),
        .I3(sig_reg2cntlr_src_addr[7]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] [5]),
        .I5(sig_reg2cntlr_dest_addr[7]),
        .O(\sig_btt_register_reg[7]_0 ));
  FDRE \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(E),
        .Q(tailpntr_updated_d1),
        .R(out));
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[0]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [64]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[0]),
        .O(\dmacr_i_reg[3]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[10]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [74]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[10]),
        .O(\dmacr_i_reg[3]_4 [10]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[11]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [75]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[11]),
        .O(\dmacr_i_reg[3]_4 [11]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[12]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [76]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[12]),
        .O(\dmacr_i_reg[3]_4 [12]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[13]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [77]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_btt_register_reg[25]_0 [2]),
        .O(\dmacr_i_reg[3]_4 [13]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[14]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [78]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_btt_register_reg[25]_0 [3]),
        .O(\dmacr_i_reg[3]_4 [14]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[15]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [79]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[15]),
        .O(\dmacr_i_reg[3]_4 [15]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[16]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [80]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_btt_register_reg[25]_0 [4]),
        .O(\dmacr_i_reg[3]_4 [16]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[17]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [81]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[17]),
        .O(\dmacr_i_reg[3]_4 [17]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[18]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [82]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[18]),
        .O(\dmacr_i_reg[3]_4 [18]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[19]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [83]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[19]),
        .O(\dmacr_i_reg[3]_4 [19]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[1]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [65]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[1]),
        .O(\dmacr_i_reg[3]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[20]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [84]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[20]),
        .O(\dmacr_i_reg[3]_4 [20]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[21]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [85]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_btt_register_reg[25]_0 [5]),
        .O(\dmacr_i_reg[3]_4 [21]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[22]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [86]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[22]),
        .O(\dmacr_i_reg[3]_4 [22]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [87]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_btt_register_reg[25]_0 [6]),
        .O(\dmacr_i_reg[3]_4 [23]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[24]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [88]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[24]),
        .O(\dmacr_i_reg[3]_4 [24]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[25]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [89]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_btt_register_reg[25]_0 [7]),
        .O(\dmacr_i_reg[3]_4 [25]));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[26]_i_1 
       (.I0(dma_keyhole_read),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[26]_i_1__0 
       (.I0(dma_keyhole_write),
        .O(\dmacr_i_reg[3]_4 [26]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[2]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [66]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[2]),
        .O(\dmacr_i_reg[3]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [0]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[0]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [32]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[0]),
        .O(\dmacr_i_reg[3]_4 [27]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [1]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_sa_register_lsb_reg[31]_0 [0]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [33]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[1]),
        .O(\dmacr_i_reg[3]_4 [28]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [2]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_sa_register_lsb_reg[31]_0 [1]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [34]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[2]),
        .O(\dmacr_i_reg[3]_4 [29]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [3]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_sa_register_lsb_reg[31]_0 [2]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [35]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[3]),
        .O(\dmacr_i_reg[3]_4 [30]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [4]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[4]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [36]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[4]),
        .O(\dmacr_i_reg[3]_4 [31]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [67]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[3]),
        .O(\dmacr_i_reg[3]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [5]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[5]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [37]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[5]),
        .O(\dmacr_i_reg[3]_4 [32]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [6]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[6]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [38]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[6]),
        .O(\dmacr_i_reg[3]_4 [33]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [7]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[7]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [39]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[7]),
        .O(\dmacr_i_reg[3]_4 [34]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [8]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_sa_register_lsb_reg[31]_0 [3]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [40]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_da_register_lsb_reg[31]_0 [0]),
        .O(\dmacr_i_reg[3]_4 [35]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [9]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_sa_register_lsb_reg[31]_0 [4]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [41]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_da_register_lsb_reg[31]_0 [1]),
        .O(\dmacr_i_reg[3]_4 [36]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [10]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[10]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [42]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[10]),
        .O(\dmacr_i_reg[3]_4 [37]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [11]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[11]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [43]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[11]),
        .O(\dmacr_i_reg[3]_4 [38]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [12]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[12]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [44]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[12]),
        .O(\dmacr_i_reg[3]_4 [39]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [13]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[13]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [45]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[13]),
        .O(\dmacr_i_reg[3]_4 [40]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [14]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[14]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [46]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[14]),
        .O(\dmacr_i_reg[3]_4 [41]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [68]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[4]),
        .O(\dmacr_i_reg[3]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [15]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[15]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [47]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[15]),
        .O(\dmacr_i_reg[3]_4 [42]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [16]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[16]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [48]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_da_register_lsb_reg[31]_0 [2]),
        .O(\dmacr_i_reg[3]_4 [43]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [17]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_sa_register_lsb_reg[31]_0 [5]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [49]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_da_register_lsb_reg[31]_0 [3]),
        .O(\dmacr_i_reg[3]_4 [44]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [18]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[18]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [50]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_da_register_lsb_reg[31]_0 [4]),
        .O(\dmacr_i_reg[3]_4 [45]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [19]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[19]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [51]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_da_register_lsb_reg[31]_0 [5]),
        .O(\dmacr_i_reg[3]_4 [46]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [20]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_sa_register_lsb_reg[31]_0 [6]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [52]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[20]),
        .O(\dmacr_i_reg[3]_4 [47]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [21]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[21]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [53]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[21]),
        .O(\dmacr_i_reg[3]_4 [48]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [22]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[22]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [54]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[22]),
        .O(\dmacr_i_reg[3]_4 [49]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [23]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[23]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [55]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_da_register_lsb_reg[31]_0 [6]),
        .O(\dmacr_i_reg[3]_4 [50]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [24]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[24]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [56]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[24]),
        .O(\dmacr_i_reg[3]_4 [51]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [69]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[5]),
        .O(\dmacr_i_reg[3]_4 [5]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [25]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[25]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [57]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[25]),
        .O(\dmacr_i_reg[3]_4 [52]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [26]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_src_addr[26]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [58]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_dest_addr[26]),
        .O(\dmacr_i_reg[3]_4 [53]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [27]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_sa_register_lsb_reg[31]_0 [7]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [59]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_da_register_lsb_reg[31]_0 [7]),
        .O(\dmacr_i_reg[3]_4 [54]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [28]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_sa_register_lsb_reg[31]_0 [8]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__2 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [60]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_da_register_lsb_reg[31]_0 [8]),
        .O(\dmacr_i_reg[3]_4 [55]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [29]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_sa_register_lsb_reg[31]_0 [9]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [61]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_da_register_lsb_reg[31]_0 [9]),
        .O(\dmacr_i_reg[3]_4 [56]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [30]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_sa_register_lsb_reg[31]_0 [10]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [62]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_da_register_lsb_reg[31]_0 [10]),
        .O(\dmacr_i_reg[3]_4 [57]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [31]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_sa_register_lsb_reg[31]_0 [11]),
        .O(\GEN_MM2S.queue_dout_new_reg[31] [32]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [63]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_da_register_lsb_reg[31]_0 [11]),
        .O(\dmacr_i_reg[3]_4 [58]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_1 
       (.I0(\dmacr_i_reg[3]_0 ),
        .I1(sig_cmd_tag_cntr_reg[0]),
        .O(\dmacr_i_reg[3]_4 [59]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[68]_i_1 
       (.I0(\dmacr_i_reg[3]_0 ),
        .I1(sig_cmd_tag_cntr_reg[1]),
        .O(\dmacr_i_reg[3]_4 [60]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[69]_i_1 
       (.I0(\dmacr_i_reg[3]_0 ),
        .I1(sig_cmd_tag_cntr_reg[2]),
        .O(\dmacr_i_reg[3]_4 [61]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [70]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[6]),
        .O(\dmacr_i_reg[3]_4 [6]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[70]_i_2 
       (.I0(\dmacr_i_reg[3]_0 ),
        .I1(sig_cmd_tag_cntr_reg[3]),
        .O(\dmacr_i_reg[3]_4 [62]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [71]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_reg2cntlr_btt[7]),
        .O(\dmacr_i_reg[3]_4 [7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [72]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_btt_register_reg[25]_0 [0]),
        .O(\dmacr_i_reg[3]_4 [8]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[9]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] [73]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(\sig_btt_register_reg[25]_0 [1]),
        .O(\dmacr_i_reg[3]_4 [9]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF8)) 
    \curdesc_lsb_i[31]_i_2 
       (.I0(sig_axi2ip_wrce[1]),
        .I1(idle_reg_n_0),
        .I2(sig_sgcntl2s2mm_cmd_tvalid),
        .I3(sg_updt_error_reg_0),
        .I4(sg_ftch_error_reg_0),
        .I5(error_pointer_set),
        .O(curdesc_lsb_i));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[10] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [4]),
        .Q(\curdesc_lsb_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[11] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [5]),
        .Q(\curdesc_lsb_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[12] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [6]),
        .Q(\curdesc_lsb_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[13] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [7]),
        .Q(\curdesc_lsb_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[14] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [8]),
        .Q(\curdesc_lsb_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[15] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [9]),
        .Q(\curdesc_lsb_i_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [10]),
        .Q(\curdesc_lsb_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [11]),
        .Q(\curdesc_lsb_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [12]),
        .Q(\curdesc_lsb_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [13]),
        .Q(\curdesc_lsb_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [14]),
        .Q(\curdesc_lsb_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [15]),
        .Q(\curdesc_lsb_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [16]),
        .Q(\curdesc_lsb_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [17]),
        .Q(\curdesc_lsb_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [18]),
        .Q(\curdesc_lsb_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [19]),
        .Q(\curdesc_lsb_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [20]),
        .Q(\curdesc_lsb_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [21]),
        .Q(\curdesc_lsb_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [22]),
        .Q(\curdesc_lsb_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [23]),
        .Q(\curdesc_lsb_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [24]),
        .Q(\curdesc_lsb_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [25]),
        .Q(\curdesc_lsb_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [0]),
        .Q(\curdesc_lsb_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[7] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [1]),
        .Q(\curdesc_lsb_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[8] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [2]),
        .Q(\curdesc_lsb_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[9] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\curdesc_lsb_i_reg[31]_1 [3]),
        .Q(\curdesc_lsb_i_reg[31]_0 [3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000045404040)) 
    currdesc_updated_i_1
       (.I0(SR),
        .I1(sig_reg2sgcntlr_currdesc_updated),
        .I2(error_pointer_set),
        .I3(sig_axi2ip_wrce[1]),
        .I4(idle_reg_n_0),
        .I5(currdesc_updated_i_2_n_0),
        .O(currdesc_updated_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    currdesc_updated_i_2
       (.I0(error_pointer_set),
        .I1(sg_ftch_error_reg_0),
        .I2(sg_updt_error_reg_0),
        .I3(sig_sgcntl2s2mm_cmd_tvalid),
        .O(currdesc_updated_i_2_n_0));
  FDRE currdesc_updated_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(currdesc_updated_i_1_n_0),
        .Q(sig_reg2sgcntlr_currdesc_updated),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CEEE0000)) 
    dly_irq_i_1
       (.I0(sig_reg2sg_dmasr),
        .I1(dly_irq_reg_1),
        .I2(ioc_irq_reg_1),
        .I3(s_axi_lite_wdata[13]),
        .I4(\dmacr_i_reg[3]_0 ),
        .I5(out),
        .O(dly_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dly_irq_i_1_n_0),
        .Q(sig_reg2sg_dmasr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hFFE2)) 
    dma_interr_i_1
       (.I0(cdma_tvect_out[2]),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(cdma_tvect_out[5]),
        .I3(dma_interr_reg_0),
        .O(dma_interr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_interr_i_1_n_0),
        .Q(dma_interr_reg_0),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(out));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[16]),
        .Q(sig_reg2sg_dmacr[0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[17]),
        .Q(sig_reg2sg_dmacr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[18]),
        .Q(sig_reg2sg_dmacr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[19]),
        .Q(sig_reg2sg_dmacr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[20]),
        .Q(sig_reg2sg_dmacr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[21]),
        .Q(sig_reg2sg_dmacr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[22]),
        .Q(sig_reg2sg_dmacr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[23]),
        .Q(sig_reg2sg_dmacr[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[24]),
        .Q(sig_reg2sg_dmacr[8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[25]),
        .Q(sig_reg2sg_dmacr[9]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[26]),
        .Q(sig_reg2sg_dmacr[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[27]),
        .Q(sig_reg2sg_dmacr[11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[28]),
        .Q(sig_reg2sg_dmacr[12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[29]),
        .Q(sig_reg2sg_dmacr[13]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_0 ),
        .Q(sig_reg2rst_soft_reset),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[30]),
        .Q(sig_reg2sg_dmacr[14]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[31]),
        .Q(sig_reg2sg_dmacr[15]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[3]),
        .Q(\dmacr_i_reg[3]_0 ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[4]_0 ),
        .Q(dma_keyhole_read),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[5]),
        .Q(dma_keyhole_write),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[6]_0 ),
        .Q(dma_cyclic),
        .R(out));
  LUT5 #(
    .INIT(32'h777F000F)) 
    err_irq_i_1
       (.I0(s_axi_lite_wdata[14]),
        .I1(ioc_irq_reg_1),
        .I2(error_d1),
        .I3(err_irq_i_2_n_0),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    err_irq_i_2
       (.I0(dma_decerr_reg_0),
        .I1(dma_slverr_reg_0),
        .I2(dma_interr_reg_0),
        .I3(sg_slverr_reg_0),
        .I4(sg_interr_reg_0),
        .I5(sg_decerr_reg_0),
        .O(err_irq_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    error_d1_i_1
       (.I0(sg_decerr_reg_0),
        .I1(sg_interr_reg_0),
        .I2(sg_slverr_reg_0),
        .I3(dma_interr_reg_0),
        .I4(dma_slverr_reg_0),
        .I5(dma_decerr_reg_0),
        .O(error_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    error_d1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(error_d1_i_1_n_0),
        .Q(error_d1),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hE)) 
    error_pointer_set_i_1
       (.I0(sg_ftch_error_reg_0),
        .I1(sg_updt_error_reg_0),
        .O(curdesc_lsb_i1));
  FDRE #(
    .INIT(1'b0)) 
    error_pointer_set_reg
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(curdesc_lsb_i1),
        .Q(error_pointer_set),
        .R(SR));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_1
       (.I0(Q[25]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__0 [1]),
        .I2(Q[24]),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__0 [0]),
        .O(S));
  LUT5 #(
    .INIT(32'h0000EFEA)) 
    idle_i_1
       (.I0(idle_reg_n_0),
        .I1(cdma_tvect_out[3]),
        .I2(\dmacr_i_reg[3]_0 ),
        .I3(cdma_tvect_out[0]),
        .I4(idle_reg_0),
        .O(idle_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(idle_i_1_n_0),
        .Q(idle_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    introut_i_1
       (.I0(\GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0 ),
        .I1(sig_reg2sg_dmasr),
        .I2(ioc_irq_reg_0),
        .I3(\GEN_DMACR_SG.sig_ioc_irqen_reg_reg_0 ),
        .I4(err_irq_reg_0),
        .I5(\GEN_DMACR_SG.sig_err_irqen_reg_reg_0 ),
        .O(introut0));
  FDRE introut_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(introut0),
        .Q(cdma_introut),
        .R(out));
  LUT6 #(
    .INIT(64'hF7FFF777F0FFF000)) 
    ioc_irq_i_1
       (.I0(s_axi_lite_wdata[12]),
        .I1(ioc_irq_reg_1),
        .I2(cdma_tvect_out[4]),
        .I3(\dmacr_i_reg[3]_0 ),
        .I4(cdma_tvect_out[1]),
        .I5(ioc_irq_reg_0),
        .O(ioc_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ioc_irq_i_1_n_0),
        .Q(ioc_irq_reg_0),
        .R(out));
  LUT4 #(
    .INIT(16'hA8AA)) 
    irqdelay_wren_i_1
       (.I0(sig_axi2ip_wrce[0]),
        .I1(irqdelay_wren_i_2_n_0),
        .I2(irqdelay_wren_i_3_n_0),
        .I3(irqdelay_wren_i_4_n_0),
        .O(irqdelay_wren0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqdelay_wren_i_2
       (.I0(sig_reg2sg_dmacr[8]),
        .I1(s_axi_lite_wdata[24]),
        .I2(s_axi_lite_wdata[26]),
        .I3(sig_reg2sg_dmacr[10]),
        .I4(s_axi_lite_wdata[25]),
        .I5(sig_reg2sg_dmacr[9]),
        .O(irqdelay_wren_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqdelay_wren_i_3
       (.I0(sig_reg2sg_dmacr[11]),
        .I1(s_axi_lite_wdata[27]),
        .I2(s_axi_lite_wdata[29]),
        .I3(sig_reg2sg_dmacr[13]),
        .I4(s_axi_lite_wdata[28]),
        .I5(sig_reg2sg_dmacr[12]),
        .O(irqdelay_wren_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irqdelay_wren_i_4
       (.I0(sig_reg2sg_dmacr[15]),
        .I1(s_axi_lite_wdata[31]),
        .I2(sig_reg2sg_dmacr[14]),
        .I3(s_axi_lite_wdata[30]),
        .O(irqdelay_wren_i_4_n_0));
  FDRE irqdelay_wren_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irqdelay_wren0),
        .Q(sig_reg2sg_irqdelay_wren),
        .R(out));
  LUT4 #(
    .INIT(16'hA8AA)) 
    irqthresh_wren_i_1
       (.I0(sig_axi2ip_wrce[0]),
        .I1(irqthresh_wren_i_2_n_0),
        .I2(irqthresh_wren_i_3_n_0),
        .I3(irqthresh_wren_i_4_n_0),
        .O(irqthresh_wren0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqthresh_wren_i_2
       (.I0(sig_reg2sg_dmacr[0]),
        .I1(s_axi_lite_wdata[16]),
        .I2(s_axi_lite_wdata[18]),
        .I3(sig_reg2sg_dmacr[2]),
        .I4(s_axi_lite_wdata[17]),
        .I5(sig_reg2sg_dmacr[1]),
        .O(irqthresh_wren_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqthresh_wren_i_3
       (.I0(sig_reg2sg_dmacr[3]),
        .I1(s_axi_lite_wdata[19]),
        .I2(s_axi_lite_wdata[20]),
        .I3(sig_reg2sg_dmacr[4]),
        .I4(s_axi_lite_wdata[21]),
        .I5(sig_reg2sg_dmacr[5]),
        .O(irqthresh_wren_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irqthresh_wren_i_4
       (.I0(sig_reg2sg_dmacr[7]),
        .I1(s_axi_lite_wdata[23]),
        .I2(sig_reg2sg_dmacr[6]),
        .I3(s_axi_lite_wdata[22]),
        .O(irqthresh_wren_i_4_n_0));
  FDRE irqthresh_wren_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irqthresh_wren0),
        .Q(sig_reg2sg_irqthresh_wren),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    sg_decerr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sg_decerr_reg_1),
        .Q(sg_decerr_reg_0),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    sg_ftch_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sg_ftch_error0),
        .Q(sg_ftch_error_reg_0),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    sg_interr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sg_interr_reg_1),
        .Q(sg_interr_reg_0),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    sg_slverr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sg_slverr_reg_1),
        .Q(sg_slverr_reg_0),
        .R(out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sg_updt_error_i_1
       (.I0(dma_decerr_reg_0),
        .I1(dma_slverr_reg_0),
        .I2(dma_interr_reg_0),
        .I3(sg_updt_error_reg_1),
        .I4(sg_updt_error_reg_2),
        .I5(sg_updt_error_reg_3),
        .O(sg_updt_error0));
  FDRE #(
    .INIT(1'b0)) 
    sg_updt_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sg_updt_error0),
        .Q(sg_updt_error_reg_0),
        .R(out));
  FDRE sig_btt_register_del_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi2ip_wrce[2]),
        .Q(sig_btt_register_del),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[0]),
        .Q(sig_reg2cntlr_btt[0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[10]),
        .Q(sig_reg2cntlr_btt[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[11]),
        .Q(sig_reg2cntlr_btt[11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[12]),
        .Q(sig_reg2cntlr_btt[12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[13]),
        .Q(\sig_btt_register_reg[25]_0 [2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[14]),
        .Q(\sig_btt_register_reg[25]_0 [3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[15]),
        .Q(sig_reg2cntlr_btt[15]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[16]),
        .Q(\sig_btt_register_reg[25]_0 [4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[17]),
        .Q(sig_reg2cntlr_btt[17]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[18]),
        .Q(sig_reg2cntlr_btt[18]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[19]),
        .Q(sig_reg2cntlr_btt[19]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[1]),
        .Q(sig_reg2cntlr_btt[1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[20]),
        .Q(sig_reg2cntlr_btt[20]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[21]),
        .Q(\sig_btt_register_reg[25]_0 [5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[22]),
        .Q(sig_reg2cntlr_btt[22]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[23]),
        .Q(\sig_btt_register_reg[25]_0 [6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[24]),
        .Q(sig_reg2cntlr_btt[24]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[25]),
        .Q(\sig_btt_register_reg[25]_0 [7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[2]),
        .Q(sig_reg2cntlr_btt[2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[3]),
        .Q(sig_reg2cntlr_btt[3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[4]),
        .Q(sig_reg2cntlr_btt[4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[5]),
        .Q(sig_reg2cntlr_btt[5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[6]),
        .Q(sig_reg2cntlr_btt[6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[7]),
        .Q(sig_reg2cntlr_btt[7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[8]),
        .Q(\sig_btt_register_reg[25]_0 [0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[9]),
        .Q(\sig_btt_register_reg[25]_0 [1]),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_cmd_tag_cntr[3]_i_2 
       (.I0(\dmacr_i_reg[3]_0 ),
        .I1(sig_sg_run_reg_1),
        .O(\dmacr_i_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[0]),
        .Q(sig_reg2cntlr_dest_addr[0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[10]),
        .Q(sig_reg2cntlr_dest_addr[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[11]),
        .Q(sig_reg2cntlr_dest_addr[11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[12]),
        .Q(sig_reg2cntlr_dest_addr[12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[13]),
        .Q(sig_reg2cntlr_dest_addr[13]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[14]),
        .Q(sig_reg2cntlr_dest_addr[14]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[15]),
        .Q(sig_reg2cntlr_dest_addr[15]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[16] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\sig_da_register_lsb_reg[31]_0 [2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[17] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\sig_da_register_lsb_reg[31]_0 [3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[18] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\sig_da_register_lsb_reg[31]_0 [4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[19] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\sig_da_register_lsb_reg[31]_0 [5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[1]),
        .Q(sig_reg2cntlr_dest_addr[1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[20] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[20]),
        .Q(sig_reg2cntlr_dest_addr[20]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[21] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[21]),
        .Q(sig_reg2cntlr_dest_addr[21]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[22] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[22]),
        .Q(sig_reg2cntlr_dest_addr[22]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[23] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\sig_da_register_lsb_reg[31]_0 [6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[24] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[24]),
        .Q(sig_reg2cntlr_dest_addr[24]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[25] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[25]),
        .Q(sig_reg2cntlr_dest_addr[25]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[26] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[26]),
        .Q(sig_reg2cntlr_dest_addr[26]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[27] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[27]),
        .Q(\sig_da_register_lsb_reg[31]_0 [7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[28] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[28]),
        .Q(\sig_da_register_lsb_reg[31]_0 [8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[29] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[29]),
        .Q(\sig_da_register_lsb_reg[31]_0 [9]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[2]),
        .Q(sig_reg2cntlr_dest_addr[2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[30] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[30]),
        .Q(\sig_da_register_lsb_reg[31]_0 [10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[31] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[31]),
        .Q(\sig_da_register_lsb_reg[31]_0 [11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[3]),
        .Q(sig_reg2cntlr_dest_addr[3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[4]),
        .Q(sig_reg2cntlr_dest_addr[4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[5]),
        .Q(sig_reg2cntlr_dest_addr[5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[6]),
        .Q(sig_reg2cntlr_dest_addr[6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[7]),
        .Q(sig_reg2cntlr_dest_addr[7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\sig_da_register_lsb_reg[31]_0 [0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_da_register_lsb_reg[0]_1 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\sig_da_register_lsb_reg[31]_0 [1]),
        .R(out));
  LUT4 #(
    .INIT(16'h00AE)) 
    sig_dma_go_i_1
       (.I0(sig_dma_go_reg_0),
        .I1(sig_axi2ip_wrce[2]),
        .I2(sig_btt_register_del),
        .I3(idle_reg_0),
        .O(sig_dma_go_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dma_go_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_dma_go_i_1_n_0),
        .Q(sig_dma_go_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(sig_reg2cntlr_src_addr[0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(sig_reg2cntlr_src_addr[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(sig_reg2cntlr_src_addr[11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(sig_reg2cntlr_src_addr[12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(sig_reg2cntlr_src_addr[13]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(sig_reg2cntlr_src_addr[14]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(sig_reg2cntlr_src_addr[15]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[16] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(sig_reg2cntlr_src_addr[16]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[17] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\sig_sa_register_lsb_reg[31]_0 [5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[18] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(sig_reg2cntlr_src_addr[18]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[19] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(sig_reg2cntlr_src_addr[19]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\sig_sa_register_lsb_reg[31]_0 [0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[20] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\sig_sa_register_lsb_reg[31]_0 [6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[21] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(sig_reg2cntlr_src_addr[21]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[22] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(sig_reg2cntlr_src_addr[22]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[23] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(sig_reg2cntlr_src_addr[23]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[24] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(sig_reg2cntlr_src_addr[24]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[25] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(sig_reg2cntlr_src_addr[25]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[26] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(sig_reg2cntlr_src_addr[26]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[27] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(\sig_sa_register_lsb_reg[31]_0 [7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[28] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(\sig_sa_register_lsb_reg[31]_0 [8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[29] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(\sig_sa_register_lsb_reg[31]_0 [9]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\sig_sa_register_lsb_reg[31]_0 [1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[30] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(\sig_sa_register_lsb_reg[31]_0 [10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[31] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(\sig_sa_register_lsb_reg[31]_0 [11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\sig_sa_register_lsb_reg[31]_0 [2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(sig_reg2cntlr_src_addr[4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(sig_reg2cntlr_src_addr[5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(sig_reg2cntlr_src_addr[6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(sig_reg2cntlr_src_addr[7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\sig_sa_register_lsb_reg[31]_0 [3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_sa_register_lsb_reg[0]_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\sig_sa_register_lsb_reg[31]_0 [4]),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    sig_sg_run_i_1
       (.I0(sig_sg_run_reg_0),
        .I1(sig_reg2sgcntlr_currdesc_updated),
        .I2(\dmacr_i_reg[3]_0 ),
        .I3(sig_sg_run_reg_1),
        .O(sig_sg_run_reg));
  LUT5 #(
    .INIT(32'h20000000)) 
    sig_sm_clr_idle_i_1
       (.I0(sig_sm_clr_idle_reg),
        .I1(\dmacr_i_reg[3]_0 ),
        .I2(sig_dma_go_reg_0),
        .I3(sig_dm_s2mm_cmd_tready),
        .I4(sig_dm_mm2s_cmd_tready),
        .O(sig_sm_clr_idle_ns));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_to_edge_detect_reg_i_1
       (.I0(tailpntr_updated_d1),
        .I1(tailpntr_updated_d2),
        .O(sig_reg2sg_tailpntr_updated));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[10]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[11]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[12]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[13]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[14]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[15]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[16]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[17]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[18]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[19]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[20]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[21]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[22]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[23]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[24]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[25]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[26]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[27]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[28]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[29]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[30]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[31]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[6]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[7]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[8]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_int_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[9]),
        .Q(Q[3]),
        .R(SR));
  FDRE tailpntr_updated_d2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(tailpntr_updated_d1),
        .Q(tailpntr_updated_d2),
        .R(out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reset
   (out,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_0 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg_0 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_0 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ,
    sig_to_edge_detect_reg,
    sig_rst2s2mm_halt,
    SS,
    sig_rst2dm_resetn,
    SR,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_1 ,
    sig_sm_state0,
    sig_mm2s_status_reg0,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_1 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_2 ,
    \s_axi_lite_awaddr[4] ,
    sig_halt_request_reg_0,
    sig_halt_request_reg_1,
    Q,
    m_axi_aclk,
    sig_reg2rst_soft_reset,
    s_axi_lite_aclk,
    sig_pulse_trigger,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    sig_sgcntl2rst_halt_cmplt,
    sig_cntlr2rst_halt_cmplt,
    sig_halt_cmplt_reg_0,
    s_axi_lite_aresetn,
    sig_reg2cntlr_sg_mode,
    idle_reg,
    sig_sgcntl2reg_idle_clr,
    cdma_tvect_out,
    ptr_queue_full,
    sig_sgcntl2sg_updptr_tlast,
    \dmacr_i_reg[16] ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr,
    rdy,
    sig_sgcntl2s2mm_halt,
    sig_rst2all_stop_request,
    sig_s_h_halt_reg);
  output out;
  output \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_0 ;
  output \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg_0 ;
  output \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_0 ;
  output \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ;
  output sig_to_edge_detect_reg;
  output sig_rst2s2mm_halt;
  output [0:0]SS;
  output sig_rst2dm_resetn;
  output [0:0]SR;
  output \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_1 ;
  output sig_sm_state0;
  output sig_mm2s_status_reg0;
  output [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ;
  output [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_1 ;
  output [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_2 ;
  output \s_axi_lite_awaddr[4] ;
  output sig_halt_request_reg_0;
  output sig_halt_request_reg_1;
  output [0:0]Q;
  input m_axi_aclk;
  input sig_reg2rst_soft_reset;
  input s_axi_lite_aclk;
  input sig_pulse_trigger;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input sig_sgcntl2rst_halt_cmplt;
  input sig_cntlr2rst_halt_cmplt;
  input sig_halt_cmplt_reg_0;
  input s_axi_lite_aresetn;
  input sig_reg2cntlr_sg_mode;
  input idle_reg;
  input sig_sgcntl2reg_idle_clr;
  input [0:0]cdma_tvect_out;
  input ptr_queue_full;
  input sig_sgcntl2sg_updptr_tlast;
  input \dmacr_i_reg[16] ;
  input [2:0]s_axi_lite_wdata;
  input [3:0]s_axi_lite_awaddr;
  input rdy;
  input sig_sgcntl2s2mm_halt;
  input sig_rst2all_stop_request;
  input sig_s_h_halt_reg;

  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_1 ;
  wire [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_2 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg0 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1 ;
  wire [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_1 ;
  wire [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2_n_0 ;
  wire I_SOFT_RST_POS_EDGE_DTCT_n_1;
  wire I_SOFT_RST_PULSEGEN_n_0;
  wire I_SOFT_RST_PULSEGEN_n_2;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]cdma_tvect_out;
  wire \dmacr_i_reg[16] ;
  wire idle_reg;
  wire m_axi_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire ptr_queue_full;
  wire rdy;
  wire s_axi_lite_aclk;
  wire s_axi_lite_aresetn;
  wire [3:0]s_axi_lite_awaddr;
  wire \s_axi_lite_awaddr[4] ;
  wire [2:0]s_axi_lite_wdata;
  wire sig_axi_por2rst;
  wire sig_axi_por2rst_out;
  wire sig_axi_por2rst_out_i_2_n_0;
  wire sig_axi_por_reg1;
  wire sig_axi_por_reg2;
  wire sig_axi_por_reg3;
  wire sig_axi_por_reg4;
  wire sig_axi_por_reg5;
  wire sig_axi_por_reg6;
  wire sig_axi_por_reg7;
  wire sig_axi_por_reg8;
  wire sig_axilite_por_reg1;
  wire sig_axilite_por_reg2;
  wire sig_axilite_por_reg3;
  wire sig_axilite_por_reg4;
  wire sig_axilite_por_reg5;
  wire sig_axilite_por_reg6;
  wire sig_axilite_por_reg7;
  wire sig_axilite_por_reg8;
  wire sig_cntlr2rst_halt_cmplt;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_composite_cntlr_reset;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_composite_reg_reset;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_composite_sg_reset_n;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_composite_sgcntlr_reset;
  wire sig_dm_soft_reset_n;
  wire sig_halt_cmplt;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_request_reg_0;
  wire sig_halt_request_reg_1;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_lite_bside_hw_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_lite_cside_hw_reset_reg;
  wire sig_local_hw_reset_reg;
  wire sig_local_hw_reset_reg0;
  wire sig_mm2s_status_reg0;
  wire sig_pulse_trigger;
  wire sig_reg2cntlr_sg_mode;
  wire sig_reg2rst_soft_reset;
  wire sig_rst2all_stop_request;
  wire sig_rst2dm_resetn;
  wire sig_rst2s2mm_halt;
  wire sig_s_h_halt_reg;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntl2s2mm_halt;
  wire sig_sgcntl2sg_updptr_tlast;
  wire sig_sm_state0;
  wire sig_soft_reset;
  wire sig_to_edge_detect_reg;

  assign \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg_0  = sig_composite_cntlr_reset;
  assign \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_0  = sig_composite_reg_reset;
  assign \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0  = sig_composite_sg_reset_n;
  assign \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_0  = sig_composite_sgcntlr_reset;
  assign out = sig_lite_bside_hw_reset_reg;
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_SOFT_RST_PULSEGEN_n_2),
        .Q(sig_composite_cntlr_reset),
        .S(sig_axi_por2rst_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_SOFT_RST_PULSEGEN_n_2),
        .Q(sig_composite_reg_reset),
        .S(sig_axi_por2rst_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg0 ),
        .Q(sig_composite_sg_reset_n),
        .R(sig_axi_por2rst_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_SOFT_RST_PULSEGEN_n_2),
        .Q(sig_composite_sgcntlr_reset),
        .S(sig_axi_por2rst_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1 ),
        .Q(sig_dm_soft_reset_n),
        .R(sig_axi_por2rst_out));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1 
       (.I0(sig_axilite_por_reg4),
        .I1(sig_axilite_por_reg2),
        .I2(sig_axilite_por_reg8),
        .I3(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2_n_0 ),
        .O(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2 
       (.I0(sig_axilite_por_reg6),
        .I1(sig_axilite_por_reg3),
        .I2(s_axi_lite_aresetn),
        .I3(sig_axilite_por_reg7),
        .I4(sig_axilite_por_reg5),
        .I5(sig_axilite_por_reg1),
        .O(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0 ),
        .Q(sig_lite_bside_hw_reset_reg),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0 ),
        .Q(sig_lite_cside_hw_reset_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1 
       (.I0(s_axi_lite_aresetn),
        .O(sig_local_hw_reset_reg0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_local_hw_reset_reg0),
        .Q(sig_local_hw_reset_reg),
        .S(sig_axi_por2rst_out));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 
       (.I0(sig_composite_sg_reset_n),
        .O(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hFFE2)) 
    \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(sig_rst2s2mm_halt),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_sgcntl2s2mm_halt),
        .I3(sig_rst2all_stop_request),
        .O(sig_halt_request_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hFFE2)) 
    \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(sig_rst2s2mm_halt),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_sgcntl2s2mm_halt),
        .I3(sig_s_h_halt_reg),
        .O(sig_halt_request_reg_1));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1 
       (.I0(s_axi_lite_awaddr[2]),
        .I1(s_axi_lite_awaddr[3]),
        .I2(s_axi_lite_awaddr[0]),
        .I3(s_axi_lite_awaddr[1]),
        .I4(sig_lite_bside_hw_reset_reg),
        .I5(rdy),
        .O(\s_axi_lite_awaddr[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized0 I_SOFT_RST_CLR_PULSE
       (.\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]_0 (Q),
        .Q(sig_soft_reset),
        .m_axi_aclk(m_axi_aclk),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_6 I_SOFT_RST_POS_EDGE_DTCT
       (.Q(sig_soft_reset),
        .m_axi_aclk(m_axi_aclk),
        .sig_halt_request_reg(I_SOFT_RST_POS_EDGE_DTCT_n_1),
        .sig_halt_request_reg_0(sig_rst2s2mm_halt),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen I_SOFT_RST_PULSEGEN
       (.\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0 (I_SOFT_RST_PULSEGEN_n_2),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg0 (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg0 ),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1 (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1 ),
        .Q(sig_soft_reset),
        .m_axi_aclk(m_axi_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_halt_cmplt(sig_halt_cmplt),
        .sig_halt_cmplt_reg(sig_rst2s2mm_halt),
        .sig_halt_cmplt_reg_0(sig_halt_cmplt_reg_0),
        .sig_halt_cmplt_reg_reg(I_SOFT_RST_PULSEGEN_n_0),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt));
  LUT3 #(
    .INIT(8'h8F)) 
    \counter[7]_i_1 
       (.I0(m_axi_sg_rlast),
        .I1(m_axi_sg_rvalid),
        .I2(sig_composite_sg_reset_n),
        .O(SS));
  LUT2 #(
    .INIT(4'hB)) 
    \curdesc_lsb_i[31]_i_1 
       (.I0(sig_composite_reg_reset),
        .I1(sig_reg2cntlr_sg_mode),
        .O(SR));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \dmacr_i[23]_i_1 
       (.I0(sig_composite_reg_reset),
        .I1(\dmacr_i_reg[16] ),
        .I2(s_axi_lite_wdata[1]),
        .I3(s_axi_lite_wdata[0]),
        .I4(s_axi_lite_wdata[2]),
        .O(\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_2 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    sig_axi_por2rst_out_i_1
       (.I0(sig_axi_por_reg7),
        .I1(sig_axi_por_reg6),
        .I2(sig_axi_por_reg1),
        .I3(sig_axi_por_reg8),
        .I4(sig_axi_por2rst_out_i_2_n_0),
        .O(sig_axi_por2rst));
  LUT4 #(
    .INIT(16'h7FFF)) 
    sig_axi_por2rst_out_i_2
       (.I0(sig_axi_por_reg4),
        .I1(sig_axi_por_reg5),
        .I2(sig_axi_por_reg2),
        .I3(sig_axi_por_reg3),
        .O(sig_axi_por2rst_out_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por2rst_out_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por2rst),
        .Q(sig_axi_por2rst_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_axi_por_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg1),
        .Q(sig_axi_por_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg3_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg2),
        .Q(sig_axi_por_reg3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg4_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg3),
        .Q(sig_axi_por_reg4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg5_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg4),
        .Q(sig_axi_por_reg5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg6_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg5),
        .Q(sig_axi_por_reg6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg7_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg6),
        .Q(sig_axi_por_reg7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg8_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg7),
        .Q(sig_axi_por_reg8),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_axilite_por_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg2_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg1),
        .Q(sig_axilite_por_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg3_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg2),
        .Q(sig_axilite_por_reg3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg4_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg3),
        .Q(sig_axilite_por_reg4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg5_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg4),
        .Q(sig_axilite_por_reg5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg6_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg5),
        .Q(sig_axilite_por_reg6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg7_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg6),
        .Q(sig_axilite_por_reg7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg8_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg7),
        .Q(sig_axilite_por_reg8),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_i_1
       (.I0(s_axi_lite_aresetn),
        .I1(sig_dm_soft_reset_n),
        .O(sig_rst2dm_resetn));
  LUT4 #(
    .INIT(16'hFEAE)) 
    sig_dma_go_i_2
       (.I0(sig_composite_reg_reset),
        .I1(idle_reg),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(sig_sgcntl2reg_idle_clr),
        .O(\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \sig_fetch_update_reg[31]_i_1 
       (.I0(sig_composite_sgcntlr_reset),
        .I1(ptr_queue_full),
        .I2(sig_sgcntl2sg_updptr_tlast),
        .O(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_SOFT_RST_PULSEGEN_n_0),
        .Q(sig_halt_cmplt),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_request_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_SOFT_RST_POS_EDGE_DTCT_n_1),
        .Q(sig_rst2s2mm_halt),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_mm2s_status_reg[6]_i_1 
       (.I0(sig_composite_cntlr_reset),
        .I1(cdma_tvect_out),
        .O(sig_mm2s_status_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_sm_set_ioc_i_1
       (.I0(sig_rst2s2mm_halt),
        .I1(sig_composite_cntlr_reset),
        .O(sig_sm_state0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_sf
   (full,
    dout,
    data_valid,
    sig_len_fifo_full,
    Q,
    sig_mm2s_allow_addr_req,
    sig_s2mm_allow_addr_req,
    \sig_next_last_strb_reg_reg[2] ,
    out,
    m_axi_aclk,
    sig_good_sin_strm_dbeat,
    din,
    rd_en,
    S,
    sig_mm2s_rd_xfer_cmplt,
    \sig_token_cntr_reg[1]_0 ,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ,
    sig_push_len_fifo,
    sig_ok_to_post_wr_addr_reg_0,
    sig_s2mm_ld_nxt_len,
    i__carry_i_1__0,
    E);
  output full;
  output [32:0]dout;
  output data_valid;
  output sig_len_fifo_full;
  output [2:0]Q;
  output sig_mm2s_allow_addr_req;
  output sig_s2mm_allow_addr_req;
  output \sig_next_last_strb_reg_reg[2] ;
  input out;
  input m_axi_aclk;
  input sig_good_sin_strm_dbeat;
  input [36:0]din;
  input rd_en;
  input [2:0]S;
  input sig_mm2s_rd_xfer_cmplt;
  input \sig_token_cntr_reg[1]_0 ;
  input [3:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ;
  input sig_push_len_fifo;
  input sig_ok_to_post_wr_addr_reg_0;
  input sig_s2mm_ld_nxt_len;
  input [3:0]i__carry_i_1__0;
  input [0:0]E;

  wire [0:0]E;
  wire [3:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ;
  wire I_DATA_FIFO_n_36;
  wire I_WR_LEN_FIFO_n_1;
  wire I_WR_LEN_FIFO_n_10;
  wire I_WR_LEN_FIFO_n_11;
  wire I_WR_LEN_FIFO_n_12;
  wire I_WR_LEN_FIFO_n_2;
  wire I_WR_LEN_FIFO_n_3;
  wire I_WR_LEN_FIFO_n_4;
  wire I_WR_LEN_FIFO_n_5;
  wire I_WR_LEN_FIFO_n_6;
  wire I_WR_LEN_FIFO_n_7;
  wire I_WR_LEN_FIFO_n_8;
  wire I_WR_LEN_FIFO_n_9;
  wire [2:0]Q;
  wire [2:0]S;
  wire data_valid;
  wire [36:0]din;
  wire [32:0]dout;
  wire full;
  wire [3:0]i__carry_i_1__0;
  wire m_axi_aclk;
  wire out;
  wire [0:0]p_0_in;
  wire rd_en;
  wire sig_enough_dbeats_rcvd;
  wire sig_enough_dbeats_rcvd0_carry_i_1_n_0;
  wire sig_enough_dbeats_rcvd0_carry_i_5_n_0;
  wire sig_enough_dbeats_rcvd0_carry_n_1;
  wire sig_enough_dbeats_rcvd0_carry_n_2;
  wire sig_enough_dbeats_rcvd0_carry_n_3;
  wire sig_good_sin_strm_dbeat;
  wire sig_len_fifo_full;
  wire sig_mm2s_allow_addr_req;
  wire sig_mm2s_rd_xfer_cmplt;
  wire \sig_next_last_strb_reg_reg[2] ;
  wire sig_ok_to_post_rd_addr_i_3_n_0;
  wire sig_ok_to_post_wr_addr_reg_0;
  wire sig_push_len_fifo;
  wire sig_s2mm_allow_addr_req;
  wire sig_s2mm_ld_nxt_len;
  wire \sig_token_cntr[1]_i_1_n_0 ;
  wire \sig_token_cntr[2]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_2_n_0 ;
  wire [3:0]sig_token_cntr_reg;
  wire \sig_token_cntr_reg[1]_0 ;
  wire [7:0]sig_uncom_wrcnt;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry__0_n_1 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry__0_n_2 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry__0_n_3 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry_n_0 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry_n_1 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry_n_2 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry_n_3 ;
  wire \sig_uncom_wrcnt_reg_n_0_[0] ;
  wire \sig_uncom_wrcnt_reg_n_0_[1] ;
  wire \sig_uncom_wrcnt_reg_n_0_[2] ;
  wire \sig_uncom_wrcnt_reg_n_0_[3] ;
  wire \sig_uncom_wrcnt_reg_n_0_[4] ;
  wire [3:0]NLW_sig_enough_dbeats_rcvd0_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_uncom_wrcnt0_inferred__0/i__carry__0_CO_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_sfifo_autord I_DATA_FIFO
       (.\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ),
        .Q(sig_token_cntr_reg),
        .data_valid(data_valid),
        .din(din),
        .dout(dout),
        .full(full),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .rd_en(rd_en),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .\sig_next_last_strb_reg_reg[2] (\sig_next_last_strb_reg_reg[2] ),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_i_3_n_0),
        .sig_ok_to_post_rd_addr_reg_0(\sig_token_cntr_reg[1]_0 ),
        .\sig_token_cntr_reg[3] (I_DATA_FIFO_n_36));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6 I_WR_LEN_FIFO
       (.CO(sig_enough_dbeats_rcvd),
        .DI({I_WR_LEN_FIFO_n_4,I_WR_LEN_FIFO_n_5,I_WR_LEN_FIFO_n_6}),
        .\INFERRED_GEN.cnt_i_reg[3] (I_WR_LEN_FIFO_n_7),
        .Q({Q[0],\sig_uncom_wrcnt_reg_n_0_[4] ,\sig_uncom_wrcnt_reg_n_0_[3] ,\sig_uncom_wrcnt_reg_n_0_[2] ,\sig_uncom_wrcnt_reg_n_0_[1] ,\sig_uncom_wrcnt_reg_n_0_[0] }),
        .S({I_WR_LEN_FIFO_n_1,I_WR_LEN_FIFO_n_2,I_WR_LEN_FIFO_n_3}),
        .i__carry_i_1__0(i__carry_i_1__0),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_ok_to_post_wr_addr_reg(sig_ok_to_post_wr_addr_reg_0),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .\sig_uncom_wrcnt_reg[3] ({I_WR_LEN_FIFO_n_8,I_WR_LEN_FIFO_n_9,I_WR_LEN_FIFO_n_10,I_WR_LEN_FIFO_n_11}),
        .\sig_uncom_wrcnt_reg[4] (I_WR_LEN_FIFO_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_enough_dbeats_rcvd0_carry
       (.CI(1'b0),
        .CO({sig_enough_dbeats_rcvd,sig_enough_dbeats_rcvd0_carry_n_1,sig_enough_dbeats_rcvd0_carry_n_2,sig_enough_dbeats_rcvd0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({sig_enough_dbeats_rcvd0_carry_i_1_n_0,I_WR_LEN_FIFO_n_4,I_WR_LEN_FIFO_n_5,I_WR_LEN_FIFO_n_6}),
        .O(NLW_sig_enough_dbeats_rcvd0_carry_O_UNCONNECTED[3:0]),
        .S({sig_enough_dbeats_rcvd0_carry_i_5_n_0,I_WR_LEN_FIFO_n_1,I_WR_LEN_FIFO_n_2,I_WR_LEN_FIFO_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    sig_enough_dbeats_rcvd0_carry_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(sig_enough_dbeats_rcvd0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_enough_dbeats_rcvd0_carry_i_5
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(sig_enough_dbeats_rcvd0_carry_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_ok_to_post_rd_addr_i_3
       (.I0(sig_token_cntr_reg[1]),
        .I1(sig_token_cntr_reg[0]),
        .O(sig_ok_to_post_rd_addr_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_rd_addr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_36),
        .Q(sig_mm2s_allow_addr_req),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_wr_addr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_WR_LEN_FIFO_n_7),
        .Q(sig_s2mm_allow_addr_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_token_cntr[0]_i_1 
       (.I0(sig_token_cntr_reg[0]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFF5500AA00AAFD75)) 
    \sig_token_cntr[1]_i_1 
       (.I0(sig_mm2s_rd_xfer_cmplt),
        .I1(sig_token_cntr_reg[2]),
        .I2(sig_token_cntr_reg[3]),
        .I3(\sig_token_cntr_reg[1]_0 ),
        .I4(sig_token_cntr_reg[0]),
        .I5(sig_token_cntr_reg[1]),
        .O(\sig_token_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC66CCCCCCCC31B9)) 
    \sig_token_cntr[2]_i_1 
       (.I0(sig_mm2s_rd_xfer_cmplt),
        .I1(sig_token_cntr_reg[2]),
        .I2(sig_token_cntr_reg[3]),
        .I3(\sig_token_cntr_reg[1]_0 ),
        .I4(sig_token_cntr_reg[0]),
        .I5(sig_token_cntr_reg[1]),
        .O(\sig_token_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555BAAAAAAA8)) 
    \sig_token_cntr[3]_i_1 
       (.I0(\sig_token_cntr_reg[1]_0 ),
        .I1(sig_token_cntr_reg[3]),
        .I2(sig_token_cntr_reg[1]),
        .I3(sig_token_cntr_reg[0]),
        .I4(sig_token_cntr_reg[2]),
        .I5(sig_mm2s_rd_xfer_cmplt),
        .O(\sig_token_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF708FF00EE00EE11)) 
    \sig_token_cntr[3]_i_2 
       (.I0(sig_token_cntr_reg[1]),
        .I1(sig_token_cntr_reg[0]),
        .I2(\sig_token_cntr_reg[1]_0 ),
        .I3(sig_token_cntr_reg[3]),
        .I4(sig_mm2s_rd_xfer_cmplt),
        .I5(sig_token_cntr_reg[2]),
        .O(\sig_token_cntr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(p_0_in),
        .Q(sig_token_cntr_reg[0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[1]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[2]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[2]),
        .R(out));
  FDSE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[3]_i_2_n_0 ),
        .Q(sig_token_cntr_reg[3]),
        .S(out));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_uncom_wrcnt0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\sig_uncom_wrcnt0_inferred__0/i__carry_n_0 ,\sig_uncom_wrcnt0_inferred__0/i__carry_n_1 ,\sig_uncom_wrcnt0_inferred__0/i__carry_n_2 ,\sig_uncom_wrcnt0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\sig_uncom_wrcnt_reg_n_0_[3] ,\sig_uncom_wrcnt_reg_n_0_[2] ,\sig_uncom_wrcnt_reg_n_0_[1] ,\sig_uncom_wrcnt_reg_n_0_[0] }),
        .O(sig_uncom_wrcnt[3:0]),
        .S({I_WR_LEN_FIFO_n_8,I_WR_LEN_FIFO_n_9,I_WR_LEN_FIFO_n_10,I_WR_LEN_FIFO_n_11}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_uncom_wrcnt0_inferred__0/i__carry__0 
       (.CI(\sig_uncom_wrcnt0_inferred__0/i__carry_n_0 ),
        .CO({\NLW_sig_uncom_wrcnt0_inferred__0/i__carry__0_CO_UNCONNECTED [3],\sig_uncom_wrcnt0_inferred__0/i__carry__0_n_1 ,\sig_uncom_wrcnt0_inferred__0/i__carry__0_n_2 ,\sig_uncom_wrcnt0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[1:0],\sig_uncom_wrcnt_reg_n_0_[4] }),
        .O(sig_uncom_wrcnt[7:4]),
        .S({S,I_WR_LEN_FIFO_n_12}));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_uncom_wrcnt[0]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[0] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_uncom_wrcnt[1]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[1] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_uncom_wrcnt[2]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[2] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_uncom_wrcnt[3]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[3] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_uncom_wrcnt[4]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[4] ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_uncom_wrcnt[5]),
        .Q(Q[0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_uncom_wrcnt[6]),
        .Q(Q[1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_uncom_wrcnt[7]),
        .Q(Q[2]),
        .R(out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_sfifo_autord
   (full,
    dout,
    data_valid,
    \sig_next_last_strb_reg_reg[2] ,
    \sig_token_cntr_reg[3] ,
    out,
    m_axi_aclk,
    sig_good_sin_strm_dbeat,
    din,
    rd_en,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ,
    Q,
    sig_ok_to_post_rd_addr_reg,
    sig_ok_to_post_rd_addr_reg_0);
  output full;
  output [32:0]dout;
  output data_valid;
  output \sig_next_last_strb_reg_reg[2] ;
  output \sig_token_cntr_reg[3] ;
  input out;
  input m_axi_aclk;
  input sig_good_sin_strm_dbeat;
  input [36:0]din;
  input rd_en;
  input [3:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ;
  input [3:0]Q;
  input sig_ok_to_post_rd_addr_reg;
  input sig_ok_to_post_rd_addr_reg_0;

  wire [3:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ;
  wire [3:0]Q;
  wire data_valid;
  wire [36:0]din;
  wire [32:0]dout;
  wire full;
  wire m_axi_aclk;
  wire out;
  wire rd_en;
  wire sig_good_sin_strm_dbeat;
  wire \sig_next_last_strb_reg_reg[2] ;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_ok_to_post_rd_addr_reg_0;
  wire \sig_token_cntr_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg I_SYNC_FIFOGEN_FIFO
       (.\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ),
        .Q(Q),
        .data_valid(data_valid),
        .din(din),
        .dout(dout),
        .full(full),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .rd_en(rd_en),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .\sig_next_last_strb_reg_reg[2] (\sig_next_last_strb_reg_reg[2] ),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_ok_to_post_rd_addr_reg_0(sig_ok_to_post_rd_addr_reg_0),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_sg_cntlr
   (sig_to_edge_detect_reg,
    sig_to_edge_detect_reg_0,
    sig_sgcntl2reg_idle_clr,
    sig_halt_status,
    sig_sgcntl2s2mm_cmd_tvalid,
    sig_sg_run_reg_0,
    E,
    sig_sts_sm_pop_s2mm_sts_reg_0,
    sig_sgcntl2sg_updsts_tvalid,
    sig_cmd_tag_cntr_reg,
    sig_sgcntl2sg_updptr_tlast,
    sig_fetch_update_empty,
    sig_sgcntl2s2mm_halt,
    Q,
    sig_halt_dm_reg_0,
    sig_halt_dm_reg_1,
    \FSM_sequential_sig_ftch_sm_state_reg[1]_0 ,
    sig_sgcntl2rst_halt_cmplt,
    sig_shtdwn_sm_set_cmplt_reg_0,
    cdma_tvect_out,
    sig_shtdwn_sm_set_cmplt_reg_1,
    sig_shtdwn_sm_set_cmplt_reg_2,
    sig_pop_dm_status_reg,
    sig_fetch_update_full_reg_0,
    queue_sinit0_out,
    sig_sgcntlr2sg_desc_flush,
    \sig_fetch_update_reg_reg[31]_0 ,
    \sig_dm_status_reg_reg[30]_0 ,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ,
    sig_sg2sgcntlr_updt_idle,
    m_axi_aclk,
    sig_pulse_trigger,
    sig_reg2sg_tailpntr_updated,
    sig_pulse_trigger_1,
    sig_halt_status_reg_0,
    sig_sg_run_reg_1,
    sts_queue_full,
    sig_reg2cntlr_sg_mode,
    sig_sg2sgcntlr_ftch_idle,
    sig_dm_s2mm_halt_cmplt,
    sig_dm_mm2s_halt_cmplt,
    sig_dm_s2mm_sts_tvalid,
    sig_cntl2s2mm_sts_tready,
    sig_dm_mm2s_sts_tvalid,
    sig_cntl2mm2s_sts_tready,
    ch1_ftch_queue_empty,
    sig_ftch_sm_set_getdesc_reg_0,
    \cdma_tvect_out[10] ,
    ch1_delay_cnt_en,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    sig_reg2sg_irqdelay_wren,
    sig_reg2sg_dmacr,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 ,
    ptr_queue_full,
    \sig_cmd_tag_cntr_reg[3]_0 ,
    \GEN_MM2S.reg1_reg[121] ,
    \FSM_sequential_sig_sts_sm_state_reg[0]_0 ,
    \FSM_sequential_sig_sts_sm_state_reg[0]_1 ,
    SR,
    \sig_fetch_update_reg_reg[31]_1 ,
    D,
    \sig_s2mm_status_reg_reg[6]_0 );
  output sig_to_edge_detect_reg;
  output sig_to_edge_detect_reg_0;
  output sig_sgcntl2reg_idle_clr;
  output sig_halt_status;
  output sig_sgcntl2s2mm_cmd_tvalid;
  output sig_sg_run_reg_0;
  output [0:0]E;
  output [0:0]sig_sts_sm_pop_s2mm_sts_reg_0;
  output sig_sgcntl2sg_updsts_tvalid;
  output [3:0]sig_cmd_tag_cntr_reg;
  output sig_sgcntl2sg_updptr_tlast;
  output sig_fetch_update_empty;
  output sig_sgcntl2s2mm_halt;
  output [0:0]Q;
  output sig_halt_dm_reg_0;
  output sig_halt_dm_reg_1;
  output [0:0]\FSM_sequential_sig_ftch_sm_state_reg[1]_0 ;
  output sig_sgcntl2rst_halt_cmplt;
  output sig_shtdwn_sm_set_cmplt_reg_0;
  output [1:0]cdma_tvect_out;
  output sig_shtdwn_sm_set_cmplt_reg_1;
  output sig_shtdwn_sm_set_cmplt_reg_2;
  output sig_pop_dm_status_reg;
  output [0:0]sig_fetch_update_full_reg_0;
  output queue_sinit0_out;
  output sig_sgcntlr2sg_desc_flush;
  output [25:0]\sig_fetch_update_reg_reg[31]_0 ;
  output [2:0]\sig_dm_status_reg_reg[30]_0 ;
  input \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  input sig_sg2sgcntlr_updt_idle;
  input m_axi_aclk;
  input sig_pulse_trigger;
  input sig_reg2sg_tailpntr_updated;
  input sig_pulse_trigger_1;
  input sig_halt_status_reg_0;
  input sig_sg_run_reg_1;
  input sts_queue_full;
  input sig_reg2cntlr_sg_mode;
  input sig_sg2sgcntlr_ftch_idle;
  input sig_dm_s2mm_halt_cmplt;
  input sig_dm_mm2s_halt_cmplt;
  input sig_dm_s2mm_sts_tvalid;
  input sig_cntl2s2mm_sts_tready;
  input sig_dm_mm2s_sts_tvalid;
  input sig_cntl2mm2s_sts_tready;
  input ch1_ftch_queue_empty;
  input sig_ftch_sm_set_getdesc_reg_0;
  input \cdma_tvect_out[10] ;
  input ch1_delay_cnt_en;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input sig_reg2sg_irqdelay_wren;
  input [0:0]sig_reg2sg_dmacr;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 ;
  input ptr_queue_full;
  input \sig_cmd_tag_cntr_reg[3]_0 ;
  input \GEN_MM2S.reg1_reg[121] ;
  input \FSM_sequential_sig_sts_sm_state_reg[0]_0 ;
  input \FSM_sequential_sig_sts_sm_state_reg[0]_1 ;
  input [0:0]SR;
  input [25:0]\sig_fetch_update_reg_reg[31]_1 ;
  input [6:0]D;
  input [6:0]\sig_s2mm_status_reg_reg[6]_0 ;

  wire [6:0]D;
  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  wire [0:0]E;
  wire \FSM_onehot_sig_shtdwn_sm_state[0]_i_1_n_0 ;
  wire \FSM_onehot_sig_shtdwn_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_shtdwn_sm_state[3]_i_1_n_0 ;
  wire \FSM_onehot_sig_shtdwn_sm_state[4]_i_1_n_0 ;
  wire \FSM_onehot_sig_shtdwn_sm_state[4]_i_2_n_0 ;
  wire \FSM_onehot_sig_shtdwn_sm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_shtdwn_sm_state[6]_i_1_n_0 ;
  wire \FSM_onehot_sig_shtdwn_sm_state[7]_i_1_n_0 ;
  wire \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[2] ;
  wire \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[3] ;
  wire \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[7] ;
  wire \FSM_sequential_sig_ftch_sm_state[1]_i_2_n_0 ;
  wire [0:0]\FSM_sequential_sig_ftch_sm_state_reg[1]_0 ;
  wire \FSM_sequential_sig_sts_sm_state_reg[0]_0 ;
  wire \FSM_sequential_sig_sts_sm_state_reg[0]_1 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 ;
  wire \GEN_MM2S.reg1_reg[121] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]cdma_tvect_out;
  wire \cdma_tvect_out[10] ;
  wire \cdma_tvect_out[10]_INST_0_i_1_n_0 ;
  wire \cdma_tvect_out[10]_INST_0_i_3_n_0 ;
  wire ch1_delay_cnt_en;
  wire ch1_ftch_queue_empty;
  wire m_axi_aclk;
  wire ptr_queue_full;
  wire queue_sinit0_out;
  wire \sig_cmd_tag_cntr[0]_i_1_n_0 ;
  wire \sig_cmd_tag_cntr[1]_i_1_n_0 ;
  wire \sig_cmd_tag_cntr[2]_i_1_n_0 ;
  wire \sig_cmd_tag_cntr[3]_i_1_n_0 ;
  wire [3:0]sig_cmd_tag_cntr_reg;
  wire \sig_cmd_tag_cntr_reg[3]_0 ;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_dm_status_empty;
  wire sig_dm_status_reg1;
  wire \sig_dm_status_reg[28]_i_1_n_0 ;
  wire \sig_dm_status_reg[28]_i_2_n_0 ;
  wire \sig_dm_status_reg[29]_i_1_n_0 ;
  wire \sig_dm_status_reg[30]_i_1_n_0 ;
  wire [2:0]\sig_dm_status_reg_reg[30]_0 ;
  wire sig_fetch_update_empty;
  wire sig_fetch_update_empty_i_1_n_0;
  wire sig_fetch_update_full_i_1_n_0;
  wire [0:0]sig_fetch_update_full_reg_0;
  wire [25:0]\sig_fetch_update_reg_reg[31]_0 ;
  wire [25:0]\sig_fetch_update_reg_reg[31]_1 ;
  wire sig_flush_sg_i_1_n_0;
  wire \sig_ftch_limit_cntr[0]_i_1_n_0 ;
  wire \sig_ftch_limit_cntr[1]_i_1_n_0 ;
  wire \sig_ftch_limit_cntr[2]_i_1_n_0 ;
  wire \sig_ftch_limit_cntr[2]_i_2_n_0 ;
  wire \sig_ftch_limit_cntr[3]_i_1_n_0 ;
  wire \sig_ftch_limit_cntr[3]_i_2_n_0 ;
  wire [3:0]sig_ftch_limit_cntr_reg;
  wire sig_ftch_sm_set_getdesc_ns;
  wire sig_ftch_sm_set_getdesc_reg_0;
  wire [1:0]sig_ftch_sm_state;
  wire [1:0]sig_ftch_sm_state_ns;
  wire \sig_ftch_updt_cntr[0]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[1]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[2]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[3]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[4]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[4]_i_2_n_0 ;
  wire \sig_ftch_updt_cntr[4]_i_3_n_0 ;
  wire [4:0]sig_ftch_updt_cntr_reg;
  wire sig_halt_cmplt_reg_i_1__0_n_0;
  wire sig_halt_dm_i_1_n_0;
  wire sig_halt_dm_reg_0;
  wire sig_halt_dm_reg_1;
  wire sig_halt_status;
  wire sig_halt_status_reg_0;
  wire sig_ld_dm_status_reg;
  wire sig_ld_fetch_update_reg;
  wire sig_mm2s_interr;
  wire sig_mm2s_slverr;
  wire sig_mm2s_status_reg0;
  wire \sig_mm2s_status_reg_reg_n_0_[5] ;
  wire [3:0]sig_mm2s_tag;
  wire sig_pop_dm_status_reg;
  wire sig_pulse_trigger;
  wire sig_pulse_trigger_1;
  wire sig_reg2cntlr_sg_mode;
  wire [0:0]sig_reg2sg_dmacr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_s2mm_interr;
  wire sig_s2mm_slverr;
  wire [6:0]\sig_s2mm_status_reg_reg[6]_0 ;
  wire \sig_s2mm_status_reg_reg_n_0_[5] ;
  wire [3:0]sig_s2mm_tag;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sg_run_reg_0;
  wire sig_sg_run_reg_1;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_sgcntl2sg_updptr_tlast;
  wire sig_sgcntl2sg_updsts_tvalid;
  wire sig_sgcntlr2sg_desc_flush;
  wire sig_shtdwn_sm_flush_sg_ns;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_shtdwn_sm_set_cmplt_ns;
  wire sig_shtdwn_sm_set_cmplt_reg_0;
  wire sig_shtdwn_sm_set_cmplt_reg_1;
  wire sig_shtdwn_sm_set_cmplt_reg_2;
  wire sig_shtdwn_sm_set_ftch_halt_ns;
  wire sig_sts_sm_pop_mm2s_sts_ns;
  wire sig_sts_sm_pop_s2mm_sts_ns;
  wire [0:0]sig_sts_sm_pop_s2mm_sts_reg_0;
  wire sig_sts_sm_push_updt;
  wire sig_sts_sm_push_updt_ns;
  wire [1:0]sig_sts_sm_state;
  wire [1:0]sig_sts_sm_state_ns;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_0;
  wire sig_update_idle_rising;
  wire [3:0]sig_updt_filter_cntr;
  wire \sig_updt_filter_cntr[0]_i_1_n_0 ;
  wire \sig_updt_filter_cntr[1]_i_1_n_0 ;
  wire \sig_updt_filter_cntr[2]_i_1_n_0 ;
  wire \sig_updt_filter_cntr[3]_i_1_n_0 ;
  wire sts_queue_full;

  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_shtdwn_sm_state[0]_i_1 
       (.I0(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[0] ),
        .I1(\cdma_tvect_out[10] ),
        .O(\FSM_onehot_sig_shtdwn_sm_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_sig_shtdwn_sm_state[1]_i_1 
       (.I0(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[0] ),
        .I1(\cdma_tvect_out[10] ),
        .O(sig_shtdwn_sm_set_ftch_halt_ns));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \FSM_onehot_sig_shtdwn_sm_state[2]_i_1 
       (.I0(sig_shtdwn_sm_flush_sg_ns),
        .I1(sig_ftch_sm_state[0]),
        .I2(sig_ftch_sm_state[1]),
        .I3(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[2] ),
        .O(\FSM_onehot_sig_shtdwn_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFFFB000A)) 
    \FSM_onehot_sig_shtdwn_sm_state[3]_i_1 
       (.I0(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[2] ),
        .I1(sig_sg2sgcntlr_ftch_idle),
        .I2(sig_ftch_sm_state[1]),
        .I3(sig_ftch_sm_state[0]),
        .I4(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[3] ),
        .O(\FSM_onehot_sig_shtdwn_sm_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FFFFFF80808080)) 
    \FSM_onehot_sig_shtdwn_sm_state[4]_i_1 
       (.I0(sig_sg2sgcntlr_ftch_idle),
        .I1(\FSM_onehot_sig_shtdwn_sm_state[4]_i_2_n_0 ),
        .I2(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[3] ),
        .I3(sig_dm_s2mm_halt_cmplt),
        .I4(sig_dm_mm2s_halt_cmplt),
        .I5(Q),
        .O(\FSM_onehot_sig_shtdwn_sm_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_sig_shtdwn_sm_state[4]_i_2 
       (.I0(sig_ftch_sm_state[0]),
        .I1(sig_ftch_sm_state[1]),
        .O(\FSM_onehot_sig_shtdwn_sm_state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8080808080)) 
    \FSM_onehot_sig_shtdwn_sm_state[5]_i_1 
       (.I0(sig_dm_s2mm_halt_cmplt),
        .I1(sig_dm_mm2s_halt_cmplt),
        .I2(Q),
        .I3(sig_sts_sm_state[0]),
        .I4(sig_sts_sm_state[1]),
        .I5(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_shtdwn_sm_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \FSM_onehot_sig_shtdwn_sm_state[6]_i_1 
       (.I0(sig_sts_sm_state[0]),
        .I1(sig_sts_sm_state[1]),
        .I2(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[5] ),
        .I3(sig_dm_status_empty),
        .I4(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_sig_shtdwn_sm_state[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_sig_shtdwn_sm_state[7]_i_1 
       (.I0(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[6] ),
        .I1(sig_dm_status_empty),
        .I2(sig_sg2sgcntlr_updt_idle),
        .I3(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[7] ),
        .O(\FSM_onehot_sig_shtdwn_sm_state[7]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "wait_ftch_update:000001000,wait_dm_halt_cmplt:000010000,wait_ftch_idle:000000100,halt_ftch_dm:000000010,shtdwn_idle:000000001,wait_sg_update:010000000,wait_sts_update:001000000,shtdwn_cmplt:100000000,wait_sts_idle:000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_shtdwn_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_shtdwn_sm_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[0] ),
        .S(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  (* FSM_ENCODED_STATES = "wait_ftch_update:000001000,wait_dm_halt_cmplt:000010000,wait_ftch_idle:000000100,halt_ftch_dm:000000010,shtdwn_idle:000000001,wait_sg_update:010000000,wait_sts_update:001000000,shtdwn_cmplt:100000000,wait_sts_idle:000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_shtdwn_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shtdwn_sm_set_ftch_halt_ns),
        .Q(sig_shtdwn_sm_flush_sg_ns),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  (* FSM_ENCODED_STATES = "wait_ftch_update:000001000,wait_dm_halt_cmplt:000010000,wait_ftch_idle:000000100,halt_ftch_dm:000000010,shtdwn_idle:000000001,wait_sg_update:010000000,wait_sts_update:001000000,shtdwn_cmplt:100000000,wait_sts_idle:000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_shtdwn_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_shtdwn_sm_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[2] ),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  (* FSM_ENCODED_STATES = "wait_ftch_update:000001000,wait_dm_halt_cmplt:000010000,wait_ftch_idle:000000100,halt_ftch_dm:000000010,shtdwn_idle:000000001,wait_sg_update:010000000,wait_sts_update:001000000,shtdwn_cmplt:100000000,wait_sts_idle:000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_shtdwn_sm_state_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_shtdwn_sm_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[3] ),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  (* FSM_ENCODED_STATES = "wait_ftch_update:000001000,wait_dm_halt_cmplt:000010000,wait_ftch_idle:000000100,halt_ftch_dm:000000010,shtdwn_idle:000000001,wait_sg_update:010000000,wait_sts_update:001000000,shtdwn_cmplt:100000000,wait_sts_idle:000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_shtdwn_sm_state_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_shtdwn_sm_state[4]_i_1_n_0 ),
        .Q(Q),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  (* FSM_ENCODED_STATES = "wait_ftch_update:000001000,wait_dm_halt_cmplt:000010000,wait_ftch_idle:000000100,halt_ftch_dm:000000010,shtdwn_idle:000000001,wait_sg_update:010000000,wait_sts_update:001000000,shtdwn_cmplt:100000000,wait_sts_idle:000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_shtdwn_sm_state_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_shtdwn_sm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[5] ),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  (* FSM_ENCODED_STATES = "wait_ftch_update:000001000,wait_dm_halt_cmplt:000010000,wait_ftch_idle:000000100,halt_ftch_dm:000000010,shtdwn_idle:000000001,wait_sg_update:010000000,wait_sts_update:001000000,shtdwn_cmplt:100000000,wait_sts_idle:000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_shtdwn_sm_state_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_shtdwn_sm_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[6] ),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  (* FSM_ENCODED_STATES = "wait_ftch_update:000001000,wait_dm_halt_cmplt:000010000,wait_ftch_idle:000000100,halt_ftch_dm:000000010,shtdwn_idle:000000001,wait_sg_update:010000000,wait_sts_update:001000000,shtdwn_cmplt:100000000,wait_sts_idle:000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_shtdwn_sm_state_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_shtdwn_sm_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[7] ),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h3C1F)) 
    \FSM_sequential_sig_ftch_sm_state[0]_i_1 
       (.I0(\FSM_sequential_sig_ftch_sm_state[1]_i_2_n_0 ),
        .I1(sig_ftch_sm_state[1]),
        .I2(sig_ftch_sm_state[0]),
        .I3(sig_sgcntl2s2mm_halt),
        .O(sig_ftch_sm_state_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h0FE0)) 
    \FSM_sequential_sig_ftch_sm_state[1]_i_1 
       (.I0(sig_sgcntl2s2mm_halt),
        .I1(\FSM_sequential_sig_ftch_sm_state[1]_i_2_n_0 ),
        .I2(sig_ftch_sm_state[0]),
        .I3(sig_ftch_sm_state[1]),
        .O(sig_ftch_sm_state_ns[1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h0000FFFB)) 
    \FSM_sequential_sig_ftch_sm_state[1]_i_2 
       (.I0(sig_ftch_limit_cntr_reg[3]),
        .I1(sig_ftch_limit_cntr_reg[2]),
        .I2(sig_ftch_limit_cntr_reg[0]),
        .I3(sig_ftch_limit_cntr_reg[1]),
        .I4(sig_ftch_sm_set_getdesc_reg_0),
        .O(\FSM_sequential_sig_ftch_sm_state[1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "ftch_idle:00,xfer_done:11,chk_sg_dm_rdy:01,load_desc:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_ftch_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ftch_sm_state_ns[0]),
        .Q(sig_ftch_sm_state[0]),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  (* FSM_ENCODED_STATES = "ftch_idle:00,xfer_done:11,chk_sg_dm_rdy:01,load_desc:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_ftch_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ftch_sm_state_ns[1]),
        .Q(sig_ftch_sm_state[1]),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  LUT6 #(
    .INIT(64'h000003AFF000F3AF)) 
    \FSM_sequential_sig_sts_sm_state[0]_i_1 
       (.I0(\FSM_sequential_sig_sts_sm_state_reg[0]_0 ),
        .I1(\FSM_sequential_sig_sts_sm_state_reg[0]_1 ),
        .I2(sig_sts_sm_state[1]),
        .I3(sig_sts_sm_state[0]),
        .I4(sig_halt_status),
        .I5(sig_dm_status_empty),
        .O(sig_sts_sm_state_ns[0]));
  LUT6 #(
    .INIT(64'h0F0000000F88FF00)) 
    \FSM_sequential_sig_sts_sm_state[1]_i_1 
       (.I0(sig_reg2cntlr_sg_mode),
        .I1(sig_dm_mm2s_sts_tvalid),
        .I2(sig_dm_status_empty),
        .I3(sig_sts_sm_state[1]),
        .I4(sig_sts_sm_state[0]),
        .I5(sig_halt_status),
        .O(sig_sts_sm_state_ns[1]));
  (* FSM_ENCODED_STATES = "get_mm2s_status:01,get_s2mm_status:10,do_update:11,sts_idle:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_sts_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_state_ns[0]),
        .Q(sig_sts_sm_state[0]),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  (* FSM_ENCODED_STATES = "get_mm2s_status:01,get_s2mm_status:10,do_update:11,sts_idle:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_sts_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_state_ns[1]),
        .Q(sig_sts_sm_state[1]),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h0000F4F0)) 
    \GEN_MM2S.queue_dout_new[121]_i_1 
       (.I0(sig_ftch_sm_state[1]),
        .I1(\FSM_sequential_sig_ftch_sm_state[1]_i_2_n_0 ),
        .I2(sig_sgcntl2s2mm_halt),
        .I3(sig_ftch_sm_state[0]),
        .I4(ch1_ftch_queue_empty),
        .O(\FSM_sequential_sig_ftch_sm_state_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_MM2S.reg1[121]_i_1 
       (.I0(sig_sgcntlr2sg_desc_flush),
        .I1(\GEN_MM2S.reg1_reg[121] ),
        .O(queue_sinit0_out));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1 
       (.I0(sig_sgcntl2sg_updptr_tlast),
        .I1(ptr_queue_full),
        .O(sig_fetch_update_full_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1 
       (.I0(sig_sgcntl2sg_updsts_tvalid),
        .I1(sts_queue_full),
        .O(sig_pop_dm_status_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1 I_GEN_IDLE_CLR
       (.\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 (sig_sgcntl2reg_idle_clr),
        .\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_1 (\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 ),
        .cdma_tvect_out(cdma_tvect_out[1]),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .m_axi_aclk(m_axi_aclk),
        .sig_pulse_trigger_1(sig_pulse_trigger_1),
        .sig_reg2sg_dmacr(sig_reg2sg_dmacr),
        .sig_reg2sg_irqdelay_wren(sig_reg2sg_irqdelay_wren),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_shtdwn_sm_set_cmplt_reg(sig_shtdwn_sm_set_cmplt_reg_0),
        .sig_shtdwn_sm_set_cmplt_reg_0(sig_shtdwn_sm_set_cmplt_reg_1),
        .sig_shtdwn_sm_set_cmplt_reg_1(sig_shtdwn_sm_set_cmplt_reg_2),
        .sig_shtdwn_sm_set_cmplt_reg_2(cdma_tvect_out[0]),
        .sig_to_edge_detect_reg_0(sig_to_edge_detect_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_4 I_GEN_IDLE_SET
       (.\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 (\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .cdma_tvect_out(cdma_tvect_out[1]),
        .\cdma_tvect_out[10] (\cdma_tvect_out[10] ),
        .\cdma_tvect_out[10]_0 (\cdma_tvect_out[10]_INST_0_i_1_n_0 ),
        .\cdma_tvect_out[10]_1 (\cdma_tvect_out[10]_INST_0_i_3_n_0 ),
        .m_axi_aclk(m_axi_aclk),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_to_edge_detect_reg_reg_0(sig_sgcntl2rst_halt_cmplt),
        .sig_update_idle_rising(sig_update_idle_rising));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_pulse_gen__parameterized1_5 I_GEN_SG_IDLE_RISE
       (.\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg_0 (\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .m_axi_aclk(m_axi_aclk),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .sig_update_idle_rising(sig_update_idle_rising));
  LUT5 #(
    .INIT(32'h1F0F1FFF)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_2 
       (.I0(sig_sgcntl2s2mm_halt),
        .I1(sig_sts_sm_pop_s2mm_sts_reg_0),
        .I2(sig_dm_s2mm_sts_tvalid),
        .I3(sig_reg2cntlr_sg_mode),
        .I4(sig_cntl2s2mm_sts_tready),
        .O(sig_halt_dm_reg_0));
  LUT5 #(
    .INIT(32'h1F0F1FFF)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_2__0 
       (.I0(sig_sgcntl2s2mm_halt),
        .I1(E),
        .I2(sig_dm_mm2s_sts_tvalid),
        .I3(sig_reg2cntlr_sg_mode),
        .I4(sig_cntl2mm2s_sts_tready),
        .O(sig_halt_dm_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cdma_tvect_out[10]_INST_0_i_1 
       (.I0(sig_ftch_updt_cntr_reg[1]),
        .I1(sig_ftch_updt_cntr_reg[2]),
        .I2(sig_ftch_updt_cntr_reg[0]),
        .I3(sig_ftch_updt_cntr_reg[4]),
        .I4(sig_ftch_updt_cntr_reg[3]),
        .O(\cdma_tvect_out[10]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cdma_tvect_out[10]_INST_0_i_3 
       (.I0(sig_updt_filter_cntr[2]),
        .I1(sig_updt_filter_cntr[0]),
        .I2(sig_updt_filter_cntr[1]),
        .I3(sig_updt_filter_cntr[3]),
        .O(\cdma_tvect_out[10]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \sig_cmd_tag_cntr[0]_i_1 
       (.I0(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_cmd_tag_cntr_reg[0]),
        .I3(sig_sgcntl2s2mm_cmd_tvalid),
        .O(\sig_cmd_tag_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h02202020)) 
    \sig_cmd_tag_cntr[1]_i_1 
       (.I0(sig_reg2cntlr_sg_mode),
        .I1(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .I2(sig_cmd_tag_cntr_reg[1]),
        .I3(sig_sgcntl2s2mm_cmd_tvalid),
        .I4(sig_cmd_tag_cntr_reg[0]),
        .O(\sig_cmd_tag_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00007F8000000000)) 
    \sig_cmd_tag_cntr[2]_i_1 
       (.I0(sig_cmd_tag_cntr_reg[0]),
        .I1(sig_sgcntl2s2mm_cmd_tvalid),
        .I2(sig_cmd_tag_cntr_reg[1]),
        .I3(sig_cmd_tag_cntr_reg[2]),
        .I4(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .I5(sig_reg2cntlr_sg_mode),
        .O(\sig_cmd_tag_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \sig_cmd_tag_cntr[3]_i_1 
       (.I0(\sig_cmd_tag_cntr_reg[3]_0 ),
        .I1(sig_cmd_tag_cntr_reg[2]),
        .I2(sig_cmd_tag_cntr_reg[1]),
        .I3(sig_sgcntl2s2mm_cmd_tvalid),
        .I4(sig_cmd_tag_cntr_reg[0]),
        .I5(sig_cmd_tag_cntr_reg[3]),
        .O(\sig_cmd_tag_cntr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_cmd_tag_cntr[0]_i_1_n_0 ),
        .Q(sig_cmd_tag_cntr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_cmd_tag_cntr[1]_i_1_n_0 ),
        .Q(sig_cmd_tag_cntr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_cmd_tag_cntr[2]_i_1_n_0 ),
        .Q(sig_cmd_tag_cntr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_cmd_tag_cntr[3]_i_1_n_0 ),
        .Q(sig_cmd_tag_cntr_reg[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFAE)) 
    sig_dm_status_empty_i_1
       (.I0(sig_halt_status),
        .I1(sig_sgcntl2sg_updsts_tvalid),
        .I2(sts_queue_full),
        .I3(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .O(sig_dm_status_reg1));
  LUT2 #(
    .INIT(4'h8)) 
    sig_dm_status_empty_i_2
       (.I0(sig_dm_status_empty),
        .I1(sig_sts_sm_push_updt),
        .O(sig_ld_dm_status_reg));
  FDSE #(
    .INIT(1'b0)) 
    sig_dm_status_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(1'b0),
        .Q(sig_dm_status_empty),
        .S(sig_dm_status_reg1));
  FDRE #(
    .INIT(1'b0)) 
    sig_dm_status_full_reg
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(1'b1),
        .Q(sig_sgcntl2sg_updsts_tvalid),
        .R(sig_dm_status_reg1));
  LUT6 #(
    .INIT(64'h0000FFFF0000BFFB)) 
    \sig_dm_status_reg[28]_i_1 
       (.I0(sig_s2mm_interr),
        .I1(\sig_dm_status_reg[28]_i_2_n_0 ),
        .I2(sig_s2mm_tag[3]),
        .I3(sig_mm2s_tag[3]),
        .I4(sig_sgcntl2s2mm_halt),
        .I5(sig_mm2s_interr),
        .O(\sig_dm_status_reg[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sig_dm_status_reg[28]_i_2 
       (.I0(sig_s2mm_tag[0]),
        .I1(sig_mm2s_tag[0]),
        .I2(sig_mm2s_tag[2]),
        .I3(sig_s2mm_tag[2]),
        .I4(sig_mm2s_tag[1]),
        .I5(sig_s2mm_tag[1]),
        .O(\sig_dm_status_reg[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \sig_dm_status_reg[29]_i_1 
       (.I0(sig_sgcntl2s2mm_halt),
        .I1(sig_mm2s_slverr),
        .I2(sig_s2mm_slverr),
        .O(\sig_dm_status_reg[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \sig_dm_status_reg[30]_i_1 
       (.I0(sig_sgcntl2s2mm_halt),
        .I1(\sig_mm2s_status_reg_reg_n_0_[5] ),
        .I2(\sig_s2mm_status_reg_reg_n_0_[5] ),
        .O(\sig_dm_status_reg[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dm_status_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(\sig_dm_status_reg[28]_i_1_n_0 ),
        .Q(\sig_dm_status_reg_reg[30]_0 [0]),
        .R(sig_dm_status_reg1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dm_status_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(\sig_dm_status_reg[29]_i_1_n_0 ),
        .Q(\sig_dm_status_reg_reg[30]_0 [1]),
        .R(sig_dm_status_reg1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dm_status_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(\sig_dm_status_reg[30]_i_1_n_0 ),
        .Q(\sig_dm_status_reg_reg[30]_0 [2]),
        .R(sig_dm_status_reg1));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2FFF2F2)) 
    sig_fetch_update_empty_i_1
       (.I0(sig_fetch_update_empty),
        .I1(sig_sgcntl2s2mm_cmd_tvalid),
        .I2(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .I3(ptr_queue_full),
        .I4(sig_sgcntl2sg_updptr_tlast),
        .I5(sig_sgcntl2s2mm_halt),
        .O(sig_fetch_update_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_fetch_update_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_fetch_update_empty_i_1_n_0),
        .Q(sig_fetch_update_empty),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000F000808)) 
    sig_fetch_update_full_i_1
       (.I0(sig_sgcntl2s2mm_cmd_tvalid),
        .I1(sig_fetch_update_empty),
        .I2(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .I3(ptr_queue_full),
        .I4(sig_sgcntl2sg_updptr_tlast),
        .I5(sig_sgcntl2s2mm_halt),
        .O(sig_fetch_update_full_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_fetch_update_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_fetch_update_full_i_1_n_0),
        .Q(sig_sgcntl2sg_updptr_tlast),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_fetch_update_reg[31]_i_2 
       (.I0(sig_sgcntl2s2mm_cmd_tvalid),
        .I1(sig_fetch_update_empty),
        .O(sig_ld_fetch_update_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [4]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [5]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [6]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [7]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [8]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [9]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [10]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [11]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [12]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [13]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [14]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [15]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [16]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [17]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [18]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [19]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [20]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [21]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [22]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [23]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [24]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [25]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [0]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [1]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [2]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\sig_fetch_update_reg_reg[31]_1 [3]),
        .Q(\sig_fetch_update_reg_reg[31]_0 [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_flush_sg_i_1
       (.I0(sig_shtdwn_sm_flush_sg_ns),
        .I1(sig_sgcntlr2sg_desc_flush),
        .O(sig_flush_sg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_sg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_flush_sg_i_1_n_0),
        .Q(sig_sgcntlr2sg_desc_flush),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_ftch_limit_cntr[0]_i_1 
       (.I0(sig_ftch_limit_cntr_reg[0]),
        .O(\sig_ftch_limit_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h2FD0D02F)) 
    \sig_ftch_limit_cntr[1]_i_1 
       (.I0(sig_sgcntl2sg_updsts_tvalid),
        .I1(sts_queue_full),
        .I2(sig_sgcntl2s2mm_cmd_tvalid),
        .I3(sig_ftch_limit_cntr_reg[1]),
        .I4(sig_ftch_limit_cntr_reg[0]),
        .O(\sig_ftch_limit_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6666666666666662)) 
    \sig_ftch_limit_cntr[2]_i_1 
       (.I0(sig_sgcntl2s2mm_cmd_tvalid),
        .I1(sig_pop_dm_status_reg),
        .I2(sig_ftch_limit_cntr_reg[1]),
        .I3(sig_ftch_limit_cntr_reg[0]),
        .I4(sig_ftch_limit_cntr_reg[3]),
        .I5(sig_ftch_limit_cntr_reg[2]),
        .O(\sig_ftch_limit_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h59AAAAAAAAAAA655)) 
    \sig_ftch_limit_cntr[2]_i_2 
       (.I0(sig_ftch_limit_cntr_reg[2]),
        .I1(sig_sgcntl2sg_updsts_tvalid),
        .I2(sts_queue_full),
        .I3(sig_sgcntl2s2mm_cmd_tvalid),
        .I4(sig_ftch_limit_cntr_reg[1]),
        .I5(sig_ftch_limit_cntr_reg[0]),
        .O(\sig_ftch_limit_cntr[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_ftch_limit_cntr[3]_i_1 
       (.I0(sig_ftch_limit_cntr_reg[3]),
        .I1(\sig_ftch_limit_cntr[3]_i_2_n_0 ),
        .I2(\sig_ftch_limit_cntr[2]_i_1_n_0 ),
        .O(\sig_ftch_limit_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAA65)) 
    \sig_ftch_limit_cntr[3]_i_2 
       (.I0(sig_ftch_limit_cntr_reg[3]),
        .I1(sig_pop_dm_status_reg),
        .I2(sig_sgcntl2s2mm_cmd_tvalid),
        .I3(sig_ftch_limit_cntr_reg[1]),
        .I4(sig_ftch_limit_cntr_reg[0]),
        .I5(sig_ftch_limit_cntr_reg[2]),
        .O(\sig_ftch_limit_cntr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_limit_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_limit_cntr[2]_i_1_n_0 ),
        .D(\sig_ftch_limit_cntr[0]_i_1_n_0 ),
        .Q(sig_ftch_limit_cntr_reg[0]),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_limit_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_limit_cntr[2]_i_1_n_0 ),
        .D(\sig_ftch_limit_cntr[1]_i_1_n_0 ),
        .Q(sig_ftch_limit_cntr_reg[1]),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_limit_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_limit_cntr[2]_i_1_n_0 ),
        .D(\sig_ftch_limit_cntr[2]_i_2_n_0 ),
        .Q(sig_ftch_limit_cntr_reg[2]),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_limit_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_ftch_limit_cntr[3]_i_1_n_0 ),
        .Q(sig_ftch_limit_cntr_reg[3]),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    sig_ftch_sm_set_getdesc_i_1
       (.I0(sig_ftch_sm_state[1]),
        .I1(\FSM_sequential_sig_ftch_sm_state[1]_i_2_n_0 ),
        .I2(sig_sgcntl2s2mm_halt),
        .I3(sig_ftch_sm_state[0]),
        .O(sig_ftch_sm_set_getdesc_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_ftch_sm_set_getdesc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ftch_sm_set_getdesc_ns),
        .Q(sig_sgcntl2s2mm_cmd_tvalid),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_ftch_updt_cntr[0]_i_1 
       (.I0(sig_ftch_updt_cntr_reg[0]),
        .O(\sig_ftch_updt_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h6A669599)) 
    \sig_ftch_updt_cntr[1]_i_1 
       (.I0(sig_ftch_updt_cntr_reg[0]),
        .I1(sig_sgcntl2s2mm_cmd_tvalid),
        .I2(sts_queue_full),
        .I3(sig_sgcntl2sg_updsts_tvalid),
        .I4(sig_ftch_updt_cntr_reg[1]),
        .O(\sig_ftch_updt_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2FFFFFD0D000002F)) 
    \sig_ftch_updt_cntr[2]_i_1 
       (.I0(sig_sgcntl2sg_updsts_tvalid),
        .I1(sts_queue_full),
        .I2(sig_sgcntl2s2mm_cmd_tvalid),
        .I3(sig_ftch_updt_cntr_reg[0]),
        .I4(sig_ftch_updt_cntr_reg[1]),
        .I5(sig_ftch_updt_cntr_reg[2]),
        .O(\sig_ftch_updt_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFF44000000B)) 
    \sig_ftch_updt_cntr[3]_i_1 
       (.I0(sig_pop_dm_status_reg),
        .I1(sig_sgcntl2s2mm_cmd_tvalid),
        .I2(sig_ftch_updt_cntr_reg[0]),
        .I3(sig_ftch_updt_cntr_reg[1]),
        .I4(sig_ftch_updt_cntr_reg[2]),
        .I5(sig_ftch_updt_cntr_reg[3]),
        .O(\sig_ftch_updt_cntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9A8A)) 
    \sig_ftch_updt_cntr[4]_i_1 
       (.I0(sig_sgcntl2s2mm_cmd_tvalid),
        .I1(sts_queue_full),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .I3(\cdma_tvect_out[10]_INST_0_i_1_n_0 ),
        .O(\sig_ftch_updt_cntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \sig_ftch_updt_cntr[4]_i_2 
       (.I0(sig_ftch_updt_cntr_reg[4]),
        .I1(sig_ftch_updt_cntr_reg[2]),
        .I2(\sig_ftch_updt_cntr[4]_i_3_n_0 ),
        .I3(sig_ftch_updt_cntr_reg[0]),
        .I4(sig_ftch_updt_cntr_reg[1]),
        .I5(sig_ftch_updt_cntr_reg[3]),
        .O(\sig_ftch_updt_cntr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_ftch_updt_cntr[4]_i_3 
       (.I0(sig_sgcntl2s2mm_cmd_tvalid),
        .I1(sts_queue_full),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .O(\sig_ftch_updt_cntr[4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[0]_i_1_n_0 ),
        .Q(sig_ftch_updt_cntr_reg[0]),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[1]_i_1_n_0 ),
        .Q(sig_ftch_updt_cntr_reg[1]),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[2]_i_1_n_0 ),
        .Q(sig_ftch_updt_cntr_reg[2]),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[3]_i_1_n_0 ),
        .Q(sig_ftch_updt_cntr_reg[3]),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[4]_i_2_n_0 ),
        .Q(sig_ftch_updt_cntr_reg[4]),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    sig_halt_cmplt_reg_i_1__0
       (.I0(sig_sg2sgcntlr_updt_idle),
        .I1(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[7] ),
        .I2(sig_shtdwn_sm_set_cmplt),
        .I3(sig_sgcntl2rst_halt_cmplt),
        .O(sig_halt_cmplt_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg_i_1__0_n_0),
        .Q(sig_sgcntl2rst_halt_cmplt),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    sig_halt_dm_i_1
       (.I0(\cdma_tvect_out[10] ),
        .I1(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[0] ),
        .I2(sig_sgcntl2s2mm_halt),
        .O(sig_halt_dm_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_dm_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_dm_i_1_n_0),
        .Q(sig_sgcntl2s2mm_halt),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_status_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_status_reg_0),
        .Q(sig_halt_status),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_mm2s_status_reg[6]_i_1__0 
       (.I0(sig_sts_sm_push_updt),
        .I1(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .O(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(sig_mm2s_tag[0]),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(sig_mm2s_tag[1]),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(sig_mm2s_tag[2]),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(sig_mm2s_tag[3]),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(sig_mm2s_interr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\sig_mm2s_status_reg_reg_n_0_[5] ),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(sig_mm2s_slverr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts_reg_0),
        .D(\sig_s2mm_status_reg_reg[6]_0 [0]),
        .Q(sig_s2mm_tag[0]),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts_reg_0),
        .D(\sig_s2mm_status_reg_reg[6]_0 [1]),
        .Q(sig_s2mm_tag[1]),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts_reg_0),
        .D(\sig_s2mm_status_reg_reg[6]_0 [2]),
        .Q(sig_s2mm_tag[2]),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts_reg_0),
        .D(\sig_s2mm_status_reg_reg[6]_0 [3]),
        .Q(sig_s2mm_tag[3]),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts_reg_0),
        .D(\sig_s2mm_status_reg_reg[6]_0 [4]),
        .Q(sig_s2mm_interr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts_reg_0),
        .D(\sig_s2mm_status_reg_reg[6]_0 [5]),
        .Q(\sig_s2mm_status_reg_reg_n_0_[5] ),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sts_sm_pop_s2mm_sts_reg_0),
        .D(\sig_s2mm_status_reg_reg[6]_0 [6]),
        .Q(sig_s2mm_slverr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sg_run_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sg_run_reg_1),
        .Q(sig_sg_run_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_shtdwn_sm_set_cmplt_i_1
       (.I0(sig_shtdwn_sm_set_cmplt),
        .I1(\FSM_onehot_sig_shtdwn_sm_state_reg_n_0_[7] ),
        .I2(sig_sg2sgcntlr_updt_idle),
        .O(sig_shtdwn_sm_set_cmplt_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_shtdwn_sm_set_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shtdwn_sm_set_cmplt_ns),
        .Q(sig_shtdwn_sm_set_cmplt),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  LUT5 #(
    .INIT(32'h00000800)) 
    sig_sts_sm_pop_mm2s_sts_i_1
       (.I0(sig_dm_mm2s_sts_tvalid),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_sts_sm_state[1]),
        .I3(sig_sts_sm_state[0]),
        .I4(sig_halt_status),
        .O(sig_sts_sm_pop_mm2s_sts_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sts_sm_pop_mm2s_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_pop_mm2s_sts_ns),
        .Q(E),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  LUT5 #(
    .INIT(32'h00080000)) 
    sig_sts_sm_pop_s2mm_sts_i_1
       (.I0(sig_dm_s2mm_sts_tvalid),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_halt_status),
        .I3(sig_sts_sm_state[0]),
        .I4(sig_sts_sm_state[1]),
        .O(sig_sts_sm_pop_s2mm_sts_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sts_sm_pop_s2mm_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_pop_s2mm_sts_ns),
        .Q(sig_sts_sm_pop_s2mm_sts_reg_0),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_sts_sm_push_updt_i_1
       (.I0(sig_dm_status_empty),
        .I1(sig_sts_sm_state[1]),
        .I2(sig_sts_sm_state[0]),
        .O(sig_sts_sm_push_updt_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sts_sm_push_updt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_push_updt_ns),
        .Q(sig_sts_sm_push_updt),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  LUT6 #(
    .INIT(64'h0000000000005554)) 
    \sig_updt_filter_cntr[0]_i_1 
       (.I0(sig_updt_filter_cntr[0]),
        .I1(sig_updt_filter_cntr[3]),
        .I2(sig_updt_filter_cntr[1]),
        .I3(sig_updt_filter_cntr[2]),
        .I4(sig_pop_dm_status_reg),
        .I5(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .O(\sig_updt_filter_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000C3C2)) 
    \sig_updt_filter_cntr[1]_i_1 
       (.I0(sig_updt_filter_cntr[2]),
        .I1(sig_updt_filter_cntr[0]),
        .I2(sig_updt_filter_cntr[1]),
        .I3(sig_updt_filter_cntr[3]),
        .I4(sig_pop_dm_status_reg),
        .I5(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .O(\sig_updt_filter_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A9A8)) 
    \sig_updt_filter_cntr[2]_i_1 
       (.I0(sig_updt_filter_cntr[2]),
        .I1(sig_updt_filter_cntr[0]),
        .I2(sig_updt_filter_cntr[1]),
        .I3(sig_updt_filter_cntr[3]),
        .I4(sig_pop_dm_status_reg),
        .I5(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .O(\sig_updt_filter_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4F4F4F444)) 
    \sig_updt_filter_cntr[3]_i_1 
       (.I0(sts_queue_full),
        .I1(sig_sgcntl2sg_updsts_tvalid),
        .I2(sig_updt_filter_cntr[3]),
        .I3(sig_updt_filter_cntr[1]),
        .I4(sig_updt_filter_cntr[0]),
        .I5(sig_updt_filter_cntr[2]),
        .O(\sig_updt_filter_cntr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_updt_filter_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_updt_filter_cntr[0]_i_1_n_0 ),
        .Q(sig_updt_filter_cntr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_updt_filter_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_updt_filter_cntr[1]_i_1_n_0 ),
        .Q(sig_updt_filter_cntr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_updt_filter_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_updt_filter_cntr[2]_i_1_n_0 ),
        .Q(sig_updt_filter_cntr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_updt_filter_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_updt_filter_cntr[3]_i_1_n_0 ),
        .Q(sig_updt_filter_cntr[3]),
        .R(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_sg_wrap
   (ftch_error_reg,
    updt_error_reg,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_bready,
    m_axi_sg_arlen,
    m_axi_sg_awsize,
    s_axi_lite_wready,
    s_axi_lite_arready,
    cdma_tvect_out,
    s_axi_lite_rdata,
    cdma_introut,
    m_axi_sg_araddr,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awaddr,
    m_axi_sg_awvalid,
    m_axi_wvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    m_axi_rready,
    m_axi_sg_wdata,
    \GEN_SYNC_WRITE.bvalid_i_reg ,
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ,
    m_axi_rlast,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_arready,
    m_axi_sg_awready,
    m_axi_arready,
    m_axi_awready,
    s_axi_lite_awaddr,
    m_axi_aclk,
    s_axi_lite_aclk,
    s_axi_lite_wdata,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    s_axi_lite_araddr,
    m_axi_sg_rdata,
    m_axi_sg_bresp,
    m_axi_bresp,
    m_axi_rdata,
    s_axi_lite_aresetn,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    m_axi_rvalid,
    m_axi_rresp,
    m_axi_bvalid,
    m_axi_wready,
    s_axi_lite_bready,
    s_axi_lite_rready,
    m_axi_sg_rresp);
  output ftch_error_reg;
  output updt_error_reg;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output m_axi_bready;
  output [0:0]m_axi_sg_arlen;
  output [0:0]m_axi_sg_awsize;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output [20:0]cdma_tvect_out;
  output [31:0]s_axi_lite_rdata;
  output cdma_introut;
  output [25:0]m_axi_sg_araddr;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [27:0]m_axi_sg_awaddr;
  output m_axi_sg_awvalid;
  output m_axi_wvalid;
  output [31:0]m_axi_araddr;
  output [3:0]m_axi_arlen;
  output [0:0]m_axi_arsize;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output [31:0]m_axi_awaddr;
  output [3:0]m_axi_awlen;
  output [0:0]m_axi_awsize;
  output [0:0]m_axi_awburst;
  output m_axi_awvalid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output m_axi_rready;
  output [3:0]m_axi_sg_wdata;
  output \GEN_SYNC_WRITE.bvalid_i_reg ;
  output \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ;
  input m_axi_rlast;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input m_axi_arready;
  input m_axi_awready;
  input [3:0]s_axi_lite_awaddr;
  input m_axi_aclk;
  input s_axi_lite_aclk;
  input [31:0]s_axi_lite_wdata;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input [3:0]s_axi_lite_araddr;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_bresp;
  input [1:0]m_axi_bresp;
  input [31:0]m_axi_rdata;
  input s_axi_lite_aresetn;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input m_axi_bvalid;
  input m_axi_wready;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [1:0]m_axi_sg_rresp;

  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_wren ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_36 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_37 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_38 ;
  wire \GEN_INCLUDE_SF.I_STORE_FORWARD_n_41 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_cnt0 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_calc2dm_calc_err ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ;
  wire \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ;
  wire \GEN_SYNC_WRITE.bvalid_i_reg ;
  wire \I_AXI_LITE/rdy ;
  wire I_DATAMOVER_n_21;
  wire I_DATAMOVER_n_24;
  wire I_DATAMOVER_n_25;
  wire I_DATAMOVER_n_26;
  wire I_DATAMOVER_n_27;
  wire I_DATAMOVER_n_28;
  wire I_DATAMOVER_n_30;
  wire I_DATAMOVER_n_31;
  wire I_DATAMOVER_n_32;
  wire I_DATAMOVER_n_33;
  wire I_DATAMOVER_n_34;
  wire I_DATAMOVER_n_35;
  wire I_DATAMOVER_n_41;
  wire I_DATAMOVER_n_46;
  wire I_DATAMOVER_n_47;
  wire I_DATAMOVER_n_48;
  wire I_DATAMOVER_n_49;
  wire I_DATAMOVER_n_50;
  wire I_DATAMOVER_n_51;
  wire I_DATAMOVER_n_52;
  wire \I_GEN_IDLE_CLR/sig_pulse_trigger ;
  wire \I_GEN_IDLE_CLR/sig_to_edge_detect_reg ;
  wire \I_GEN_SG_IDLE_RISE/sig_pulse_trigger ;
  wire \I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg ;
  wire I_HYBRID_REG_MODULE_n_18;
  wire I_HYBRID_REG_MODULE_n_39;
  wire I_HYBRID_REG_MODULE_n_4;
  wire I_HYBRID_REG_MODULE_n_41;
  wire I_HYBRID_REG_MODULE_n_42;
  wire I_HYBRID_REG_MODULE_n_43;
  wire I_HYBRID_REG_MODULE_n_44;
  wire I_HYBRID_REG_MODULE_n_45;
  wire I_HYBRID_REG_MODULE_n_5;
  wire I_HYBRID_REG_MODULE_n_6;
  wire I_HYBRID_REG_MODULE_n_7;
  wire I_HYBRID_REG_MODULE_n_70;
  wire I_HYBRID_REG_MODULE_n_71;
  wire I_HYBRID_REG_MODULE_n_8;
  wire I_HYBRID_REG_MODULE_n_99;
  wire \I_REGISTER_BLOCK/dly_irq0 ;
  wire [23:23]\I_REGISTER_BLOCK/dmacr_i ;
  wire \I_REGISTER_BLOCK/sg_ftch_error ;
  wire \I_REGISTER_BLOCK/sg_ftch_error0 ;
  wire \I_REGISTER_BLOCK/sg_updt_error ;
  wire I_RST_MODULE_n_10;
  wire I_RST_MODULE_n_14;
  wire I_RST_MODULE_n_16;
  wire I_RST_MODULE_n_17;
  wire I_RST_MODULE_n_18;
  wire I_RST_MODULE_n_7;
  wire \I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ;
  wire \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ;
  wire \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done ;
  wire I_SG_CNTLR_n_16;
  wire I_SG_CNTLR_n_17;
  wire I_SG_CNTLR_n_18;
  wire I_SG_CNTLR_n_21;
  wire I_SG_CNTLR_n_24;
  wire I_SG_CNTLR_n_25;
  wire I_SG_ENGINE_n_212;
  wire I_SG_ENGINE_n_214;
  wire I_SG_ENGINE_n_224;
  wire I_SG_ENGINE_n_234;
  wire I_SG_ENGINE_n_235;
  wire I_SG_ENGINE_n_236;
  wire I_SG_ENGINE_n_70;
  wire I_SG_ENGINE_n_71;
  wire I_SG_ENGINE_n_72;
  wire I_SG_ENGINE_n_73;
  wire I_SG_ENGINE_n_74;
  wire I_SG_ENGINE_n_75;
  wire I_SG_ENGINE_n_76;
  wire I_SG_ENGINE_n_77;
  wire I_SG_ENGINE_n_78;
  wire I_SG_ENGINE_n_79;
  wire I_SG_ENGINE_n_80;
  wire I_SG_ENGINE_n_81;
  wire I_SG_ENGINE_n_82;
  wire I_SG_ENGINE_n_83;
  wire I_SG_ENGINE_n_84;
  wire I_SG_ENGINE_n_85;
  wire I_SG_ENGINE_n_86;
  wire I_SG_ENGINE_n_87;
  wire I_SG_ENGINE_n_88;
  wire I_SG_ENGINE_n_89;
  wire I_SG_ENGINE_n_90;
  wire I_SG_ENGINE_n_91;
  wire I_SG_ENGINE_n_92;
  wire I_SG_ENGINE_n_93;
  wire I_SG_ENGINE_n_94;
  wire I_SG_ENGINE_n_95;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit0_out ;
  wire I_SIMPLE_DMA_CNTLR_n_14;
  wire I_SIMPLE_DMA_CNTLR_n_15;
  wire I_SIMPLE_DMA_CNTLR_n_7;
  wire I_SIMPLE_DMA_CNTLR_n_8;
  wire I_SIMPLE_DMA_CNTLR_n_9;
  wire \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger ;
  wire \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ;
  wire cdma_introut;
  wire [20:0]cdma_tvect_out;
  wire [31:30]ch1_fetch_address_i;
  wire ch1_ftch_queue_empty;
  wire dma_cyclic;
  wire ftch_error_reg;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [3:0]m_axi_arlen;
  wire m_axi_arready;
  wire [0:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]m_axi_awburst;
  wire [3:0]m_axi_awlen;
  wire m_axi_awready;
  wire [0:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [3:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire p_0_in;
  wire ptr_queue_full;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [3:0]sig_cmd_tag_cntr_reg;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_cntlr2rst_halt_cmplt;
  wire [36:36]sig_data_fifo_data_out;
  wire sig_data_fifo_full;
  wire [70:26]sig_dm_mm2s_cmd_tdata;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_halt_cmplt;
  wire [6:0]sig_dm_mm2s_sts_tdata;
  wire sig_dm_mm2s_sts_tvalid;
  wire [66:0]sig_dm_s2mm_cmd_tdata;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_dm_s2mm_halt_cmplt;
  wire [6:0]sig_dm_s2mm_sts_tdata;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_fetch_update_empty;
  wire sig_good_sin_strm_dbeat;
  wire sig_halt_status;
  wire sig_len_fifo_full;
  wire sig_mm2s_addr_req_posted;
  wire sig_mm2s_allow_addr_req;
  wire [3:0]sig_mm2s_axis_tkeep;
  wire sig_mm2s_axis_tlast;
  wire sig_mm2s_interr;
  wire sig_mm2s_rd_xfer_cmplt;
  wire sig_mm2s_status_reg0;
  wire sig_pop_data_fifo;
  wire sig_pop_dm_status_reg;
  wire sig_push_len_fifo;
  wire sig_reg2cntlr_sg_mode;
  wire sig_reg2rst_soft_reset;
  wire [31:6]sig_reg2sg_curdesc;
  wire [31:16]sig_reg2sg_dmacr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_irqthresh_wren;
  wire [29:6]sig_reg2sg_taildesc;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_rst2cntlr_reset;
  wire sig_rst2dm_resetn;
  wire sig_rst2lite_bside_reset;
  wire sig_rst2reg_reset;
  wire sig_rst2reg_soft_reset_clr;
  wire sig_rst2s2mm_halt;
  wire sig_rst2sg_resetn;
  wire sig_rst2sgcntlr_reset;
  wire sig_s2mm_addr_req_posted;
  wire sig_s2mm_allow_addr_req;
  wire [31:0]sig_s2mm_axis_tdata;
  wire sig_s2mm_axis_tvalid;
  wire sig_s2mm_interr;
  wire sig_s2mm_ld_nxt_len;
  wire [3:0]sig_s2mm_wr_len;
  wire sig_s_h_halt_reg;
  wire [7:0]sig_sg2reg_irqdelay_status;
  wire [7:0]sig_sg2reg_irqthresh_status;
  wire sig_sg2sgcntlr_ftch_idle;
  wire [127:0]sig_sg2sgcntlr_ftch_tdata_new;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire [31:6]sig_sgcntl2sg_updptr_tdata;
  wire sig_sgcntl2sg_updptr_tlast;
  wire [30:28]sig_sgcntl2sg_updsts_tdata;
  wire sig_sgcntl2sg_updsts_tvalid;
  wire sig_sgcntlr2sg_desc_flush;
  wire sig_sm_clr_idle_ns;
  wire sig_sm_state0;
  wire sig_sts_sm_pop_mm2s_sts;
  wire sig_sts_sm_pop_s2mm_sts;
  wire sts_queue_full;
  wire updt_error_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_sf \GEN_INCLUDE_SF.I_STORE_FORWARD 
       (.E(I_DATAMOVER_n_41),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ({I_DATAMOVER_n_46,I_DATAMOVER_n_47,I_DATAMOVER_n_48,I_DATAMOVER_n_49}),
        .Q({\GEN_INCLUDE_SF.I_STORE_FORWARD_n_36 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_37 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_38 }),
        .S({I_DATAMOVER_n_50,I_DATAMOVER_n_51,I_DATAMOVER_n_52}),
        .data_valid(sig_s2mm_axis_tvalid),
        .din({sig_mm2s_axis_tlast,sig_mm2s_axis_tkeep,m_axi_rdata}),
        .dout({sig_data_fifo_data_out,sig_s2mm_axis_tdata}),
        .full(sig_data_fifo_full),
        .i__carry_i_1__0(sig_s2mm_wr_len),
        .m_axi_aclk(m_axi_aclk),
        .out(sig_rst2cntlr_reset),
        .rd_en(sig_pop_data_fifo),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_mm2s_allow_addr_req(sig_mm2s_allow_addr_req),
        .sig_mm2s_rd_xfer_cmplt(sig_mm2s_rd_xfer_cmplt),
        .\sig_next_last_strb_reg_reg[2] (\GEN_INCLUDE_SF.I_STORE_FORWARD_n_41 ),
        .sig_ok_to_post_wr_addr_reg_0(sig_s2mm_addr_req_posted),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_s2mm_allow_addr_req(sig_s2mm_allow_addr_req),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .\sig_token_cntr_reg[1]_0 (sig_mm2s_addr_req_posted));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover I_DATAMOVER
       (.D(I_DATAMOVER_n_25),
        .E(sig_sts_sm_pop_s2mm_sts),
        .\FSM_onehot_sig_sm_state_reg[1] (cdma_tvect_out[0]),
        .\FSM_onehot_sig_sm_state_reg[4] ({I_SIMPLE_DMA_CNTLR_n_7,I_SIMPLE_DMA_CNTLR_n_8}),
        .Q(I_SG_CNTLR_n_16),
        .S({I_DATAMOVER_n_50,I_DATAMOVER_n_51,I_DATAMOVER_n_52}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ({sig_dm_mm2s_cmd_tdata[66:35],sig_dm_mm2s_cmd_tdata[26]}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (sig_dm_mm2s_sts_tdata),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 (sig_dm_s2mm_sts_tdata),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ({sig_dm_mm2s_cmd_tdata[70:67],sig_dm_s2mm_cmd_tdata[66:35],sig_dm_s2mm_cmd_tdata[26:0]}),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (I_DATAMOVER_n_26),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (I_DATAMOVER_n_27),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (sig_sts_sm_pop_mm2s_sts),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (I_SG_CNTLR_n_17),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (I_SG_CNTLR_n_18),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .data_valid(sig_s2mm_axis_tvalid),
        .din({sig_mm2s_axis_tlast,sig_mm2s_axis_tkeep}),
        .dout({sig_data_fifo_data_out,sig_s2mm_axis_tdata}),
        .full(sig_data_fifo_full),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .out(sig_mm2s_addr_req_posted),
        .rd_en(sig_pop_data_fifo),
        .sig_calc2dm_calc_err(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_calc2dm_calc_err ),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_data2all_tlast_error(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ),
        .sig_data2wsc_last_err_reg(\GEN_INCLUDE_SF.I_STORE_FORWARD_n_41 ),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_cmd_tready(sig_dm_s2mm_cmd_tready),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_dm_s2mm_sts_tvalid(sig_dm_s2mm_sts_tvalid),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_first_dbeat_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_halt_cmplt_reg(I_DATAMOVER_n_21),
        .sig_halt_cmplt_reg_0(I_DATAMOVER_n_24),
        .sig_halt_status(sig_halt_status),
        .sig_init_done(\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_2(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_3(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_4(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_reg_reg(I_DATAMOVER_n_30),
        .sig_init_reg_reg_0(I_DATAMOVER_n_31),
        .sig_init_reg_reg_1(I_DATAMOVER_n_32),
        .sig_init_reg_reg_2(I_DATAMOVER_n_33),
        .sig_init_reg_reg_3(I_DATAMOVER_n_34),
        .sig_init_reg_reg_4(I_DATAMOVER_n_35),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_mm2s_allow_addr_req(sig_mm2s_allow_addr_req),
        .sig_mm2s_interr(sig_mm2s_interr),
        .sig_mm2s_rd_xfer_cmplt(sig_mm2s_rd_xfer_cmplt),
        .\sig_mm2s_status_reg_reg[4] (I_DATAMOVER_n_28),
        .\sig_next_last_strb_reg_reg[3] ({I_DATAMOVER_n_46,I_DATAMOVER_n_47,I_DATAMOVER_n_48,I_DATAMOVER_n_49}),
        .sig_posted_to_axi_2_reg(sig_s2mm_addr_req_posted),
        .sig_posted_to_axi_2_reg_0(I_DATAMOVER_n_41),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s2mm_allow_addr_req(sig_s2mm_allow_addr_req),
        .sig_s2mm_interr(sig_s2mm_interr),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .\sig_s2mm_wr_len_reg[3] (sig_s2mm_wr_len),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_17),
        .sig_s_h_halt_reg_reg_0(I_RST_MODULE_n_18),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_stream_rst(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst ),
        .\sig_uncom_wrcnt_reg[7] ({\GEN_INCLUDE_SF.I_STORE_FORWARD_n_36 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_37 ,\GEN_INCLUDE_SF.I_STORE_FORWARD_n_38 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reg_module I_HYBRID_REG_MODULE
       (.D({I_SG_ENGINE_n_70,I_SG_ENGINE_n_71,I_SG_ENGINE_n_72,I_SG_ENGINE_n_73,I_SG_ENGINE_n_74,I_SG_ENGINE_n_75,I_SG_ENGINE_n_76,I_SG_ENGINE_n_77,I_SG_ENGINE_n_78,I_SG_ENGINE_n_79,I_SG_ENGINE_n_80,I_SG_ENGINE_n_81,I_SG_ENGINE_n_82,I_SG_ENGINE_n_83,I_SG_ENGINE_n_84,I_SG_ENGINE_n_85,I_SG_ENGINE_n_86,I_SG_ENGINE_n_87,I_SG_ENGINE_n_88,I_SG_ENGINE_n_89,I_SG_ENGINE_n_90,I_SG_ENGINE_n_91,I_SG_ENGINE_n_92,I_SG_ENGINE_n_93,I_SG_ENGINE_n_94,I_SG_ENGINE_n_95}),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (I_HYBRID_REG_MODULE_n_44),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (sig_rst2sg_resetn),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] (I_SG_ENGINE_n_214),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 (I_SG_ENGINE_n_224),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 (I_SG_CNTLR_n_24),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] (I_HYBRID_REG_MODULE_n_39),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (I_HYBRID_REG_MODULE_n_41),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 (I_SG_CNTLR_n_25),
        .\GEN_MM2S.queue_dout_new_reg[31] ({sig_dm_mm2s_cmd_tdata[66:35],sig_dm_mm2s_cmd_tdata[26]}),
        .\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2] (sig_rst2lite_bside_reset),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[23] (sig_sg2reg_irqthresh_status),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] (sig_sg2reg_irqdelay_status),
        .\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg (\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[1] (I_RST_MODULE_n_16),
        .\GEN_SYNC_WRITE.bvalid_i_reg (\GEN_SYNC_WRITE.bvalid_i_reg ),
        .Q(sig_rst2reg_soft_reset_clr),
        .S(I_HYBRID_REG_MODULE_n_45),
        .SR(\I_REGISTER_BLOCK/dly_irq0 ),
        .SS(\I_REGISTER_BLOCK/dmacr_i ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] (sig_sg2sgcntlr_ftch_tdata_new[89:0]),
        .arready_i_reg(s_axi_lite_arready),
        .cdma_introut(cdma_introut),
        .cdma_tvect_out({cdma_tvect_out[18],cdma_tvect_out[10:9],cdma_tvect_out[6],cdma_tvect_out[3],cdma_tvect_out[1]}),
        .ch1_dly_fast_cnt0(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_cnt0 ),
        .\ch1_sg_idle1_inferred__0/i__carry__0 (ch1_fetch_address_i),
        .\curdesc_lsb_i_reg[31] (sig_reg2sg_curdesc),
        .dly_irq_reg(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ),
        .dma_cyclic(dma_cyclic),
        .dma_decerr_reg(I_HYBRID_REG_MODULE_n_5),
        .dma_decerr_reg_0(I_SIMPLE_DMA_CNTLR_n_15),
        .dma_slverr_reg(I_HYBRID_REG_MODULE_n_4),
        .dma_slverr_reg_0(I_SIMPLE_DMA_CNTLR_n_14),
        .\dmacr_i_reg[26] (I_HYBRID_REG_MODULE_n_42),
        .\dmacr_i_reg[3] (I_HYBRID_REG_MODULE_n_43),
        .\dmacr_i_reg[3]_0 (I_HYBRID_REG_MODULE_n_70),
        .\dmacr_i_reg[3]_1 (I_HYBRID_REG_MODULE_n_71),
        .\dmacr_i_reg[3]_2 ({sig_dm_mm2s_cmd_tdata[70:67],sig_dm_s2mm_cmd_tdata[66:35],sig_dm_s2mm_cmd_tdata[26:0]}),
        .idle_reg(I_RST_MODULE_n_10),
        .m_axi_aclk(m_axi_aclk),
        .out(sig_rst2reg_reset),
        .rdy(\I_AXI_LITE/rdy ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wdata_21_sp_1(I_HYBRID_REG_MODULE_n_99),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .sg_decerr_reg(I_HYBRID_REG_MODULE_n_8),
        .sg_decerr_reg_0(I_SG_ENGINE_n_236),
        .sg_ftch_error(\I_REGISTER_BLOCK/sg_ftch_error ),
        .sg_ftch_error0(\I_REGISTER_BLOCK/sg_ftch_error0 ),
        .sg_interr_reg(I_HYBRID_REG_MODULE_n_6),
        .sg_interr_reg_0(I_SG_ENGINE_n_234),
        .sg_slverr_reg(I_HYBRID_REG_MODULE_n_7),
        .sg_slverr_reg_0(I_SG_ENGINE_n_235),
        .sg_updt_error(\I_REGISTER_BLOCK/sg_updt_error ),
        .sg_updt_error_reg(cdma_tvect_out[15]),
        .sg_updt_error_reg_0(cdma_tvect_out[16]),
        .sg_updt_error_reg_1(cdma_tvect_out[17]),
        .sig_cmd_tag_cntr_reg(sig_cmd_tag_cntr_reg),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_cmd_tready(sig_dm_s2mm_cmd_tready),
        .sig_dm_s2mm_sts_tvalid(sig_dm_s2mm_sts_tvalid),
        .sig_dma_go_reg(cdma_tvect_out[0]),
        .sig_pulse_trigger(\I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger ),
        .sig_pulse_trigger_0(\I_GEN_IDLE_CLR/sig_pulse_trigger ),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_reg2sg_dmacr(sig_reg2sg_dmacr),
        .sig_reg2sg_irqdelay_wren(sig_reg2sg_irqdelay_wren),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_sg_run_reg(I_HYBRID_REG_MODULE_n_18),
        .sig_sg_run_reg_0(cdma_tvect_out[7]),
        .sig_sg_run_reg_1(sig_rst2sgcntlr_reset),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sm_clr_idle_ns(sig_sm_clr_idle_ns),
        .sig_sm_clr_idle_reg(I_SIMPLE_DMA_CNTLR_n_9),
        .sig_to_edge_detect_reg(\I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ),
        .sig_to_edge_detect_reg_1(\I_GEN_IDLE_CLR/sig_to_edge_detect_reg ),
        .\taildesc_lsb_int_reg[29] (sig_reg2sg_taildesc));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_reset I_RST_MODULE
       (.\GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg_0 (sig_rst2cntlr_reset),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_0 (sig_rst2reg_reset),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_1 (I_RST_MODULE_n_10),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_2 (\I_REGISTER_BLOCK/dmacr_i ),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 (sig_rst2sg_resetn),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_1 (I_RST_MODULE_n_14),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_0 (sig_rst2sgcntlr_reset),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_1 (p_0_in),
        .Q(sig_rst2reg_soft_reset_clr),
        .SR(\I_REGISTER_BLOCK/dly_irq0 ),
        .SS(I_RST_MODULE_n_7),
        .cdma_tvect_out(cdma_tvect_out[1]),
        .\dmacr_i_reg[16] (I_HYBRID_REG_MODULE_n_99),
        .idle_reg(cdma_tvect_out[2]),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .out(sig_rst2lite_bside_reset),
        .ptr_queue_full(ptr_queue_full),
        .rdy(\I_AXI_LITE/rdy ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .\s_axi_lite_awaddr[4] (I_RST_MODULE_n_16),
        .s_axi_lite_wdata({s_axi_lite_wdata[23],s_axi_lite_wdata[20],s_axi_lite_wdata[17]}),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_halt_cmplt_reg_0(I_DATAMOVER_n_24),
        .sig_halt_request_reg_0(I_RST_MODULE_n_17),
        .sig_halt_request_reg_1(I_RST_MODULE_n_18),
        .sig_mm2s_status_reg0(sig_mm2s_status_reg0),
        .sig_pulse_trigger(\I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger ),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_sgcntl2sg_updptr_tlast(sig_sgcntl2sg_updptr_tlast),
        .sig_sm_state0(sig_sm_state0),
        .sig_to_edge_detect_reg(\I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_sg_cntlr I_SG_CNTLR
       (.D(sig_dm_mm2s_sts_tdata),
        .\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg (sig_rst2sgcntlr_reset),
        .E(sig_sts_sm_pop_mm2s_sts),
        .\FSM_sequential_sig_ftch_sm_state_reg[1]_0 (\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .\FSM_sequential_sig_sts_sm_state_reg[0]_0 (I_HYBRID_REG_MODULE_n_71),
        .\FSM_sequential_sig_sts_sm_state_reg[0]_1 (I_HYBRID_REG_MODULE_n_70),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (I_HYBRID_REG_MODULE_n_44),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 (sig_sg2reg_irqdelay_status[5]),
        .\GEN_MM2S.reg1_reg[121] (sig_rst2sg_resetn),
        .Q(I_SG_CNTLR_n_16),
        .SR(p_0_in),
        .cdma_tvect_out(cdma_tvect_out[9:8]),
        .\cdma_tvect_out[10] (I_SG_ENGINE_n_212),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .m_axi_aclk(m_axi_aclk),
        .ptr_queue_full(ptr_queue_full),
        .queue_sinit0_out(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit0_out ),
        .sig_cmd_tag_cntr_reg(sig_cmd_tag_cntr_reg),
        .\sig_cmd_tag_cntr_reg[3]_0 (I_HYBRID_REG_MODULE_n_43),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_dm_s2mm_sts_tvalid(sig_dm_s2mm_sts_tvalid),
        .\sig_dm_status_reg_reg[30]_0 (sig_sgcntl2sg_updsts_tdata),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_fetch_update_full_reg_0(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_wren ),
        .\sig_fetch_update_reg_reg[31]_0 (sig_sgcntl2sg_updptr_tdata),
        .\sig_fetch_update_reg_reg[31]_1 (sig_sg2sgcntlr_ftch_tdata_new[127:102]),
        .sig_ftch_sm_set_getdesc_reg_0(I_DATAMOVER_n_27),
        .sig_halt_dm_reg_0(I_SG_CNTLR_n_17),
        .sig_halt_dm_reg_1(I_SG_CNTLR_n_18),
        .sig_halt_status(sig_halt_status),
        .sig_halt_status_reg_0(I_DATAMOVER_n_21),
        .sig_pop_dm_status_reg(sig_pop_dm_status_reg),
        .sig_pulse_trigger(\I_GEN_SG_IDLE_RISE/sig_pulse_trigger ),
        .sig_pulse_trigger_1(\I_GEN_IDLE_CLR/sig_pulse_trigger ),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_reg2sg_dmacr(sig_reg2sg_dmacr[29]),
        .sig_reg2sg_irqdelay_wren(sig_reg2sg_irqdelay_wren),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .\sig_s2mm_status_reg_reg[6]_0 (sig_dm_s2mm_sts_tdata),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sg_run_reg_0(cdma_tvect_out[7]),
        .sig_sg_run_reg_1(I_HYBRID_REG_MODULE_n_18),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_sgcntl2sg_updptr_tlast(sig_sgcntl2sg_updptr_tlast),
        .sig_sgcntl2sg_updsts_tvalid(sig_sgcntl2sg_updsts_tvalid),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush),
        .sig_shtdwn_sm_set_cmplt_reg_0(I_SG_CNTLR_n_21),
        .sig_shtdwn_sm_set_cmplt_reg_1(I_SG_CNTLR_n_24),
        .sig_shtdwn_sm_set_cmplt_reg_2(I_SG_CNTLR_n_25),
        .sig_sts_sm_pop_s2mm_sts_reg_0(sig_sts_sm_pop_s2mm_sts),
        .sig_to_edge_detect_reg(\I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg ),
        .sig_to_edge_detect_reg_0(\I_GEN_IDLE_CLR/sig_to_edge_detect_reg ),
        .sts_queue_full(sts_queue_full));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg I_SG_ENGINE
       (.D({I_SG_ENGINE_n_70,I_SG_ENGINE_n_71,I_SG_ENGINE_n_72,I_SG_ENGINE_n_73,I_SG_ENGINE_n_74,I_SG_ENGINE_n_75,I_SG_ENGINE_n_76,I_SG_ENGINE_n_77,I_SG_ENGINE_n_78,I_SG_ENGINE_n_79,I_SG_ENGINE_n_80,I_SG_ENGINE_n_81,I_SG_ENGINE_n_82,I_SG_ENGINE_n_83,I_SG_ENGINE_n_84,I_SG_ENGINE_n_85,I_SG_ENGINE_n_86,I_SG_ENGINE_n_87,I_SG_ENGINE_n_88,I_SG_ENGINE_n_89,I_SG_ENGINE_n_90,I_SG_ENGINE_n_91,I_SG_ENGINE_n_92,I_SG_ENGINE_n_93,I_SG_ENGINE_n_94,I_SG_ENGINE_n_95}),
        .E(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg (I_SG_ENGINE_n_236),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg (I_SG_ENGINE_n_234),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg (I_SG_ENGINE_n_235),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (I_SG_CNTLR_n_21),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] (I_SG_ENGINE_n_224),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 (I_HYBRID_REG_MODULE_n_39),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] (I_SG_ENGINE_n_214),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (sig_sg2reg_irqdelay_status),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (I_HYBRID_REG_MODULE_n_42),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 (I_HYBRID_REG_MODULE_n_41),
        .\GEN_MM2S.queue_dout_new_reg[121] ({sig_sg2sgcntlr_ftch_tdata_new[127:102],sig_sg2sgcntlr_ftch_tdata_new[89:0]}),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] (ch1_fetch_address_i),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 (sig_reg2sg_curdesc),
        .\GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg (cdma_tvect_out[7]),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_wren ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 (sig_sgcntl2sg_updptr_tdata),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] (sig_pop_dm_status_reg),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ({sig_sgcntl2sg_updsts_tvalid,sig_sgcntl2sg_updsts_tdata}),
        .Q(sig_sg2reg_irqthresh_status),
        .S(I_HYBRID_REG_MODULE_n_45),
        .SR(I_RST_MODULE_n_14),
        .SS(I_RST_MODULE_n_7),
        .cdma_tvect_out(cdma_tvect_out[20:10]),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_dly_fast_cnt0(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_cnt0 ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .\ch1_sg_idle1_inferred__0/i__carry__0 (sig_reg2sg_taildesc),
        .dma_cyclic(dma_cyclic),
        .ftch_error_reg(ftch_error_reg),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_ftch_sts_tready_reg(sig_rst2sg_resetn),
        .ptr_queue_full(ptr_queue_full),
        .queue_sinit0_out(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit0_out ),
        .s_axi_lite_wdata(s_axi_lite_wdata[31:6]),
        .sg_decerr_reg(I_HYBRID_REG_MODULE_n_8),
        .sg_ftch_error(\I_REGISTER_BLOCK/sg_ftch_error ),
        .sg_ftch_error0(\I_REGISTER_BLOCK/sg_ftch_error0 ),
        .sg_interr_reg(I_HYBRID_REG_MODULE_n_6),
        .sg_slverr_reg(I_HYBRID_REG_MODULE_n_7),
        .sg_updt_error(\I_REGISTER_BLOCK/sg_updt_error ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_request_reg(I_SG_ENGINE_n_212),
        .sig_init_done(\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_2(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_3(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_4(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_DATAMOVER_n_30),
        .sig_init_done_reg_0(I_DATAMOVER_n_31),
        .sig_init_done_reg_1(I_DATAMOVER_n_32),
        .sig_init_done_reg_2(I_DATAMOVER_n_33),
        .sig_init_done_reg_3(I_DATAMOVER_n_34),
        .sig_init_done_reg_4(I_DATAMOVER_n_35),
        .sig_pulse_trigger(\I_GEN_SG_IDLE_RISE/sig_pulse_trigger ),
        .sig_reg2sg_dmacr({sig_reg2sg_dmacr[31:30],sig_reg2sg_dmacr[28:16]}),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2sg_updptr_tlast(sig_sgcntl2sg_updptr_tlast),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush),
        .sig_stream_rst(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst ),
        .sig_to_edge_detect_reg(\I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg ),
        .sts_queue_full(sts_queue_full),
        .updt_error_reg(updt_error_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_simple_cntlr I_SIMPLE_DMA_CNTLR
       (.D(I_DATAMOVER_n_25),
        .\FSM_onehot_sig_sm_state_reg[1]_0 (I_DATAMOVER_n_28),
        .\FSM_onehot_sig_sm_state_reg[1]_1 (I_DATAMOVER_n_26),
        .Q({I_SIMPLE_DMA_CNTLR_n_7,I_SIMPLE_DMA_CNTLR_n_8,I_SIMPLE_DMA_CNTLR_n_9}),
        .cdma_tvect_out({cdma_tvect_out[6],cdma_tvect_out[3],cdma_tvect_out[1]}),
        .dma_decerr_reg(cdma_tvect_out[20:19]),
        .dma_decerr_reg_0(I_HYBRID_REG_MODULE_n_5),
        .dma_slverr_reg(I_HYBRID_REG_MODULE_n_4),
        .m_axi_aclk(m_axi_aclk),
        .sig_calc2dm_calc_err(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_calc2dm_calc_err ),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_data2all_tlast_error(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_sts_tvalid(sig_dm_s2mm_sts_tvalid),
        .sig_halt_cmplt_reg_reg_0(sig_rst2cntlr_reset),
        .sig_mm2s_interr(sig_mm2s_interr),
        .sig_mm2s_status_reg0(sig_mm2s_status_reg0),
        .\sig_mm2s_status_reg_reg[6]_0 (sig_dm_mm2s_sts_tdata[6:4]),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_s2mm_interr(sig_s2mm_interr),
        .\sig_s2mm_status_reg_reg[5]_0 (I_SIMPLE_DMA_CNTLR_n_15),
        .\sig_s2mm_status_reg_reg[6]_0 (I_SIMPLE_DMA_CNTLR_n_14),
        .\sig_s2mm_status_reg_reg[6]_1 (sig_dm_s2mm_sts_tdata[6:4]),
        .sig_sm_clr_idle_ns(sig_sm_clr_idle_ns),
        .sig_sm_clr_idle_reg_0(cdma_tvect_out[2]),
        .sig_sm_set_err_reg_0(cdma_tvect_out[5:4]),
        .sig_sm_state0(sig_sm_state0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma_simple_cntlr
   (sig_cntl2mm2s_sts_tready,
    sig_cntl2s2mm_sts_tready,
    cdma_tvect_out,
    sig_sm_clr_idle_reg_0,
    sig_cntl2s2mm_cmd_tvalid,
    Q,
    sig_s2mm_interr,
    sig_mm2s_interr,
    sig_sm_set_err_reg_0,
    \sig_s2mm_status_reg_reg[6]_0 ,
    \sig_s2mm_status_reg_reg[5]_0 ,
    sig_cntlr2rst_halt_cmplt,
    sig_sm_state0,
    m_axi_aclk,
    sig_sm_clr_idle_ns,
    sig_reg2cntlr_sg_mode,
    sig_dm_s2mm_sts_tvalid,
    sig_dm_mm2s_sts_tvalid,
    \FSM_onehot_sig_sm_state_reg[1]_0 ,
    \FSM_onehot_sig_sm_state_reg[1]_1 ,
    sig_dm_mm2s_err,
    sig_calc2dm_calc_err,
    sig_data2all_tlast_error,
    dma_decerr_reg,
    dma_slverr_reg,
    dma_decerr_reg_0,
    D,
    \sig_mm2s_status_reg_reg[6]_0 ,
    sig_mm2s_status_reg0,
    \sig_s2mm_status_reg_reg[6]_1 ,
    sig_rst2s2mm_halt,
    sig_halt_cmplt_reg_reg_0);
  output sig_cntl2mm2s_sts_tready;
  output sig_cntl2s2mm_sts_tready;
  output [2:0]cdma_tvect_out;
  output sig_sm_clr_idle_reg_0;
  output sig_cntl2s2mm_cmd_tvalid;
  output [2:0]Q;
  output sig_s2mm_interr;
  output sig_mm2s_interr;
  output [1:0]sig_sm_set_err_reg_0;
  output \sig_s2mm_status_reg_reg[6]_0 ;
  output \sig_s2mm_status_reg_reg[5]_0 ;
  output sig_cntlr2rst_halt_cmplt;
  input sig_sm_state0;
  input m_axi_aclk;
  input sig_sm_clr_idle_ns;
  input sig_reg2cntlr_sg_mode;
  input sig_dm_s2mm_sts_tvalid;
  input sig_dm_mm2s_sts_tvalid;
  input \FSM_onehot_sig_sm_state_reg[1]_0 ;
  input \FSM_onehot_sig_sm_state_reg[1]_1 ;
  input sig_dm_mm2s_err;
  input sig_calc2dm_calc_err;
  input sig_data2all_tlast_error;
  input [1:0]dma_decerr_reg;
  input dma_slverr_reg;
  input dma_decerr_reg_0;
  input [0:0]D;
  input [2:0]\sig_mm2s_status_reg_reg[6]_0 ;
  input sig_mm2s_status_reg0;
  input [2:0]\sig_s2mm_status_reg_reg[6]_1 ;
  input sig_rst2s2mm_halt;
  input sig_halt_cmplt_reg_reg_0;

  wire [0:0]D;
  wire \FSM_onehot_sig_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_sm_state[1]_i_2_n_0 ;
  wire \FSM_onehot_sig_sm_state[3]_i_1_n_0 ;
  wire \FSM_onehot_sig_sm_state_reg[1]_0 ;
  wire \FSM_onehot_sig_sm_state_reg[1]_1 ;
  wire \FSM_onehot_sig_sm_state_reg_n_0_[0] ;
  wire [2:0]Q;
  wire [2:0]cdma_tvect_out;
  wire [1:0]dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_slverr_reg;
  wire m_axi_aclk;
  wire sig_calc2dm_calc_err;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_data2all_tlast_error;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_halt_cmplt_reg_i_1_n_0;
  wire sig_halt_cmplt_reg_reg_0;
  wire sig_mm2s_decerr;
  wire sig_mm2s_interr;
  wire sig_mm2s_slverr;
  wire sig_mm2s_status_reg0;
  wire \sig_mm2s_status_reg[4]_i_1_n_0 ;
  wire \sig_mm2s_status_reg[5]_i_1_n_0 ;
  wire \sig_mm2s_status_reg[6]_i_2_n_0 ;
  wire [2:0]\sig_mm2s_status_reg_reg[6]_0 ;
  wire sig_reg2cntlr_sg_mode;
  wire sig_rst2s2mm_halt;
  wire sig_s2mm_decerr;
  wire sig_s2mm_interr;
  wire sig_s2mm_slverr;
  wire \sig_s2mm_status_reg[4]_i_1_n_0 ;
  wire \sig_s2mm_status_reg[5]_i_1_n_0 ;
  wire \sig_s2mm_status_reg[6]_i_1_n_0 ;
  wire \sig_s2mm_status_reg_reg[5]_0 ;
  wire \sig_s2mm_status_reg_reg[6]_0 ;
  wire [2:0]\sig_s2mm_status_reg_reg[6]_1 ;
  wire sig_sm_clr_idle_ns;
  wire sig_sm_clr_idle_reg_0;
  wire sig_sm_pop_mm2s_sts_ns;
  wire sig_sm_pop_s2mm_sts_ns;
  wire sig_sm_set_err;
  wire [1:0]sig_sm_set_err_reg_0;
  wire sig_sm_set_idle_ns;
  wire sig_sm_state0;

  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \FSM_onehot_sig_sm_state[1]_i_1 
       (.I0(\FSM_onehot_sig_sm_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_sig_sm_state_reg[1]_0 ),
        .I2(Q[0]),
        .I3(\FSM_onehot_sig_sm_state_reg[1]_1 ),
        .I4(\FSM_onehot_sig_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_sm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \FSM_onehot_sig_sm_state[1]_i_2 
       (.I0(sig_mm2s_decerr),
        .I1(sig_s2mm_decerr),
        .I2(sig_s2mm_slverr),
        .I3(sig_mm2s_slverr),
        .I4(sig_sm_set_err),
        .O(\FSM_onehot_sig_sm_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \FSM_onehot_sig_sm_state[3]_i_1 
       (.I0(sig_sm_clr_idle_reg_0),
        .I1(sig_dm_mm2s_sts_tvalid),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(Q[1]),
        .O(\FSM_onehot_sig_sm_state[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_sm_state_reg_n_0_[0] ),
        .S(sig_sm_state0));
  (* FSM_ENCODED_STATES = "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_sm_state[1]_i_1_n_0 ),
        .Q(Q[0]),
        .R(sig_sm_state0));
  (* FSM_ENCODED_STATES = "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_sm_state_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_sm_state[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(sig_sm_state0));
  (* FSM_ENCODED_STATES = "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_sm_state_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[2]),
        .R(sig_sm_state0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE000E0)) 
    \I_REGISTER_BLOCK/dma_decerr_i_1 
       (.I0(sig_s2mm_decerr),
        .I1(sig_mm2s_decerr),
        .I2(sig_sm_set_err),
        .I3(sig_reg2cntlr_sg_mode),
        .I4(dma_decerr_reg[1]),
        .I5(dma_decerr_reg_0),
        .O(\sig_s2mm_status_reg_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE000E0)) 
    \I_REGISTER_BLOCK/dma_slverr_i_1 
       (.I0(sig_s2mm_slverr),
        .I1(sig_mm2s_slverr),
        .I2(sig_sm_set_err),
        .I3(sig_reg2cntlr_sg_mode),
        .I4(dma_decerr_reg[0]),
        .I5(dma_slverr_reg),
        .O(\sig_s2mm_status_reg_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \cdma_tvect_out[4]_INST_0 
       (.I0(sig_sm_set_err),
        .I1(sig_mm2s_decerr),
        .I2(sig_s2mm_decerr),
        .O(sig_sm_set_err_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \cdma_tvect_out[5]_INST_0 
       (.I0(sig_sm_set_err),
        .I1(sig_mm2s_slverr),
        .I2(sig_s2mm_slverr),
        .O(sig_sm_set_err_reg_0[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \cdma_tvect_out[6]_INST_0 
       (.I0(sig_sm_set_err),
        .I1(sig_dm_mm2s_err),
        .I2(sig_calc2dm_calc_err),
        .I3(sig_data2all_tlast_error),
        .I4(sig_s2mm_interr),
        .I5(sig_mm2s_interr),
        .O(cdma_tvect_out[2]));
  LUT3 #(
    .INIT(8'hF8)) 
    sig_halt_cmplt_reg_i_1
       (.I0(cdma_tvect_out[0]),
        .I1(sig_rst2s2mm_halt),
        .I2(sig_cntlr2rst_halt_cmplt),
        .O(sig_halt_cmplt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg_i_1_n_0),
        .Q(sig_cntlr2rst_halt_cmplt),
        .R(sig_halt_cmplt_reg_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_mm2s_status_reg[4]_i_1 
       (.I0(\sig_mm2s_status_reg_reg[6]_0 [0]),
        .I1(sig_cntl2mm2s_sts_tready),
        .I2(sig_mm2s_interr),
        .O(\sig_mm2s_status_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_mm2s_status_reg[5]_i_1 
       (.I0(\sig_mm2s_status_reg_reg[6]_0 [1]),
        .I1(sig_cntl2mm2s_sts_tready),
        .I2(sig_mm2s_decerr),
        .O(\sig_mm2s_status_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_mm2s_status_reg[6]_i_2 
       (.I0(\sig_mm2s_status_reg_reg[6]_0 [2]),
        .I1(sig_cntl2mm2s_sts_tready),
        .I2(sig_mm2s_slverr),
        .O(\sig_mm2s_status_reg[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_mm2s_status_reg[4]_i_1_n_0 ),
        .Q(sig_mm2s_interr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_mm2s_status_reg[5]_i_1_n_0 ),
        .Q(sig_mm2s_decerr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_mm2s_status_reg[6]_i_2_n_0 ),
        .Q(sig_mm2s_slverr),
        .R(sig_mm2s_status_reg0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_s2mm_status_reg[4]_i_1 
       (.I0(\sig_s2mm_status_reg_reg[6]_1 [0]),
        .I1(sig_cntl2s2mm_sts_tready),
        .I2(sig_s2mm_interr),
        .O(\sig_s2mm_status_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_s2mm_status_reg[5]_i_1 
       (.I0(\sig_s2mm_status_reg_reg[6]_1 [1]),
        .I1(sig_cntl2s2mm_sts_tready),
        .I2(sig_s2mm_decerr),
        .O(\sig_s2mm_status_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_s2mm_status_reg[6]_i_1 
       (.I0(\sig_s2mm_status_reg_reg[6]_1 [2]),
        .I1(sig_cntl2s2mm_sts_tready),
        .I2(sig_s2mm_slverr),
        .O(\sig_s2mm_status_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_s2mm_status_reg[4]_i_1_n_0 ),
        .Q(sig_s2mm_interr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_s2mm_status_reg[5]_i_1_n_0 ),
        .Q(sig_s2mm_decerr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_s2mm_status_reg[6]_i_1_n_0 ),
        .Q(sig_s2mm_slverr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_clr_idle_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_clr_idle_ns),
        .Q(sig_sm_clr_idle_reg_0),
        .R(sig_sm_state0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_cmd_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_clr_idle_reg_0),
        .Q(sig_cntl2s2mm_cmd_tvalid),
        .R(sig_sm_state0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h20)) 
    sig_sm_pop_mm2s_sts_i_1
       (.I0(Q[1]),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_dm_mm2s_sts_tvalid),
        .O(sig_sm_pop_mm2s_sts_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_mm2s_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_mm2s_sts_ns),
        .Q(sig_cntl2mm2s_sts_tready),
        .R(sig_sm_state0));
  LUT3 #(
    .INIT(8'h20)) 
    sig_sm_pop_s2mm_sts_i_1
       (.I0(Q[2]),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_dm_s2mm_sts_tvalid),
        .O(sig_sm_pop_s2mm_sts_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_s2mm_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_s2mm_sts_ns),
        .Q(sig_cntl2s2mm_sts_tready),
        .R(sig_sm_state0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_set_err_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cntl2s2mm_sts_tready),
        .Q(sig_sm_set_err),
        .R(sig_sm_state0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_sm_set_idle_i_1
       (.I0(\FSM_onehot_sig_sm_state_reg_n_0_[0] ),
        .I1(sig_sm_set_err),
        .O(sig_sm_set_idle_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_set_idle_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_set_idle_ns),
        .Q(cdma_tvect_out[0]),
        .S(sig_sm_state0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_set_ioc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_set_err),
        .Q(cdma_tvect_out[1]),
        .R(sig_sm_state0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover
   (out,
    sig_posted_to_axi_2_reg,
    m_axi_wvalid,
    sig_rst2all_stop_request,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arvalid,
    sig_mm2s_rd_xfer_cmplt,
    sig_s_h_halt_reg,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awvalid,
    sig_s2mm_ld_nxt_len,
    m_axi_wlast,
    sig_dm_mm2s_cmd_tready,
    sig_dm_mm2s_sts_tvalid,
    sig_dm_mm2s_err,
    sig_dm_s2mm_cmd_tready,
    sig_dm_s2mm_sts_tvalid,
    sig_calc2dm_calc_err,
    m_axi_bready,
    sig_halt_cmplt_reg,
    sig_dm_s2mm_halt_cmplt,
    sig_dm_mm2s_halt_cmplt,
    sig_halt_cmplt_reg_0,
    D,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \sig_mm2s_status_reg_reg[4] ,
    sig_data2all_tlast_error,
    sig_init_reg_reg,
    sig_init_reg_reg_0,
    sig_init_reg_reg_1,
    sig_init_reg_reg_2,
    sig_init_reg_reg_3,
    sig_init_reg_reg_4,
    din,
    sig_posted_to_axi_2_reg_0,
    sig_good_sin_strm_dbeat,
    m_axi_rready,
    rd_en,
    sig_push_len_fifo,
    \sig_next_last_strb_reg_reg[3] ,
    S,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    m_axi_araddr,
    m_axi_arlen,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ,
    m_axi_awaddr,
    m_axi_awlen,
    \sig_s2mm_wr_len_reg[3] ,
    m_axi_wdata,
    m_axi_wstrb,
    sig_stream_rst,
    sig_s_h_halt_reg_reg,
    m_axi_aclk,
    sig_s_h_halt_reg_reg_0,
    sig_first_dbeat_reg,
    m_axi_rlast,
    m_axi_arready,
    m_axi_awready,
    Q,
    sig_halt_status,
    \FSM_onehot_sig_sm_state_reg[4] ,
    sig_reg2cntlr_sg_mode,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_cntl2s2mm_sts_tready,
    E,
    sig_sgcntl2s2mm_halt,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_cntl2mm2s_sts_tready,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    \FSM_onehot_sig_sm_state_reg[1] ,
    ch1_ftch_queue_empty,
    sig_fetch_update_empty,
    sig_mm2s_interr,
    sig_s2mm_interr,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntl2s2mm_cmd_tvalid,
    sig_mm2s_allow_addr_req,
    full,
    m_axi_rvalid,
    m_axi_rresp,
    m_axi_bvalid,
    sig_s2mm_allow_addr_req,
    m_axi_wready,
    dout,
    data_valid,
    sig_data2wsc_last_err_reg,
    sig_len_fifo_full,
    \sig_uncom_wrcnt_reg[7] ,
    m_axi_bresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] );
  output out;
  output sig_posted_to_axi_2_reg;
  output m_axi_wvalid;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_arsize;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output sig_mm2s_rd_xfer_cmplt;
  output sig_s_h_halt_reg;
  output [0:0]m_axi_awsize;
  output [0:0]m_axi_awburst;
  output m_axi_awvalid;
  output sig_s2mm_ld_nxt_len;
  output m_axi_wlast;
  output sig_dm_mm2s_cmd_tready;
  output sig_dm_mm2s_sts_tvalid;
  output sig_dm_mm2s_err;
  output sig_dm_s2mm_cmd_tready;
  output sig_dm_s2mm_sts_tvalid;
  output sig_calc2dm_calc_err;
  output m_axi_bready;
  output sig_halt_cmplt_reg;
  output sig_dm_s2mm_halt_cmplt;
  output sig_dm_mm2s_halt_cmplt;
  output sig_halt_cmplt_reg_0;
  output [0:0]D;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \sig_mm2s_status_reg_reg[4] ;
  output sig_data2all_tlast_error;
  output sig_init_reg_reg;
  output sig_init_reg_reg_0;
  output sig_init_reg_reg_1;
  output sig_init_reg_reg_2;
  output sig_init_reg_reg_3;
  output sig_init_reg_reg_4;
  output [4:0]din;
  output [0:0]sig_posted_to_axi_2_reg_0;
  output sig_good_sin_strm_dbeat;
  output m_axi_rready;
  output rd_en;
  output sig_push_len_fifo;
  output [3:0]\sig_next_last_strb_reg_reg[3] ;
  output [2:0]S;
  output [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  output [31:0]m_axi_araddr;
  output [3:0]m_axi_arlen;
  output [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  output [31:0]m_axi_awaddr;
  output [3:0]m_axi_awlen;
  output [3:0]\sig_s2mm_wr_len_reg[3] ;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  input sig_stream_rst;
  input sig_s_h_halt_reg_reg;
  input m_axi_aclk;
  input sig_s_h_halt_reg_reg_0;
  input sig_first_dbeat_reg;
  input m_axi_rlast;
  input m_axi_arready;
  input m_axi_awready;
  input [0:0]Q;
  input sig_halt_status;
  input [1:0]\FSM_onehot_sig_sm_state_reg[4] ;
  input sig_reg2cntlr_sg_mode;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input sig_cntl2s2mm_sts_tready;
  input [0:0]E;
  input sig_sgcntl2s2mm_halt;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_cntl2mm2s_sts_tready;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input \FSM_onehot_sig_sm_state_reg[1] ;
  input ch1_ftch_queue_empty;
  input sig_fetch_update_empty;
  input sig_mm2s_interr;
  input sig_s2mm_interr;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_init_done_4;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input sig_mm2s_allow_addr_req;
  input full;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input m_axi_bvalid;
  input sig_s2mm_allow_addr_req;
  input m_axi_wready;
  input [32:0]dout;
  input data_valid;
  input sig_data2wsc_last_err_reg;
  input sig_len_fifo_full;
  input [2:0]\sig_uncom_wrcnt_reg[7] ;
  input [1:0]m_axi_bresp;
  input [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ;
  input [32:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_sig_sm_state_reg[1] ;
  wire [1:0]\FSM_onehot_sig_sm_state_reg[4] ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_26 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_27 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_28 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_29 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_9 ;
  wire \I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \I_CMD_STATUS/I_CMD_FIFO/sig_init_done ;
  wire \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \I_S2MM_MMAP_SKID_BUF/sig_reset_reg ;
  wire [0:0]Q;
  wire [2:0]S;
  wire [32:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire ch1_ftch_queue_empty;
  wire data_valid;
  wire [4:0]din;
  wire [32:0]dout;
  wire full;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [3:0]m_axi_arlen;
  wire m_axi_arready;
  wire [0:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]m_axi_awburst;
  wire [3:0]m_axi_awlen;
  wire m_axi_awready;
  wire [0:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  (* DONT_TOUCH *) wire n_0_0;
  (* DONT_TOUCH *) wire n_0_1;
  wire out;
  wire rd_en;
  wire sig_calc2dm_calc_err;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_data2all_tlast_error;
  wire sig_data2wsc_last_err_reg;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_fetch_update_empty;
  wire sig_first_dbeat_reg;
  wire sig_good_sin_strm_dbeat;
  wire sig_halt_cmplt_reg;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_status;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_reg_reg;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire sig_init_reg_reg_2;
  wire sig_init_reg_reg_3;
  wire sig_init_reg_reg_4;
  wire sig_len_fifo_full;
  wire sig_mm2s_allow_addr_req;
  wire sig_mm2s_interr;
  wire sig_mm2s_rd_xfer_cmplt;
  wire \sig_mm2s_status_reg_reg[4] ;
  wire [3:0]\sig_next_last_strb_reg_reg[3] ;
  wire sig_posted_to_axi_2_reg;
  wire [0:0]sig_posted_to_axi_2_reg_0;
  wire sig_push_len_fifo;
  wire sig_reg2cntlr_sg_mode;
  wire sig_rst2all_stop_request;
  wire sig_s2mm_allow_addr_req;
  wire sig_s2mm_interr;
  wire sig_s2mm_ld_nxt_len;
  wire [3:0]\sig_s2mm_wr_len_reg[3] ;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_stream_rst;
  wire [2:0]\sig_uncom_wrcnt_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.D(D),
        .\FSM_onehot_sig_sm_state_reg[1] (sig_dm_s2mm_cmd_tready),
        .\FSM_onehot_sig_sm_state_reg[1]_0 (\FSM_onehot_sig_sm_state_reg[1] ),
        .\FSM_onehot_sig_sm_state_reg[4] (\FSM_onehot_sig_sm_state_reg[4] ),
        .\FSM_onehot_sig_sm_state_reg[4]_0 (sig_dm_s2mm_sts_tvalid),
        .S(S),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ({\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] [62:59],\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ,\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] [25:0]}),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (sig_dm_mm2s_cmd_tready),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (sig_dm_mm2s_sts_tvalid),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .din(din),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (sig_good_sin_strm_dbeat),
        .in(sig_dm_mm2s_err),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_halt_cmplt_reg(sig_dm_mm2s_halt_cmplt),
        .sig_init_done(\I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_2(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_28 ),
        .sig_init_done_reg_0(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_29 ),
        .sig_init_done_reg_1(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_27 ),
        .sig_init_done_reg_2(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_26 ),
        .sig_last_mmap_dbeat_reg_reg(sig_mm2s_rd_xfer_cmplt),
        .sig_mm2s_allow_addr_req(sig_mm2s_allow_addr_req),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_reset_reg(\I_S2MM_MMAP_SKID_BUF/sig_reset_reg ),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_sm_halt_reg_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_9 ),
        .sig_stream_rst(sig_stream_rst),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7] ),
        .\sig_uncom_wrcnt_reg[7]_0 (sig_posted_to_axi_2_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.E(E),
        .\FSM_onehot_sig_pcc_sm_state_reg[0] (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_9 ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (sig_data2all_tlast_error),
        .Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (sig_dm_s2mm_cmd_tready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (sig_dm_s2mm_sts_tvalid),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .data_valid(data_valid),
        .dout(dout),
        .in(sig_calc2dm_calc_err),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .rd_en(rd_en),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_data2wsc_last_err_reg(sig_data2wsc_last_err_reg),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_halt_cmplt_reg_0(sig_dm_s2mm_halt_cmplt),
        .sig_halt_cmplt_reg_1(sig_halt_cmplt_reg_0),
        .sig_halt_status(sig_halt_status),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_init_done_5(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_6(\I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_7(\I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_8(\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_reg2_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_26 ),
        .sig_init_reg2_reg_0(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_27 ),
        .sig_init_reg2_reg_1(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_28 ),
        .sig_init_reg2_reg_2(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_29 ),
        .sig_init_reg_reg(sig_init_reg_reg),
        .sig_init_reg_reg_0(sig_init_reg_reg_0),
        .sig_init_reg_reg_1(sig_init_reg_reg_1),
        .sig_init_reg_reg_2(sig_init_reg_reg_2),
        .sig_init_reg_reg_3(sig_init_reg_reg_3),
        .sig_init_reg_reg_4(sig_init_reg_reg_4),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_mm2s_interr(sig_mm2s_interr),
        .\sig_mm2s_status_reg_reg[4] (\sig_mm2s_status_reg_reg[4] ),
        .\sig_next_last_strb_reg_reg[3] (\sig_next_last_strb_reg_reg[3] ),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_reset_reg(\I_S2MM_MMAP_SKID_BUF/sig_reset_reg ),
        .sig_s2mm_allow_addr_req(sig_s2mm_allow_addr_req),
        .sig_s2mm_interr(sig_s2mm_interr),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .\sig_s2mm_wr_len_reg[3] (\sig_s2mm_wr_len_reg[3] ),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg_0),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_stream_rst(sig_stream_rst));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl
   (out,
    sig_posted_to_axi_reg_0,
    FIFO_Full_reg,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arvalid,
    sig_init_done_1,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    sig_calc_error_reg_reg_0,
    m_axi_araddr,
    m_axi_arlen,
    sig_stream_rst,
    m_axi_aclk,
    sig_init_done_reg,
    m_axi_arready,
    sig_addr_reg_empty_reg_0,
    sig_mstr2addr_cmd_valid,
    sig_mm2s_allow_addr_req,
    sig_data2addr_stop_req,
    sig_halt_reg_dly3,
    in);
  output out;
  output sig_posted_to_axi_reg_0;
  output FIFO_Full_reg;
  output [0:0]m_axi_arsize;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output sig_init_done_1;
  output sig_inhibit_rdy_n;
  output FIFO_Full_reg_0;
  output sig_calc_error_reg_reg_0;
  output [31:0]m_axi_araddr;
  output [3:0]m_axi_arlen;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_init_done_reg;
  input m_axi_arready;
  input sig_addr_reg_empty_reg_0;
  input sig_mstr2addr_cmd_valid;
  input sig_mm2s_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_halt_reg_dly3;
  input [37:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [3:0]m_axi_arlen;
  wire m_axi_arready;
  wire [0:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_empty_reg_0;
  wire sig_addr_reg_full;
  wire sig_addr_valid_reg_i_1__1_n_0;
  wire [50:4]sig_aq_fifo_data_out;
  wire sig_calc_error_reg_reg_0;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_init_done_1;
  wire sig_init_done_reg;
  wire sig_mm2s_allow_addr_req;
  wire sig_mstr2addr_cmd_valid;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  assign out = sig_posted_to_axi_2;
  assign sig_posted_to_axi_reg_0 = sig_posted_to_axi;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_16 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({sig_aq_fifo_data_out[50],sig_aq_fifo_data_out[47],sig_aq_fifo_data_out[45],sig_aq_fifo_data_out[39:4]}),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mm2s_allow_addr_req(sig_mm2s_allow_addr_req),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(sig_addr_reg_full),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_addr_valid_reg_i_1__1
       (.I0(sig_addr2rsc_calc_error),
        .I1(m_axi_arready),
        .I2(sig_addr_reg_full),
        .I3(sig_addr_reg_empty_reg_0),
        .O(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .Q(m_axi_arvalid),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h1FFF)) 
    sig_halt_cmplt_i_2__1
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_empty),
        .I2(sig_halt_reg_dly3),
        .I3(sig_data2addr_stop_req),
        .O(sig_calc_error_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_araddr[0]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_araddr[10]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_araddr[11]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_araddr[12]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_araddr[13]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_araddr[14]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_araddr[15]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_araddr[16]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_araddr[17]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_araddr[18]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_araddr[19]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_araddr[1]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_araddr[20]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_araddr[21]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_araddr[22]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_araddr[23]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_araddr[24]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_araddr[25]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_araddr[26]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_araddr[27]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_araddr[28]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_araddr[29]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_araddr[2]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_araddr[30]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_araddr[31]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_araddr[3]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_araddr[4]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_araddr[5]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_araddr[6]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_araddr[7]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_araddr[8]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_araddr[9]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_arburst),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_arlen[0]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_arlen[1]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_arlen[2]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[39]),
        .Q(m_axi_arlen[3]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[45]),
        .Q(m_axi_arsize),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi_2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0
   (sig_posted_to_axi_2_reg_0,
    out,
    FIFO_Full_reg,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awvalid,
    sig_init_done,
    sig_posted_to_axi_2_reg_1,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    m_axi_awaddr,
    m_axi_awlen,
    sig_stream_rst,
    m_axi_aclk,
    sig_init_done_reg,
    m_axi_awready,
    sig_addr_reg_empty_reg_0,
    sig_good_sin_strm_dbeat,
    FIFO_Full_reg_1,
    sig_mstr2addr_cmd_valid,
    sig_s2mm_allow_addr_req,
    sig_posted_to_axi_2_reg_2,
    sig_halt_reg,
    in);
  output sig_posted_to_axi_2_reg_0;
  output out;
  output FIFO_Full_reg;
  output sig_addr_reg_empty;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_awsize;
  output [0:0]m_axi_awburst;
  output m_axi_awvalid;
  output sig_init_done;
  output [0:0]sig_posted_to_axi_2_reg_1;
  output sig_inhibit_rdy_n;
  output FIFO_Full_reg_0;
  output [31:0]m_axi_awaddr;
  output [3:0]m_axi_awlen;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_init_done_reg;
  input m_axi_awready;
  input sig_addr_reg_empty_reg_0;
  input sig_good_sin_strm_dbeat;
  input FIFO_Full_reg_1;
  input sig_mstr2addr_cmd_valid;
  input sig_s2mm_allow_addr_req;
  input sig_posted_to_axi_2_reg_2;
  input sig_halt_reg;
  input [37:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [31:0]m_axi_awaddr;
  wire [0:0]m_axi_awburst;
  wire [3:0]m_axi_awlen;
  wire m_axi_awready;
  wire [0:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_empty_reg_0;
  wire sig_addr_reg_full;
  wire sig_addr_valid_reg_i_1__2_n_0;
  wire [50:4]sig_aq_fifo_data_out;
  wire sig_good_sin_strm_dbeat;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2addr_cmd_valid;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire [0:0]sig_posted_to_axi_2_reg_1;
  wire sig_posted_to_axi_2_reg_2;
  wire sig_push_addr_reg1_out;
  wire sig_s2mm_allow_addr_req;
  wire sig_stream_rst;

  assign out = sig_posted_to_axi;
  assign sig_posted_to_axi_2_reg_0 = sig_posted_to_axi_2;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .FIFO_Full_reg_1(FIFO_Full_reg_1),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({sig_aq_fifo_data_out[50],sig_aq_fifo_data_out[47],sig_aq_fifo_data_out[45],sig_aq_fifo_data_out[39:4]}),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg_2),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_s2mm_allow_addr_req(sig_s2mm_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(sig_addr_reg_full),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_addr_valid_reg_i_1__2
       (.I0(sig_addr2wsc_calc_error),
        .I1(m_axi_awready),
        .I2(sig_addr_reg_full),
        .I3(sig_addr_reg_empty_reg_0),
        .O(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .Q(m_axi_awvalid),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_awaddr[0]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_awaddr[10]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_awaddr[11]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_awaddr[12]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_awaddr[13]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_awaddr[14]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_awaddr[15]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_awaddr[16]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_awaddr[17]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_awaddr[18]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_awaddr[19]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_awaddr[1]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_awaddr[20]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_awaddr[21]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_awaddr[22]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_awaddr[23]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_awaddr[24]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_awaddr[25]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_awaddr[26]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_awaddr[27]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_awaddr[28]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_awaddr[29]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_awaddr[2]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_awaddr[30]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_awaddr[31]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_awaddr[3]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_awaddr[4]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_awaddr[5]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_awaddr[6]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_awaddr[7]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_awaddr[8]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_awaddr[9]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_awburst),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_awlen[0]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_awlen[1]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_awlen[2]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[39]),
        .Q(m_axi_awlen[3]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[45]),
        .Q(m_axi_awsize),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi_2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_uncom_wrcnt[7]_i_1 
       (.I0(sig_posted_to_axi_2),
        .I1(sig_good_sin_strm_dbeat),
        .O(sig_posted_to_axi_2_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status
   (SR,
    sig_init_done_9,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_stat2wsc_status_ready,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_init_reg_reg,
    sig_init_reg_reg_0,
    sig_init_reg_reg_1,
    sig_init_reg_reg_2,
    sig_init_reg_reg_3,
    sig_init_reg_reg_4,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    sig_init_reg2_reg,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    sig_init_reg2_reg_2,
    sig_init_reg2_reg_3,
    sig_init_reg2_reg_4,
    sig_init_reg2_reg_5,
    sig_init_reg2_reg_6,
    Q,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    sig_stream_rst,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_wsc2stat_status_valid,
    sig_init_done_reg,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ,
    sig_cntl2s2mm_sts_tready,
    sig_reg2cntlr_sg_mode,
    E,
    sig_sgcntl2s2mm_halt,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntl2s2mm_cmd_tvalid,
    sig_init_done_10,
    sig_init_done_11,
    sig_init_done_12,
    sig_init_done_5,
    sig_init_done_6,
    sig_init_done_7,
    sig_init_done_8,
    sig_init_done_13,
    \USE_SINGLE_REG.sig_regfifo_empty_reg0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ,
    D);
  output [0:0]SR;
  output sig_init_done_9;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_stat2wsc_status_ready;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output sig_init_reg_reg;
  output sig_init_reg_reg_0;
  output sig_init_reg_reg_1;
  output sig_init_reg_reg_2;
  output sig_init_reg_reg_3;
  output sig_init_reg_reg_4;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  output sig_init_reg2_reg;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  output sig_init_reg2_reg_2;
  output sig_init_reg2_reg_3;
  output sig_init_reg2_reg_4;
  output sig_init_reg2_reg_5;
  output sig_init_reg2_reg_6;
  output [63:0]Q;
  output [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  input sig_stream_rst;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_wsc2stat_status_valid;
  input sig_init_done_reg;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  input sig_cntl2s2mm_sts_tready;
  input sig_reg2cntlr_sg_mode;
  input [0:0]E;
  input sig_sgcntl2s2mm_halt;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_init_done_4;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input sig_init_done_10;
  input sig_init_done_11;
  input sig_init_done_12;
  input sig_init_done_5;
  input sig_init_done_6;
  input sig_init_done_7;
  input sig_init_done_8;
  input sig_init_done_13;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  input [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]E;
  wire I_CMD_FIFO_n_14;
  wire [63:0]Q;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  wire m_axi_aclk;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_10;
  wire sig_init_done_11;
  wire sig_init_done_12;
  wire sig_init_done_13;
  wire sig_init_done_14;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_5;
  wire sig_init_done_6;
  wire sig_init_done_7;
  wire sig_init_done_8;
  wire sig_init_done_9;
  wire sig_init_done_reg;
  wire sig_init_reg2_reg;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_init_reg2_reg_2;
  wire sig_init_reg2_reg_3;
  wire sig_init_reg2_reg_4;
  wire sig_init_reg2_reg_5;
  wire sig_init_reg2_reg_6;
  wire sig_init_reg_reg;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire sig_init_reg_reg_2;
  wire sig_init_reg_reg_3;
  wire sig_init_reg_reg_4;
  wire sig_reg2cntlr_sg_mode;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .E(E),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2wsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 (sig_init_done_reg),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ),
        .m_axi_aclk(m_axi_aclk),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_init_done(sig_init_done_14),
        .sig_init_done_reg_0(I_CMD_FIFO_n_14),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo I_CMD_FIFO
       (.E(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg0 (\USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .m_axi_aclk(m_axi_aclk),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_10(sig_init_done_10),
        .sig_init_done_11(sig_init_done_11),
        .sig_init_done_12(sig_init_done_12),
        .sig_init_done_13(sig_init_done_13),
        .sig_init_done_14(sig_init_done_14),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_init_done_5(sig_init_done_5),
        .sig_init_done_6(sig_init_done_6),
        .sig_init_done_7(sig_init_done_7),
        .sig_init_done_8(sig_init_done_8),
        .sig_init_done_9(sig_init_done_9),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_init_reg2_reg_0(sig_init_reg2_reg),
        .sig_init_reg2_reg_1(sig_init_reg2_reg_0),
        .sig_init_reg2_reg_2(sig_init_reg2_reg_1),
        .sig_init_reg2_reg_3(I_CMD_FIFO_n_14),
        .sig_init_reg2_reg_4(sig_init_reg2_reg_2),
        .sig_init_reg2_reg_5(sig_init_reg2_reg_3),
        .sig_init_reg2_reg_6(sig_init_reg2_reg_4),
        .sig_init_reg2_reg_7(sig_init_reg2_reg_5),
        .sig_init_reg2_reg_8(sig_init_reg2_reg_6),
        .sig_init_reg_reg_0(SR),
        .sig_init_reg_reg_1(sig_init_reg_reg),
        .sig_init_reg_reg_2(sig_init_reg_reg_0),
        .sig_init_reg_reg_3(sig_init_reg_reg_1),
        .sig_init_reg_reg_4(sig_init_reg_reg_2),
        .sig_init_reg_reg_5(sig_init_reg_reg_3),
        .sig_init_reg_reg_6(sig_init_reg_reg_4),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status_10
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_stat2rsc_status_ready,
    SR,
    D,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    E,
    Q,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    sig_init_done_reg,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_stream_rst,
    sig_init_done_reg_0,
    sig_rsc2stat_status_valid,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ,
    \FSM_onehot_sig_sm_state_reg[4] ,
    \FSM_onehot_sig_sm_state_reg[4]_0 ,
    sig_reg2cntlr_sg_mode,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ,
    sig_cntl2mm2s_sts_tready,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ,
    sig_sgcntl2s2mm_halt,
    \FSM_onehot_sig_sm_state_reg[1] ,
    \FSM_onehot_sig_sm_state_reg[1]_0 ,
    ch1_ftch_queue_empty,
    sig_fetch_update_empty,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntl2s2mm_cmd_tvalid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_stat2rsc_status_ready;
  output [0:0]SR;
  output [0:0]D;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  output [0:0]E;
  output [63:0]Q;
  output [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  input sig_init_done_reg;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_stream_rst;
  input sig_init_done_reg_0;
  input sig_rsc2stat_status_valid;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  input [1:0]\FSM_onehot_sig_sm_state_reg[4] ;
  input \FSM_onehot_sig_sm_state_reg[4]_0 ;
  input sig_reg2cntlr_sg_mode;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  input sig_cntl2mm2s_sts_tready;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  input sig_sgcntl2s2mm_halt;
  input \FSM_onehot_sig_sm_state_reg[1] ;
  input \FSM_onehot_sig_sm_state_reg[1]_0 ;
  input ch1_ftch_queue_empty;
  input sig_fetch_update_empty;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  input [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  input [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_sig_sm_state_reg[1] ;
  wire \FSM_onehot_sig_sm_state_reg[1]_0 ;
  wire [1:0]\FSM_onehot_sig_sm_state_reg[4] ;
  wire \FSM_onehot_sig_sm_state_reg[4]_0 ;
  wire [63:0]Q;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  wire ch1_ftch_queue_empty;
  wire m_axi_aclk;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_fetch_update_empty;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_reg2cntlr_sg_mode;
  wire sig_rsc2stat_status_valid;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_14 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .\FSM_onehot_sig_sm_state_reg[4] (\FSM_onehot_sig_sm_state_reg[4] ),
        .\FSM_onehot_sig_sm_state_reg[4]_0 (\FSM_onehot_sig_sm_state_reg[4]_0 ),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2rsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ),
        .m_axi_aclk(m_axi_aclk),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_15 I_CMD_FIFO
       (.E(E),
        .\FSM_onehot_sig_sm_state_reg[1] (\FSM_onehot_sig_sm_state_reg[1] ),
        .\FSM_onehot_sig_sm_state_reg[1]_0 (\FSM_onehot_sig_sm_state_reg[1]_0 ),
        .Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg0 (\USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .m_axi_aclk(m_axi_aclk),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_stream_rst(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo
   (sig_init_reg_reg_0,
    sig_init_done_9,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_init_reg_reg_1,
    sig_init_reg_reg_2,
    sig_init_reg_reg_3,
    sig_init_reg_reg_4,
    sig_init_reg_reg_5,
    sig_init_reg_reg_6,
    E,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    sig_init_reg2_reg_2,
    sig_init_reg2_reg_3,
    sig_init_reg2_reg_4,
    sig_init_reg2_reg_5,
    sig_init_reg2_reg_6,
    sig_init_reg2_reg_7,
    sig_init_reg2_reg_8,
    Q,
    sig_stream_rst,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_init_done_reg_0,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    sig_cntl2s2mm_cmd_tvalid,
    sig_reg2cntlr_sg_mode,
    sig_sgcntl2s2mm_cmd_tvalid,
    sig_init_done_10,
    sig_init_done_11,
    sig_init_done_12,
    sig_init_done_14,
    sig_init_done_5,
    sig_init_done_6,
    sig_init_done_7,
    sig_init_done_8,
    sig_init_done_13,
    \USE_SINGLE_REG.sig_regfifo_empty_reg0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 );
  output sig_init_reg_reg_0;
  output sig_init_done_9;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output sig_init_reg_reg_1;
  output sig_init_reg_reg_2;
  output sig_init_reg_reg_3;
  output sig_init_reg_reg_4;
  output sig_init_reg_reg_5;
  output sig_init_reg_reg_6;
  output [0:0]E;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  output sig_init_reg2_reg_2;
  output sig_init_reg2_reg_3;
  output sig_init_reg2_reg_4;
  output sig_init_reg2_reg_5;
  output sig_init_reg2_reg_6;
  output sig_init_reg2_reg_7;
  output sig_init_reg2_reg_8;
  output [63:0]Q;
  input sig_stream_rst;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_init_done_reg_0;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_init_done_4;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_reg2cntlr_sg_mode;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input sig_init_done_10;
  input sig_init_done_11;
  input sig_init_done_12;
  input sig_init_done_14;
  input sig_init_done_5;
  input sig_init_done_6;
  input sig_init_done_7;
  input sig_init_done_8;
  input sig_init_done_13;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  input [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 ;

  wire [0:0]E;
  wire \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ;
  wire [63:0]Q;
  wire [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_aclk;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_10;
  wire sig_init_done_11;
  wire sig_init_done_12;
  wire sig_init_done_13;
  wire sig_init_done_14;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_5;
  wire sig_init_done_6;
  wire sig_init_done_7;
  wire sig_init_done_8;
  wire sig_init_done_9;
  wire sig_init_done_i_1__12_n_0;
  wire sig_init_done_reg_0;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_init_reg2_reg_2;
  wire sig_init_reg2_reg_3;
  wire sig_init_reg2_reg_4;
  wire sig_init_reg2_reg_5;
  wire sig_init_reg2_reg_6;
  wire sig_init_reg2_reg_7;
  wire sig_init_reg2_reg_8;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire sig_init_reg_reg_2;
  wire sig_init_reg_reg_3;
  wire sig_init_reg_reg_4;
  wire sig_init_reg_reg_5;
  wire sig_init_reg_reg_6;
  wire sig_reg2cntlr_sg_mode;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_stream_rst;

  LUT4 #(
    .INIT(16'hA808)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[70]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_cntl2s2mm_cmd_tvalid),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(sig_sgcntl2s2mm_cmd_tvalid),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [10]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [11]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [12]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [13]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [14]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [15]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [16]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [17]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [18]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [19]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [20]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [21]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [22]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [23]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [24]),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [25]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [26]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(1'b1),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [27]),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [28]),
        .Q(Q[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [29]),
        .Q(Q[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [30]),
        .Q(Q[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [31]),
        .Q(Q[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [32]),
        .Q(Q[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [33]),
        .Q(Q[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [34]),
        .Q(Q[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [35]),
        .Q(Q[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [36]),
        .Q(Q[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [37]),
        .Q(Q[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [38]),
        .Q(Q[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [39]),
        .Q(Q[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [40]),
        .Q(Q[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [41]),
        .Q(Q[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [42]),
        .Q(Q[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [43]),
        .Q(Q[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [44]),
        .Q(Q[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [45]),
        .Q(Q[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [46]),
        .Q(Q[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [47]),
        .Q(Q[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [48]),
        .Q(Q[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [49]),
        .Q(Q[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [50]),
        .Q(Q[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [51]),
        .Q(Q[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [52]),
        .Q(Q[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [53]),
        .Q(Q[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [54]),
        .Q(Q[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [55]),
        .Q(Q[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [56]),
        .Q(Q[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [57]),
        .Q(Q[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [58]),
        .Q(Q[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [59]),
        .Q(Q[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [60]),
        .Q(Q[61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [61]),
        .Q(Q[62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [62]),
        .Q(Q[63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [8]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [9]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 
       (.I0(sig_sgcntl2s2mm_cmd_tvalid),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_cntl2s2mm_cmd_tvalid),
        .I3(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I4(\USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg_reg_0),
        .I1(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done),
        .O(sig_init_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(sig_init_reg_reg_0),
        .I1(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_0),
        .O(sig_init_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__1
       (.I0(sig_init_reg_reg_0),
        .I1(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_1),
        .O(sig_init_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__10
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_6),
        .O(sig_init_reg2_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__11
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_7),
        .O(sig_init_reg2_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__12
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_9),
        .O(sig_init_done_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__13
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_8),
        .O(sig_init_reg2_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__14
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_13),
        .O(sig_init_reg2_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__2
       (.I0(sig_init_reg_reg_0),
        .I1(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_2),
        .O(sig_init_reg_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__3
       (.I0(sig_init_reg_reg_0),
        .I1(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_3),
        .O(sig_init_reg_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__4
       (.I0(sig_init_reg_reg_0),
        .I1(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_4),
        .O(sig_init_reg_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__5
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_10),
        .O(sig_init_reg2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__6
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_11),
        .O(sig_init_reg2_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__7
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_12),
        .O(sig_init_reg2_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__8
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_14),
        .O(sig_init_reg2_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__9
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_5),
        .O(sig_init_reg2_reg_4));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__12_n_0),
        .Q(sig_init_done_9),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg_0),
        .Q(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_15
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ,
    E,
    Q,
    sig_init_done_reg_0,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_stream_rst,
    \FSM_onehot_sig_sm_state_reg[1] ,
    \FSM_onehot_sig_sm_state_reg[1]_0 ,
    sig_reg2cntlr_sg_mode,
    ch1_ftch_queue_empty,
    sig_fetch_update_empty,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntl2s2mm_cmd_tvalid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  output [0:0]E;
  output [63:0]Q;
  input sig_init_done_reg_0;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_stream_rst;
  input \FSM_onehot_sig_sm_state_reg[1] ;
  input \FSM_onehot_sig_sm_state_reg[1]_0 ;
  input sig_reg2cntlr_sg_mode;
  input ch1_ftch_queue_empty;
  input sig_fetch_update_empty;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  input [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 ;

  wire [0:0]E;
  wire \FSM_onehot_sig_sm_state_reg[1] ;
  wire \FSM_onehot_sig_sm_state_reg[1]_0 ;
  wire [63:0]Q;
  wire [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire ch1_ftch_queue_empty;
  wire m_axi_aclk;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_fetch_update_empty;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_reg2cntlr_sg_mode;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_stream_rst;

  LUT4 #(
    .INIT(16'h0080)) 
    \FSM_onehot_sig_sm_state[1]_i_4 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(\FSM_onehot_sig_sm_state_reg[1] ),
        .I2(\FSM_onehot_sig_sm_state_reg[1]_0 ),
        .I3(sig_reg2cntlr_sg_mode),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ));
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \FSM_sequential_sig_ftch_sm_state[1]_i_3 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(\FSM_onehot_sig_sm_state_reg[1] ),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(ch1_ftch_queue_empty),
        .I4(sig_fetch_update_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[70]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_cntl2s2mm_cmd_tvalid),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(sig_sgcntl2s2mm_cmd_tvalid),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [10]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [11]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [12]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [13]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [14]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [15]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [16]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [17]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [18]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [19]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [20]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [21]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [22]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [23]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [24]),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [25]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [26]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(1'b1),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [27]),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [28]),
        .Q(Q[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [29]),
        .Q(Q[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [30]),
        .Q(Q[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [31]),
        .Q(Q[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [32]),
        .Q(Q[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [33]),
        .Q(Q[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [34]),
        .Q(Q[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [35]),
        .Q(Q[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [36]),
        .Q(Q[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [37]),
        .Q(Q[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [38]),
        .Q(Q[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [39]),
        .Q(Q[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [40]),
        .Q(Q[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [41]),
        .Q(Q[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [42]),
        .Q(Q[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [43]),
        .Q(Q[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [44]),
        .Q(Q[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [45]),
        .Q(Q[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [46]),
        .Q(Q[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [47]),
        .Q(Q[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [48]),
        .Q(Q[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [49]),
        .Q(Q[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [50]),
        .Q(Q[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [51]),
        .Q(Q[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [52]),
        .Q(Q[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [53]),
        .Q(Q[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [54]),
        .Q(Q[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [55]),
        .Q(Q[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [56]),
        .Q(Q[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [57]),
        .Q(Q[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [58]),
        .Q(Q[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [59]),
        .Q(Q[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [60]),
        .Q(Q[61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [61]),
        .Q(Q[62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [62]),
        .Q(Q[63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [8]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [9]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 
       (.I0(sig_sgcntl2s2mm_cmd_tvalid),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_cntl2s2mm_cmd_tvalid),
        .I3(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I4(\USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0
   (sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ,
    sig_init_done_reg_0,
    m_axi_aclk,
    sig_stream_rst,
    sig_wsc2stat_status_valid,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ,
    sig_cntl2s2mm_sts_tready,
    sig_reg2cntlr_sg_mode,
    E,
    sig_sgcntl2s2mm_halt,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ,
    D);
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  output [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  input sig_init_done_reg_0;
  input m_axi_aclk;
  input sig_stream_rst;
  input sig_wsc2stat_status_valid;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  input sig_cntl2s2mm_sts_tready;
  input sig_reg2cntlr_sg_mode;
  input [0:0]E;
  input sig_sgcntl2s2mm_halt;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  wire m_axi_aclk;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_reg2cntlr_sg_mode;
  wire sig_sgcntl2s2mm_halt;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_wsc2stat_status_valid),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(D[0]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(D[1]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(D[2]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(D[3]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(D[4]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(D[5]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(D[6]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [6]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hAE)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_wsc2stat_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAFEAAFEAAAEAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 
       (.I0(sig_init_done),
        .I1(sig_cntl2s2mm_sts_tready),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I4(E),
        .I5(sig_sgcntl2s2mm_halt),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hAA800000)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_wsc2stat_status_valid),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I4(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_14
   (sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    SR,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ,
    sig_init_done_reg_0,
    m_axi_aclk,
    sig_stream_rst,
    sig_rsc2stat_status_valid,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ,
    \FSM_onehot_sig_sm_state_reg[4] ,
    \FSM_onehot_sig_sm_state_reg[4]_0 ,
    sig_reg2cntlr_sg_mode,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ,
    sig_cntl2mm2s_sts_tready,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    sig_sgcntl2s2mm_halt,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1 );
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output [0:0]SR;
  output [0:0]D;
  output [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  input sig_init_done_reg_0;
  input m_axi_aclk;
  input sig_stream_rst;
  input sig_rsc2stat_status_valid;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  input [1:0]\FSM_onehot_sig_sm_state_reg[4] ;
  input \FSM_onehot_sig_sm_state_reg[4]_0 ;
  input sig_reg2cntlr_sg_mode;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  input sig_cntl2mm2s_sts_tready;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input sig_sgcntl2s2mm_halt;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  input [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1 ;

  wire [0:0]D;
  wire [1:0]\FSM_onehot_sig_sm_state_reg[4] ;
  wire \FSM_onehot_sig_sm_state_reg[4]_0 ;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  wire m_axi_aclk;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_reg2cntlr_sg_mode;
  wire sig_rsc2stat_status_valid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_stream_rst;

  LUT5 #(
    .INIT(32'hFF8F0088)) 
    \FSM_onehot_sig_sm_state[4]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(\FSM_onehot_sig_sm_state_reg[4] [0]),
        .I2(\FSM_onehot_sig_sm_state_reg[4]_0 ),
        .I3(sig_reg2cntlr_sg_mode),
        .I4(\FSM_onehot_sig_sm_state_reg[4] [1]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1 [0]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1 [1]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1 [2]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1 [3]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1 [4]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1 [5]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1 [6]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [6]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hAE)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_rsc2stat_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAFEAAFEAAAEAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0 
       (.I0(sig_init_done_0),
        .I1(sig_cntl2mm2s_sts_tready),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I4(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .I5(sig_sgcntl2s2mm_halt),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hAA800000)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_rsc2stat_status_valid),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I4(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \sig_rd_sts_tag_reg[3]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_rsc2stat_status_valid),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1
   (FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n_reg_0,
    sig_push_addr_reg1_out,
    FIFO_Full_reg_0,
    sig_calc_error_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_init_done_reg_0,
    FIFO_Full_reg_1,
    sig_mstr2addr_cmd_valid,
    sig_s2mm_allow_addr_req,
    sig_addr_reg_empty,
    sig_posted_to_axi_2_reg,
    sig_halt_reg,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n_reg_0;
  output sig_push_addr_reg1_out;
  output FIFO_Full_reg_0;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_init_done_reg_0;
  input FIFO_Full_reg_1;
  input sig_mstr2addr_cmd_valid;
  input sig_s2mm_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_posted_to_axi_2_reg;
  input sig_halt_reg;
  input [37:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sig_s2mm_allow_addr_req;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .FIFO_Full_reg_1(FIFO_Full_reg_1),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_s2mm_allow_addr_req(sig_s2mm_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_16
   (FIFO_Full_reg,
    sig_init_done_1,
    sig_push_addr_reg1_out,
    sig_inhibit_rdy_n_reg_0,
    FIFO_Full_reg_0,
    sig_calc_error_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_init_done_reg_0,
    sig_mstr2addr_cmd_valid,
    sig_mm2s_allow_addr_req,
    sig_addr_reg_empty,
    sig_data2addr_stop_req,
    in);
  output FIFO_Full_reg;
  output sig_init_done_1;
  output sig_push_addr_reg1_out;
  output sig_inhibit_rdy_n_reg_0;
  output FIFO_Full_reg_0;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_init_done_reg_0;
  input sig_mstr2addr_cmd_valid;
  input sig_mm2s_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_data2addr_stop_req;
  input [37:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done_1;
  wire sig_init_done_reg_0;
  wire sig_mm2s_allow_addr_req;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_17 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_mm2s_allow_addr_req(sig_mm2s_allow_addr_req),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_ok_to_post_rd_addr_reg(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_1),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done_2,
    SR,
    sig_push_dqual_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_first_dbeat_reg,
    sig_inhibit_rdy_n_reg_0,
    D,
    out,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_cmd_cmplt_reg_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_stream_rst,
    m_axi_aclk,
    sig_init_done_reg_0,
    m_axi_rlast,
    sig_first_dbeat_reg_0,
    \sig_dbeat_cntr[7]_i_3__0 ,
    \sig_dbeat_cntr[7]_i_3__0_0 ,
    \sig_dbeat_cntr[7]_i_3__0_1 ,
    sig_first_dbeat_reg_1,
    sig_first_dbeat_reg_2,
    sig_mstr2data_cmd_valid,
    Q,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_dqual_reg_empty_reg_0,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_rvalid,
    sig_data2rsc_valid,
    sig_dqual_reg_full,
    sig_last_dbeat_reg,
    in);
  output FIFO_Full_reg;
  output sig_init_done_2;
  output [0:0]SR;
  output sig_push_dqual_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_first_dbeat_reg;
  output sig_inhibit_rdy_n_reg_0;
  output [7:0]D;
  output [15:0]out;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_coelsc_cmd_cmplt_reg_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_init_done_reg_0;
  input m_axi_rlast;
  input sig_first_dbeat_reg_0;
  input \sig_dbeat_cntr[7]_i_3__0 ;
  input \sig_dbeat_cntr[7]_i_3__0_0 ;
  input \sig_dbeat_cntr[7]_i_3__0_1 ;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat_reg_2;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_dqual_reg_empty_reg_0;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_rvalid;
  input sig_data2rsc_valid;
  input sig_dqual_reg_full;
  input sig_last_dbeat_reg;
  input [19:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [7:0]Q;
  wire [0:0]SR;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [19:0]in;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rvalid;
  wire [15:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_coelsc_cmd_cmplt_reg_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr[7]_i_3__0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_1 ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_first_dbeat_reg_2;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done_2;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .SR(SR),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_coelsc_cmd_cmplt_reg_reg(sig_coelsc_cmd_cmplt_reg_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr[7]_i_3__0 (\sig_dbeat_cntr[7]_i_3__0 ),
        .\sig_dbeat_cntr[7]_i_3__0_0 (\sig_dbeat_cntr[7]_i_3__0_0 ),
        .\sig_dbeat_cntr[7]_i_3__0_1 (\sig_dbeat_cntr[7]_i_3__0_1 ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_first_dbeat_reg_2(sig_first_dbeat_reg_2),
        .sig_last_dbeat_reg(sig_push_dqual_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_2),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3
   (sig_init_done,
    m_axi_bready,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    sig_stream_rst,
    m_axi_aclk,
    sig_init_done_reg_0,
    m_axi_bready_0,
    out,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ,
    sig_push_coelsc_reg,
    m_axi_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_bresp);
  output sig_init_done;
  output m_axi_bready;
  output [2:0]D;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_init_done_reg_0;
  input m_axi_bready_0;
  input out;
  input [3:0]Q;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  input sig_push_coelsc_reg;
  input m_axi_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [1:0]m_axi_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire m_axi_bready_0;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire out;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bready_0(m_axi_bready_0),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4
   (FIFO_Full_reg,
    sig_init_done_0,
    sig_coelsc_interr_reg0,
    out,
    sig_push_coelsc_reg,
    E,
    \sig_wdc_statcnt_reg[1] ,
    sig_inhibit_rdy_n,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_data2wsc_cmd_cmplt_reg,
    sig_stream_rst,
    m_axi_aclk,
    sig_init_done_reg_0,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    Q,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ,
    in);
  output FIFO_Full_reg;
  output sig_init_done_0;
  output sig_coelsc_interr_reg0;
  output [5:0]out;
  output sig_push_coelsc_reg;
  output [0:0]E;
  output [2:0]\sig_wdc_statcnt_reg[1] ;
  output sig_inhibit_rdy_n;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_data2wsc_cmd_cmplt_reg;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_init_done_reg_0;
  input [0:0]D;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input [3:0]Q;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  input [0:6]in;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  wire [3:0]Q;
  wire [0:6]in;
  wire m_axi_aclk;
  wire [5:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire [2:0]\sig_wdc_statcnt_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_push_coelsc_reg),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[1] (\sig_wdc_statcnt_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5
   (FIFO_Full_reg,
    sig_init_done,
    E,
    sig_s_ready_out_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_inhibit_rdy_n_reg_0,
    D,
    out,
    sig_ld_new_cmd_reg_reg,
    sig_push_dqual_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_stream_rst,
    m_axi_aclk,
    sig_init_done_reg_0,
    sig_first_dbeat_reg_0,
    sig_dqual_reg_empty,
    \sig_dbeat_cntr_reg[7] ,
    sig_next_sequential_reg,
    sig_last_mmap_dbeat,
    sig_first_dbeat_reg_1,
    sig_first_dbeat,
    sig_mstr2data_cmd_valid,
    Q,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[7]_0 ,
    sig_first_dbeat_reg_2,
    sig_first_dbeat_reg_3,
    sig_first_dbeat_reg_4,
    sig_last_mmap_dbeat_reg,
    \sig_dbeat_cntr[7]_i_4__0 ,
    sig_halt_reg,
    data_valid,
    sig_stat2wsc_status_ready,
    sig_wsc2stat_status_valid,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_addr_posted_cntr,
    sig_last_dbeat_reg,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg;
  output sig_init_done;
  output [0:0]E;
  output sig_s_ready_out_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_first_dbeat_reg;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output sig_inhibit_rdy_n_reg_0;
  output [7:0]D;
  output [15:0]out;
  output sig_ld_new_cmd_reg_reg;
  output sig_push_dqual_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_init_done_reg_0;
  input sig_first_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input \sig_dbeat_cntr_reg[7] ;
  input sig_next_sequential_reg;
  input sig_last_mmap_dbeat;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[7]_0 ;
  input sig_first_dbeat_reg_2;
  input sig_first_dbeat_reg_3;
  input sig_first_dbeat_reg_4;
  input sig_last_mmap_dbeat_reg;
  input \sig_dbeat_cntr[7]_i_4__0 ;
  input sig_halt_reg;
  input data_valid;
  input sig_stat2wsc_status_ready;
  input sig_wsc2stat_status_valid;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input [2:0]sig_addr_posted_cntr;
  input sig_last_dbeat_reg;
  input [19:0]sig_next_calc_error_reg_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [7:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire data_valid;
  wire m_axi_aclk;
  wire [15:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr[7]_i_4__0 ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire \sig_dbeat_cntr_reg[7]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_first_dbeat_reg_2;
  wire sig_first_dbeat_reg_3;
  wire sig_first_dbeat_reg_4;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire [19:0]sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .Q(Q),
        .data_valid(data_valid),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sel(\USE_SRL_FIFO.sig_wr_fifo ),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr[7]_i_4__0 (\sig_dbeat_cntr[7]_i_4__0 ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .\sig_dbeat_cntr_reg[7]_0 (\sig_dbeat_cntr_reg[7]_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_first_dbeat_reg_2(sig_first_dbeat_reg_2),
        .sig_first_dbeat_reg_3(sig_first_dbeat_reg_3),
        .sig_first_dbeat_reg_4(sig_first_dbeat_reg_4),
        .sig_halt_reg(sig_halt_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s2mm_ld_nxt_len_reg(sig_inhibit_rdy_n_reg_0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap
   (out,
    sig_rst2all_stop_request,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arvalid,
    sig_last_mmap_dbeat_reg_reg,
    sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    in,
    sig_init_done_1,
    sig_init_done_2,
    D,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    din,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    m_axi_rready,
    S,
    sig_halt_cmplt_reg,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    m_axi_araddr,
    m_axi_arlen,
    sig_stream_rst,
    sig_s_h_halt_reg_reg,
    m_axi_aclk,
    sig_reset_reg,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    sig_first_dbeat_reg,
    m_axi_rlast,
    m_axi_arready,
    \FSM_onehot_sig_sm_state_reg[4] ,
    \FSM_onehot_sig_sm_state_reg[4]_0 ,
    sig_reg2cntlr_sg_mode,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_cntl2mm2s_sts_tready,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ,
    sig_sgcntl2s2mm_halt,
    \FSM_onehot_sig_sm_state_reg[1] ,
    \FSM_onehot_sig_sm_state_reg[1]_0 ,
    ch1_ftch_queue_empty,
    sig_fetch_update_empty,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntl2s2mm_cmd_tvalid,
    sig_sm_halt_reg_reg,
    sig_mm2s_allow_addr_req,
    full,
    m_axi_rvalid,
    m_axi_rresp,
    \sig_uncom_wrcnt_reg[7] ,
    \sig_uncom_wrcnt_reg[7]_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] );
  output out;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_arsize;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output sig_last_mmap_dbeat_reg_reg;
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output [0:0]in;
  output sig_init_done_1;
  output sig_init_done_2;
  output [0:0]D;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  output [4:0]din;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output m_axi_rready;
  output [2:0]S;
  output sig_halt_cmplt_reg;
  output [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  output [31:0]m_axi_araddr;
  output [3:0]m_axi_arlen;
  input sig_stream_rst;
  input sig_s_h_halt_reg_reg;
  input m_axi_aclk;
  input sig_reset_reg;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input sig_init_done_reg_1;
  input sig_init_done_reg_2;
  input sig_first_dbeat_reg;
  input m_axi_rlast;
  input m_axi_arready;
  input [1:0]\FSM_onehot_sig_sm_state_reg[4] ;
  input \FSM_onehot_sig_sm_state_reg[4]_0 ;
  input sig_reg2cntlr_sg_mode;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_cntl2mm2s_sts_tready;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  input sig_sgcntl2s2mm_halt;
  input \FSM_onehot_sig_sm_state_reg[1] ;
  input \FSM_onehot_sig_sm_state_reg[1]_0 ;
  input ch1_ftch_queue_empty;
  input sig_fetch_update_empty;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input sig_sm_halt_reg_reg;
  input sig_mm2s_allow_addr_req;
  input full;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input [2:0]\sig_uncom_wrcnt_reg[7] ;
  input \sig_uncom_wrcnt_reg[7]_0 ;
  input [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ;

  wire [0:0]D;
  wire \FSM_onehot_sig_sm_state_reg[1] ;
  wire \FSM_onehot_sig_sm_state_reg[1]_0 ;
  wire [1:0]\FSM_onehot_sig_sm_state_reg[4] ;
  wire \FSM_onehot_sig_sm_state_reg[4]_0 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo ;
  wire I_ADDR_CNTL_n_2;
  wire I_ADDR_CNTL_n_8;
  wire I_ADDR_CNTL_n_9;
  wire \I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo ;
  wire \I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_CMD_STATUS_n_40;
  wire I_CMD_STATUS_n_41;
  wire I_CMD_STATUS_n_42;
  wire I_CMD_STATUS_n_43;
  wire I_CMD_STATUS_n_44;
  wire I_CMD_STATUS_n_45;
  wire I_CMD_STATUS_n_46;
  wire I_CMD_STATUS_n_6;
  wire I_MSTR_PCC_n_41;
  wire I_RD_DATA_CNTL_n_0;
  wire [2:0]S;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire ch1_ftch_queue_empty;
  wire [15:0]data;
  wire [4:0]din;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [0:0]in;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [3:0]m_axi_arlen;
  wire m_axi_arready;
  wire [0:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire out;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd2mstr_cmd_valid;
  wire [25:0]sig_cmd2mstr_command;
  wire sig_cmd_eof_slice;
  wire [3:0]sig_cmd_tag_slice;
  wire sig_cmd_type_slice;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire [3:0]sig_coelsc_tag_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_slverr;
  wire sig_fetch_update_empty;
  wire sig_first_dbeat_reg;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly3;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_mm2s_allow_addr_req;
  wire [31:2]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_dre_src_align;
  wire sig_mstr2data_eof;
  wire [3:0]sig_mstr2data_last_strb;
  wire [3:0]sig_mstr2data_len;
  wire [1:1]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire [3:0]sig_mstr2data_strt_strb;
  wire [3:0]sig_mstr2data_tag;
  wire sig_next_calc_error_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_reg2cntlr_sg_mode;
  wire sig_reset_reg;
  wire sig_rsc2data_ready;
  wire [3:0]sig_rsc2stat_status;
  wire [6:4]sig_rsc2stat_status_0;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_sm_halt_reg_reg;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;
  wire [2:0]\sig_uncom_wrcnt_reg[7] ;
  wire \sig_uncom_wrcnt_reg[7]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_2),
        .FIFO_Full_reg_0(I_ADDR_CNTL_n_8),
        .in({in,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .out(out),
        .sig_addr_reg_empty_reg_0(sig_first_dbeat_reg),
        .sig_calc_error_reg_reg_0(I_ADDR_CNTL_n_9),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_reg(sig_init_done_reg_1),
        .sig_mm2s_allow_addr_req(sig_mm2s_allow_addr_req),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_reg_0(sig_addr2data_addr_posted),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status_10 I_CMD_STATUS
       (.D(D),
        .E(\I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo ),
        .\FSM_onehot_sig_sm_state_reg[1] (\FSM_onehot_sig_sm_state_reg[1] ),
        .\FSM_onehot_sig_sm_state_reg[1]_0 (\FSM_onehot_sig_sm_state_reg[1]_0 ),
        .\FSM_onehot_sig_sm_state_reg[4] (\FSM_onehot_sig_sm_state_reg[4] ),
        .\FSM_onehot_sig_sm_state_reg[4]_0 (\FSM_onehot_sig_sm_state_reg[4]_0 ),
        .Q({sig_cmd_tag_slice,data,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,I_CMD_STATUS_n_44,I_CMD_STATUS_n_45,I_CMD_STATUS_n_46,sig_cmd_eof_slice,sig_cmd_type_slice,sig_cmd2mstr_command}),
        .SR(I_CMD_STATUS_n_6),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] (\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ({sig_rsc2stat_status_0,sig_rsc2stat_status}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg0 (\I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (I_MSTR_PCC_n_41),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 (sig_first_dbeat_reg),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .m_axi_aclk(m_axi_aclk),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg(sig_init_done_reg),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc I_MSTR_PCC
       (.E(\I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo ),
        .Q({sig_cmd_tag_slice,data,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,I_CMD_STATUS_n_44,I_CMD_STATUS_n_45,I_CMD_STATUS_n_46,sig_cmd_eof_slice,sig_cmd_type_slice,sig_cmd2mstr_command}),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg0 (\I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (sig_first_dbeat_reg),
        .in({in,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_aclk(m_axi_aclk),
        .sig_calc_error_reg_reg_0({sig_mstr2data_cmd_cmplt,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2data_tag}),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_2),
        .sig_cmd2data_valid_reg_0(I_RD_DATA_CNTL_n_0),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_MSTR_PCC_n_41),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(sig_init_done),
        .sig_ld_xfer_reg_tmp_reg_0(I_ADDR_CNTL_n_8),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_sequential(sig_mstr2data_sequential),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_halt_reg_reg_0(sig_sm_halt_reg_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.FIFO_Full_reg(I_RD_DATA_CNTL_n_0),
        .Q(sig_coelsc_tag_reg),
        .S(S),
        .din(din),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in({in,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2data_len,sig_mstr2data_tag}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[2]_0 (sig_addr2data_addr_posted),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_reg(sig_init_done_reg_2),
        .sig_last_mmap_dbeat_reg_reg_0(sig_last_mmap_dbeat_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_decerr_reg_reg(sig_rsc2stat_status_0[5:4]),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7] ),
        .\sig_uncom_wrcnt_reg[7]_0 (\sig_uncom_wrcnt_reg[7]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.D(sig_coelsc_tag_reg),
        .SR(I_CMD_STATUS_n_6),
        .m_axi_aclk(m_axi_aclk),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_reg_full_reg_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo ),
        .sig_rd_sts_slverr_reg_reg_0({sig_rsc2stat_status_0,sig_rsc2stat_status}),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_11 I_RESET
       (.m_axi_aclk(m_axi_aclk),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_halt_cmplt_reg_0(sig_halt_cmplt_reg),
        .sig_halt_cmplt_reg_1(I_ADDR_CNTL_n_9),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg_0(sig_s_h_halt_reg_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc
   (in,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_mstr2data_sequential,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg0 ,
    sig_calc_error_reg_reg_0,
    sig_reset_reg,
    m_axi_aclk,
    Q,
    E,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_cmd2mstr_cmd_valid,
    sig_sm_halt_reg_reg_0,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_cmd2data_valid_reg_0,
    sig_ld_xfer_reg_tmp_reg_0,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n_0);
  output [37:0]in;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_mstr2data_sequential;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  output [13:0]sig_calc_error_reg_reg_0;
  input sig_reset_reg;
  input m_axi_aclk;
  input [63:0]Q;
  input [0:0]E;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input sig_cmd2mstr_cmd_valid;
  input sig_sm_halt_reg_reg_0;
  input sig_init_done;
  input sig_inhibit_rdy_n;
  input sig_cmd2data_valid_reg_0;
  input sig_ld_xfer_reg_tmp_reg_0;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n_0;

  wire [0:0]E;
  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire [3:3]\GEN_4BIT_CASE.lsig_end_vect ;
  wire [0:0]\GEN_4BIT_CASE.lsig_start_vect ;
  wire [63:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [15:0]p_1_in;
  wire p_1_in_0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire [5:1]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_3_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_4_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_5_n_0;
  wire \sig_btt_cntr_im0[11]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_9_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[25]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[25]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[25]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[16] ;
  wire \sig_btt_cntr_im0_reg_n_0_[17] ;
  wire \sig_btt_cntr_im0_reg_n_0_[18] ;
  wire \sig_btt_cntr_im0_reg_n_0_[19] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[20] ;
  wire \sig_btt_cntr_im0_reg_n_0_[21] ;
  wire \sig_btt_cntr_im0_reg_n_0_[22] ;
  wire \sig_btt_cntr_im0_reg_n_0_[23] ;
  wire \sig_btt_cntr_im0_reg_n_0_[24] ;
  wire \sig_btt_cntr_im0_reg_n_0_[25] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [6:1]sig_bytes_to_mbaa_im0;
  wire [5:0]sig_bytes_to_mbaa_ireg1;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_reg0;
  wire sig_calc_error_reg_i_1_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_calc_error_reg_i_5_n_0;
  wire sig_calc_error_reg_i_6_n_0;
  wire [13:0]sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1__0_n_0;
  wire sig_cmd2dre_valid_reg_n_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg_reg_n_0;
  wire sig_input_reg_empty;
  wire [1:1]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire sig_ld_xfer_reg_tmp_reg_0;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_sequential;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_reset_reg;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_halt_reg_reg_0;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [1:0]sig_strbgen_addr_ireg2;
  wire [2:2]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[0]_i_2_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire [3:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_im2;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [2:2]sig_xfer_strt_strb_im2;
  wire [3:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[1]_i_1__0_n_0 ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(sig_calc_error_reg0),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_parent_done),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_calc_error_pushed),
        .I5(sig_sm_halt_reg_reg_0),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_calc_error_reg0),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_calc_error_pushed),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_parent_done),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(sig_sm_ld_calc3_reg),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h005D005D5D5D0808)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_ld_xfer_reg_tmp_reg_0),
        .I4(sig_cmd2dre_valid_reg_n_0),
        .I5(sig_mstr2addr_cmd_valid),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1__0 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_calc_error_pushed),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(p_1_in_0),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1 
       (.I0(in[37]),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_btt_eq_b2mbaa_ireg1),
        .I3(sig_addr_aligned_ireg1),
        .I4(sig_brst_cnt_eq_one_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_mstr2data_sequential));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(sig_input_eof_reg_reg_n_0),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2_13 I_STRT_STRB_GEN
       (.D({\GEN_4BIT_CASE.lsig_end_vect ,\GEN_4BIT_CASE.lsig_start_vect }),
        .Q(sig_strbgen_addr_ireg2),
        .\sig_xfer_strt_strb_ireg3_reg[3] (\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .\sig_xfer_strt_strb_ireg3_reg[3]_0 (\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .\sig_xfer_strt_strb_ireg3_reg[3]_1 (\sig_strbgen_bytes_ireg2_reg_n_0_[1] ));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__1 
       (.I0(sig_init_done),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_calc_error_pushed),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg0 ));
  LUT6 #(
    .INIT(64'hCCCC8888CC0C8888)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6 
       (.I0(E),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_calc_error_pushed),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_bytes_to_mbaa_im0[6]));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[6]),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_calc_error_reg0),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in_0),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(Q[44]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(Q[47]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(Q[46]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(Q[45]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(Q[44]),
        .I2(sig_calc_error_reg0),
        .O(\sig_addr_cntr_im0_msh[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(Q[59]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(Q[58]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(Q[57]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(Q[56]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(Q[51]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(Q[50]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(Q[49]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(Q[48]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(Q[55]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(Q[54]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(Q[53]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(Q[52]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hEA40)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(Q[28]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(Q[38]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(Q[39]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(Q[40]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(Q[41]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(Q[42]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_calc_error_reg0),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(Q[43]),
        .I1(sig_calc_error_reg0),
        .I2(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(Q[29]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(Q[30]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(Q[31]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(Q[32]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(Q[33]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(Q[34]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(Q[35]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(Q[36]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(Q[37]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in_0),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[28]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[38]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[39]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[40]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[41]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[42]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[43]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[44]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[45]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[46]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[47]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[29]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[48]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[49]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[50]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[51]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[52]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[53]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[54]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[55]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[56]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[57]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[30]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[58]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[59]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[31]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[32]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[33]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[34]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[35]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[36]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[37]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h56669AAA)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(sig_first_xfer_im0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9A959595656A6A6A)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hA8882000)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(sig_first_xfer_im0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hF80807F7)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I4(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000007F707F7FFFF)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8884777)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ),
        .I1(sig_bytes_to_mbaa_ireg1[2]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h9A959595)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[4]),
        .O(sig_adjusted_addr_incr_im1[4]));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr_im1[5]));
  LUT6 #(
    .INIT(64'hDDDDDFFFFFFFDFFF)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ),
        .I2(sig_bytes_to_mbaa_ireg1[3]),
        .I3(sig_first_xfer_im0),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_adjusted_addr_incr_ireg2[0]_i_1_n_0 ),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_adjusted_addr_incr_ireg2[2]_i_1_n_0 ),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_3_n_0),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I2(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I4(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_3_n_0),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I4(sig_brst_cnt_eq_zero_ireg1_i_4_n_0),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_5_n_0),
        .O(sig_brst_cnt_eq_zero_ireg1_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_5
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_reset_reg));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[11]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[11]),
        .O(\sig_btt_cntr_im0[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[11]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[10]),
        .O(\sig_btt_cntr_im0[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[11]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[9]),
        .O(\sig_btt_cntr_im0[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[11]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[8]),
        .O(\sig_btt_cntr_im0[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[15]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[15]),
        .O(\sig_btt_cntr_im0[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[15]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[14]),
        .O(\sig_btt_cntr_im0[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[15]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[13]),
        .O(\sig_btt_cntr_im0[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[15]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[12]),
        .O(\sig_btt_cntr_im0[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[19]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[19]),
        .O(\sig_btt_cntr_im0[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[19]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[18]),
        .O(\sig_btt_cntr_im0[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[19]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[17]),
        .O(\sig_btt_cntr_im0[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[19]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[16]),
        .O(\sig_btt_cntr_im0[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[23]),
        .O(\sig_btt_cntr_im0[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[22]),
        .O(\sig_btt_cntr_im0[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[21]),
        .O(\sig_btt_cntr_im0[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[20]),
        .O(\sig_btt_cntr_im0[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sig_btt_cntr_im0[25]_i_2 
       (.I0(sig_input_reg_empty),
        .I1(sig_sm_halt_reg),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(in[37]),
        .O(\sig_btt_cntr_im0[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[25]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[25]),
        .O(\sig_btt_cntr_im0[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[25]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[24]),
        .O(\sig_btt_cntr_im0[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[3]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(sig_calc_error_reg0),
        .O(\sig_btt_cntr_im0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[3]_i_3 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(sig_calc_error_reg0),
        .O(\sig_btt_cntr_im0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[3]_i_4 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(sig_calc_error_reg0),
        .O(\sig_btt_cntr_im0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[3]_i_5 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(sig_calc_error_reg0),
        .O(\sig_btt_cntr_im0[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_6 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_calc_error_reg0),
        .I3(Q[3]),
        .O(\sig_btt_cntr_im0[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_7 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(sig_calc_error_reg0),
        .I3(Q[2]),
        .O(\sig_btt_cntr_im0[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_8 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_calc_error_reg0),
        .I3(Q[1]),
        .O(\sig_btt_cntr_im0[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_9 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I2(sig_calc_error_reg0),
        .I3(Q[0]),
        .O(\sig_btt_cntr_im0[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(sig_calc_error_reg0),
        .O(\sig_btt_cntr_im0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_3 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(sig_calc_error_reg0),
        .O(\sig_btt_cntr_im0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_4 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(sig_calc_error_reg0),
        .O(\sig_btt_cntr_im0[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[7]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[7]),
        .O(\sig_btt_cntr_im0[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_6 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(sig_calc_error_reg0),
        .I3(Q[6]),
        .O(\sig_btt_cntr_im0[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_7 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_calc_error_reg0),
        .I3(Q[5]),
        .O(\sig_btt_cntr_im0[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_8 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(sig_calc_error_reg0),
        .I3(Q[4]),
        .O(\sig_btt_cntr_im0[7]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_im0_reg[11]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[11]_i_1_n_0 ,\sig_btt_cntr_im0_reg[11]_i_1_n_1 ,\sig_btt_cntr_im0_reg[11]_i_1_n_2 ,\sig_btt_cntr_im0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[11]_i_1_n_4 ,\sig_btt_cntr_im0_reg[11]_i_1_n_5 ,\sig_btt_cntr_im0_reg[11]_i_1_n_6 ,\sig_btt_cntr_im0_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[11]_i_2_n_0 ,\sig_btt_cntr_im0[11]_i_3_n_0 ,\sig_btt_cntr_im0[11]_i_4_n_0 ,\sig_btt_cntr_im0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_im0_reg[15]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[11]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[15]_i_1_n_0 ,\sig_btt_cntr_im0_reg[15]_i_1_n_1 ,\sig_btt_cntr_im0_reg[15]_i_1_n_2 ,\sig_btt_cntr_im0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[15]_i_1_n_4 ,\sig_btt_cntr_im0_reg[15]_i_1_n_5 ,\sig_btt_cntr_im0_reg[15]_i_1_n_6 ,\sig_btt_cntr_im0_reg[15]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_3_n_0 ,\sig_btt_cntr_im0[15]_i_4_n_0 ,\sig_btt_cntr_im0[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[16] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[17] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[18] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[19] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_im0_reg[19]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[15]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[19]_i_1_n_0 ,\sig_btt_cntr_im0_reg[19]_i_1_n_1 ,\sig_btt_cntr_im0_reg[19]_i_1_n_2 ,\sig_btt_cntr_im0_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[19]_i_1_n_4 ,\sig_btt_cntr_im0_reg[19]_i_1_n_5 ,\sig_btt_cntr_im0_reg[19]_i_1_n_6 ,\sig_btt_cntr_im0_reg[19]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[19]_i_2_n_0 ,\sig_btt_cntr_im0[19]_i_3_n_0 ,\sig_btt_cntr_im0[19]_i_4_n_0 ,\sig_btt_cntr_im0[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[20] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[21] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[22] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[23] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_im0_reg[23]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[19]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[23]_i_1_n_0 ,\sig_btt_cntr_im0_reg[23]_i_1_n_1 ,\sig_btt_cntr_im0_reg[23]_i_1_n_2 ,\sig_btt_cntr_im0_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[23]_i_1_n_4 ,\sig_btt_cntr_im0_reg[23]_i_1_n_5 ,\sig_btt_cntr_im0_reg[23]_i_1_n_6 ,\sig_btt_cntr_im0_reg[23]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[23]_i_2_n_0 ,\sig_btt_cntr_im0[23]_i_3_n_0 ,\sig_btt_cntr_im0[23]_i_4_n_0 ,\sig_btt_cntr_im0[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[24] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[25]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[25] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[25]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_im0_reg[25]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[23]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED [3:1],\sig_btt_cntr_im0_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_btt_cntr_im0[25]_i_2_n_0 }),
        .O({\NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED [3:2],\sig_btt_cntr_im0_reg[25]_i_1_n_6 ,\sig_btt_cntr_im0_reg[25]_i_1_n_7 }),
        .S({1'b0,1'b0,\sig_btt_cntr_im0[25]_i_3_n_0 ,\sig_btt_cntr_im0[25]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_im0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_im0_reg[3]_i_1_n_0 ,\sig_btt_cntr_im0_reg[3]_i_1_n_1 ,\sig_btt_cntr_im0_reg[3]_i_1_n_2 ,\sig_btt_cntr_im0_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr_im0[25]_i_2_n_0 ),
        .DI({\sig_btt_cntr_im0[3]_i_2_n_0 ,\sig_btt_cntr_im0[3]_i_3_n_0 ,\sig_btt_cntr_im0[3]_i_4_n_0 ,\sig_btt_cntr_im0[3]_i_5_n_0 }),
        .O({\sig_btt_cntr_im0_reg[3]_i_1_n_4 ,\sig_btt_cntr_im0_reg[3]_i_1_n_5 ,\sig_btt_cntr_im0_reg[3]_i_1_n_6 ,\sig_btt_cntr_im0_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[3]_i_6_n_0 ,\sig_btt_cntr_im0[3]_i_7_n_0 ,\sig_btt_cntr_im0[3]_i_8_n_0 ,\sig_btt_cntr_im0[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_im0_reg[7]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_3_n_0 ,\sig_btt_cntr_im0[7]_i_4_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[7]_i_5_n_0 ,\sig_btt_cntr_im0[7]_i_6_n_0 ,\sig_btt_cntr_im0[7]_i_7_n_0 ,\sig_btt_cntr_im0[7]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_brst_cnt_eq_zero_im0),
        .I2(sig_bytes_to_mbaa_im0[6]),
        .I3(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT6 #(
    .INIT(64'h0660060660096060)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I5(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'h1212122448484881)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_reset_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_bytes_to_mbaa_im0[6],sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0}));
  LUT6 #(
    .INIT(64'h00105545105575CF)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I3(sig_mbaa_addr_cntr_slice_im0[4]),
        .I4(sig_mbaa_addr_cntr_slice_im0[5]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h00015554015557FC)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h107C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h0660060660096060)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I5(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h1212122448484881)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h01)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_bytes_to_mbaa_im0[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(sig_bytes_to_mbaa_im0[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_bytes_to_mbaa_im0[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_bytes_to_mbaa_im0[4]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_bytes_to_mbaa_im0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[1]),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[2]),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[37]),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_reset_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_calc_error_reg_i_1
       (.I0(sig_btt_is_zero),
        .I1(sig_calc_error_reg0),
        .I2(in[37]),
        .O(sig_calc_error_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(sig_calc_error_reg_i_4_n_0),
        .I2(sig_calc_error_reg_i_5_n_0),
        .I3(sig_calc_error_reg_i_6_n_0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[25]),
        .I5(Q[24]),
        .O(sig_calc_error_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_5
       (.I0(Q[16]),
        .I1(Q[17]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[19]),
        .I5(Q[18]),
        .O(sig_calc_error_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_6
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[13]),
        .I5(Q[12]),
        .O(sig_calc_error_reg_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1_n_0),
        .Q(in[37]),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_reset_reg),
        .I1(sig_sm_ld_calc3_reg),
        .I2(sig_cmd2addr_valid_reg_0),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_mstr2addr_cmd_valid),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_reset_reg),
        .I1(sig_sm_ld_calc3_reg),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_mstr2data_cmd_valid),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    sig_cmd2dre_valid_i_1__0
       (.I0(sig_first_xfer_im0),
        .I1(sig_sm_ld_calc3_reg),
        .I2(sig_cmd2dre_valid_reg_n_0),
        .I3(sig_reset_reg),
        .O(sig_cmd2dre_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1__0_n_0),
        .Q(sig_cmd2dre_valid_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_calc_error_reg0),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_reset_reg),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[26]),
        .Q(in[36]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[27]),
        .Q(sig_input_eof_reg_reg_n_0),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_input_tag_reg[3]_i_1 
       (.I0(sig_sm_pop_input_reg),
        .I1(sig_reset_reg),
        .I2(sig_calc_error_pushed),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0400)) 
    \sig_input_tag_reg[3]_i_2 
       (.I0(in[37]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .O(sig_calc_error_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[60]),
        .Q(sig_calc_error_reg_reg_0[0]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[61]),
        .Q(sig_calc_error_reg_reg_0[1]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[62]),
        .Q(sig_calc_error_reg_reg_0[2]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[63]),
        .Q(sig_calc_error_reg_reg_0[3]),
        .R(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h9)) 
    sig_last_addr_offset_im2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(sig_last_addr_offset_im2__0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0544)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_reset_reg),
        .I1(sig_sm_ld_calc3_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_ld_xfer_reg),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_sm_ld_calc3_reg),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_reset_reg),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_no_btt_residue_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_mstr2data_sequential),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(sig_calc_error_reg0),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({p_1_in_0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hFFEA)) 
    sig_sm_halt_reg_i_1__0
       (.I0(sig_sm_halt_reg_reg_0),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc3_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_input_reg_i_1
       (.I0(sig_parent_done),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_calc_error_pushed),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h0000002E)) 
    \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_strbgen_bytes_ireg2[0]_i_2_n_0 ),
        .I3(sig_strbgen_bytes_ireg2),
        .I4(sig_reset_reg),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h553F)) 
    \sig_strbgen_bytes_ireg2[0]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_strbgen_bytes_ireg2[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I3(sig_strbgen_bytes_ireg2),
        .I4(sig_reset_reg),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sig_strbgen_bytes_ireg2[2]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000000001010110)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(sig_xfer_len_eq_0_im2));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_len_eq_0_im2),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFF2E)) 
    sig_xfer_reg_empty_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_reset_reg),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1__0 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h1555FEF0)) 
    \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_ireg2[1]),
        .O(sig_xfer_strt_strb_im2));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\GEN_4BIT_CASE.lsig_start_vect ),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_strt_strb_ireg3[1]_i_1__0_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\GEN_4BIT_CASE.lsig_end_vect ),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc__parameterized0
   (sig_mstr2addr_burst,
    \FSM_onehot_sig_pcc_sm_state_reg[0]_0 ,
    sig_calc_error_reg_reg_0,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_mstr2data_sequential,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg0 ,
    in,
    \sig_addr_cntr_im0_msh_reg[15]_0 ,
    SR,
    m_axi_aclk,
    Q,
    E,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_cmd2mstr_cmd_valid,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_cmd2data_valid_reg_0,
    sig_ld_xfer_reg_tmp_reg_0,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n_0);
  output [0:0]sig_mstr2addr_burst;
  output \FSM_onehot_sig_pcc_sm_state_reg[0]_0 ;
  output sig_calc_error_reg_reg_0;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_mstr2data_sequential;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  output [17:0]in;
  output [31:0]\sig_addr_cntr_im0_msh_reg[15]_0 ;
  input [0:0]SR;
  input m_axi_aclk;
  input [63:0]Q;
  input [0:0]E;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input sig_cmd2mstr_cmd_valid;
  input sig_init_done;
  input sig_inhibit_rdy_n;
  input sig_cmd2data_valid_reg_0;
  input sig_ld_xfer_reg_tmp_reg_0;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n_0;

  wire [0:0]E;
  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg[0]_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire [3:3]\GEN_4BIT_CASE.lsig_end_vect ;
  wire [0:0]\GEN_4BIT_CASE.lsig_start_vect ;
  wire [63:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [17:0]in;
  wire m_axi_aclk;
  wire p_1_in;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5__0_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_7 ;
  wire [31:0]\sig_addr_cntr_im0_msh_reg[15]_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_7 ;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0[0]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[10]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[11]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[12]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[13]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[14]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_2__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[1]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[2]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[3]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[4]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[5]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[6]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[7]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[8]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[9]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[0] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[15] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[16] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[17] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[18] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[19] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[1] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[20] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[21] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[22] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[23] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[24] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[25] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[26] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[27] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[28] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[29] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[2] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[30] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[31] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[3] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[4] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[5] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[9] ;
  wire \sig_adjusted_addr_incr_ireg2[0]_i_1__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[1]_i_1__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[1]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[2]_i_1__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[2]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_1__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[4]_i_1__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_1__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_5__0_n_0;
  wire \sig_btt_cntr_im0[11]_i_2__0_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_3__0_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_4__0_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_5__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_2__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_3__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_4__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_5__0_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_2__0_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_3__0_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_4__0_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_5__0_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_2__0_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_3__0_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_4__0_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_5__0_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_2__0_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_3__0_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_4__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_2__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_3__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_4__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_5__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_6__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_7__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_8__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_9__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8__0_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1__0_n_1 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1__0_n_2 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1__0_n_3 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1__0_n_4 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1__0_n_5 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1__0_n_6 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1__0_n_7 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_1 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_2 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_3 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_4 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_5 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_6 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_7 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1__0_n_1 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1__0_n_2 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1__0_n_3 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1__0_n_4 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1__0_n_5 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1__0_n_6 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1__0_n_7 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1__0_n_1 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1__0_n_2 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1__0_n_3 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1__0_n_4 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1__0_n_5 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1__0_n_6 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1__0_n_7 ;
  wire \sig_btt_cntr_im0_reg[25]_i_1__0_n_3 ;
  wire \sig_btt_cntr_im0_reg[25]_i_1__0_n_6 ;
  wire \sig_btt_cntr_im0_reg[25]_i_1__0_n_7 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1__0_n_1 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1__0_n_2 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1__0_n_3 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1__0_n_4 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1__0_n_5 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1__0_n_6 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1__0_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_7 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[16] ;
  wire \sig_btt_cntr_im0_reg_n_0_[17] ;
  wire \sig_btt_cntr_im0_reg_n_0_[18] ;
  wire \sig_btt_cntr_im0_reg_n_0_[19] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[20] ;
  wire \sig_btt_cntr_im0_reg_n_0_[21] ;
  wire \sig_btt_cntr_im0_reg_n_0_[22] ;
  wire \sig_btt_cntr_im0_reg_n_0_[23] ;
  wire \sig_btt_cntr_im0_reg_n_0_[24] ;
  wire \sig_btt_cntr_im0_reg_n_0_[25] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[2]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1_reg_n_0_[0] ;
  wire \sig_bytes_to_mbaa_ireg1_reg_n_0_[1] ;
  wire \sig_bytes_to_mbaa_ireg1_reg_n_0_[2] ;
  wire \sig_bytes_to_mbaa_ireg1_reg_n_0_[3] ;
  wire \sig_bytes_to_mbaa_ireg1_reg_n_0_[4] ;
  wire \sig_bytes_to_mbaa_ireg1_reg_n_0_[5] ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1__0_n_0;
  wire sig_calc_error_reg0;
  wire sig_calc_error_reg_i_1__0_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_calc_error_reg_i_5_n_0;
  wire sig_calc_error_reg_i_6_n_0;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1__0_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1__0_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_n_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1__0_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg_reg_n_0;
  wire sig_input_reg_empty;
  wire [1:1]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1__0_n_0;
  wire sig_ld_xfer_reg_tmp_i_1__0_n_0;
  wire sig_ld_xfer_reg_tmp_reg_0;
  wire sig_ld_xfer_reg_tmp_reg_n_0;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_sequential;
  wire sig_no_btt_residue_ireg1;
  wire sig_no_btt_residue_ireg1_i_1__0_n_0;
  wire sig_parent_done;
  wire sig_parent_done_i_1__0_n_0;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg_reg_n_0;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire \sig_strbgen_addr_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_addr_ireg2_reg_n_0_[1] ;
  wire [2:2]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[0]_i_2__0_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire [3:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_len_eq_0_ireg3_i_1__0_n_0;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1__0_n_0;
  wire [2:2]sig_xfer_strt_strb_im2;
  wire [3:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_sig_btt_cntr_im0_reg[25]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_im0_reg[25]_i_1__0_O_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1__0 
       (.I0(sig_calc_error_reg0),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_parent_done),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_calc_error_pushed),
        .I5(\FSM_onehot_sig_pcc_sm_state_reg[0]_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1__0 
       (.I0(sig_calc_error_reg0),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_calc_error_pushed),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_parent_done),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1__0 
       (.I0(sig_sm_ld_calc3_reg_reg_n_0),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1__0 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h005D005D5D5D0808)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_2__0 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_ld_xfer_reg_tmp_reg_0),
        .I4(sig_cmd2dre_valid_reg_n_0),
        .I5(sig_mstr2addr_cmd_valid),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_calc_error_pushed),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg[0]_0 ),
        .S(SR));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1__0_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(in[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][1]_srl4_i_1 
       (.I0(sig_calc_error_reg_reg_0),
        .I1(sig_mstr2data_sequential),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[31] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[30] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[29] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[28] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[27] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[26] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[25] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [25]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][2]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_btt_eq_b2mbaa_ireg1),
        .I3(sig_addr_aligned_ireg1),
        .I4(sig_brst_cnt_eq_one_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_mstr2data_sequential));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[24] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[23] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[22] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[21] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[20] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[19] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[18] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[17] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[16] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1__0 
       (.I0(p_1_in),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[15] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [15]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1__0 
       (.I0(sig_input_eof_reg_reg_n_0),
        .I1(sig_mstr2data_sequential),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[14] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[13] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[12] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[11] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[10] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[9] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[8] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[7] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[6] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[5] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[4] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[3] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[2] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[1] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_2__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mstr2addr_burst),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[0] ),
        .O(\sig_addr_cntr_im0_msh_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_mstr2data_sequential),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_mstr2data_sequential),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_mstr2data_sequential),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_mstr2data_sequential),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(in[11]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2 I_STRT_STRB_GEN
       (.D({\GEN_4BIT_CASE.lsig_end_vect ,\GEN_4BIT_CASE.lsig_start_vect }),
        .Q({\sig_strbgen_addr_ireg2_reg_n_0_[1] ,\sig_strbgen_addr_ireg2_reg_n_0_[0] }),
        .\sig_xfer_strt_strb_ireg3_reg[3] (\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .\sig_xfer_strt_strb_ireg3_reg[3]_0 (\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .\sig_xfer_strt_strb_ireg3_reg[3]_1 (\sig_strbgen_bytes_ireg2_reg_n_0_[1] ));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__2 
       (.I0(sig_init_done),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_calc_error_pushed),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg0 ));
  LUT6 #(
    .INIT(64'hCCCC8888CC0C8888)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__5 
       (.I0(E),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_calc_error_pushed),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_addr_aligned_ireg1_i_1__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(SR));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \sig_addr_cntr_im0_msh[0]_i_1__0 
       (.I0(sig_calc_error_reg0),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .O(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_3__0 
       (.I0(Q[44]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_4__0 
       (.I0(Q[47]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_5__0 
       (.I0(Q[46]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_6__0 
       (.I0(Q[45]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_addr_cntr_im0_msh[0]_i_7__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(Q[44]),
        .I2(sig_calc_error_reg0),
        .O(\sig_addr_cntr_im0_msh[0]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_2__0 
       (.I0(Q[59]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_3__0 
       (.I0(Q[58]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_4__0 
       (.I0(Q[57]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_5__0 
       (.I0(Q[56]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_2__0 
       (.I0(Q[51]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_3__0 
       (.I0(Q[50]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_4__0 
       (.I0(Q[49]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_5__0 
       (.I0(Q[48]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_2__0 
       (.I0(Q[55]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_3__0 
       (.I0(Q[54]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_4__0 
       (.I0(Q[53]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_5__0 
       (.I0(Q[52]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3__0_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5__0_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6__0_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1__0 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3__0_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1__0 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3__0_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1__0 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3__0_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hEA40)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(\sig_bytes_to_mbaa_ireg1_reg_n_0_[0] ),
        .I2(sig_first_xfer_im0),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\sig_bytes_to_mbaa_ireg1_reg_n_0_[1] ),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\sig_bytes_to_mbaa_ireg1_reg_n_0_[2] ),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\sig_bytes_to_mbaa_ireg1_reg_n_0_[3] ),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\sig_bytes_to_mbaa_ireg1_reg_n_0_[4] ),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\sig_bytes_to_mbaa_ireg1_reg_n_0_[5] ),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_first_xfer_im0),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[0]_i_1__0 
       (.I0(Q[28]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(\sig_addr_cntr_lsh_im0[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[10]_i_1__0 
       (.I0(Q[38]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(\sig_addr_cntr_lsh_im0[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[11]_i_1__0 
       (.I0(Q[39]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(\sig_addr_cntr_lsh_im0[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[12]_i_1__0 
       (.I0(Q[40]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(\sig_addr_cntr_lsh_im0[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[13]_i_1__0 
       (.I0(Q[41]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(\sig_addr_cntr_lsh_im0[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[14]_i_1__0 
       (.I0(Q[42]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(\sig_addr_cntr_lsh_im0[14]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_addr_cntr_lsh_im0[15]_i_1__0 
       (.I0(sig_calc_error_reg0),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[15]_i_2__0 
       (.I0(Q[43]),
        .I1(sig_calc_error_reg0),
        .I2(sig_predict_addr_lsh_ireg3),
        .O(\sig_addr_cntr_lsh_im0[15]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[1]_i_1__0 
       (.I0(Q[29]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(\sig_addr_cntr_lsh_im0[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[2]_i_1__0 
       (.I0(Q[30]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(\sig_addr_cntr_lsh_im0[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[3]_i_1__0 
       (.I0(Q[31]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(\sig_addr_cntr_lsh_im0[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[4]_i_1__0 
       (.I0(Q[32]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(\sig_addr_cntr_lsh_im0[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[5]_i_1__0 
       (.I0(Q[33]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(\sig_addr_cntr_lsh_im0[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[6]_i_1__0 
       (.I0(Q[34]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(\sig_addr_cntr_lsh_im0[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[7]_i_1__0 
       (.I0(Q[35]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(\sig_addr_cntr_lsh_im0[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[8]_i_1__0 
       (.I0(Q[36]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(\sig_addr_cntr_lsh_im0[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[9]_i_1__0 
       (.I0(Q[37]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(\sig_addr_cntr_lsh_im0[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[0]_i_1__0_n_0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[10]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[11]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[12]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[13]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[14]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[15]_i_2__0_n_0 ),
        .Q(p_1_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[1]_i_1__0_n_0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[2]_i_1__0_n_0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[3]_i_1__0_n_0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[4]_i_1__0_n_0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[5]_i_1__0_n_0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[6]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[7]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[8]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[9]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[28]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[38]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[39]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[40]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[41]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[42]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[43]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[44]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[45]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[46]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[47]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[29]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[48]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[49]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[50]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[51]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[52]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[53]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[54]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[55]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[56]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[57]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[30]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[58]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[59]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[31]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[32]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[33]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[34]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[35]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[36]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[37]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h56669AAA)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(\sig_bytes_to_mbaa_ireg1_reg_n_0_[0] ),
        .I3(sig_first_xfer_im0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9A959595656A6A6A)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2[1]_i_2__0_n_0 ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(\sig_bytes_to_mbaa_ireg1_reg_n_0_[1] ),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_adjusted_addr_incr_ireg2[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hA8882000)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_2__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(\sig_bytes_to_mbaa_ireg1_reg_n_0_[0] ),
        .I3(sig_first_xfer_im0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hF80807F7)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1__0 
       (.I0(\sig_bytes_to_mbaa_ireg1_reg_n_0_[2] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I4(\sig_adjusted_addr_incr_ireg2[2]_i_2__0_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000007F707F7FFFF)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_2__0 
       (.I0(\sig_bytes_to_mbaa_ireg1_reg_n_0_[1] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2[1]_i_2__0_n_0 ),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_adjusted_addr_incr_ireg2[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hB8884777)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\sig_bytes_to_mbaa_ireg1_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2__0 
       (.I0(\sig_adjusted_addr_incr_ireg2[2]_i_2__0_n_0 ),
        .I1(\sig_bytes_to_mbaa_ireg1_reg_n_0_[2] ),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h9A959595)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0 ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(\sig_bytes_to_mbaa_ireg1_reg_n_0_[4] ),
        .O(\sig_adjusted_addr_incr_ireg2[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1__0 
       (.I0(\sig_bytes_to_mbaa_ireg1_reg_n_0_[5] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFFFFFFFDFFF)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_2__0 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .I1(\sig_adjusted_addr_incr_ireg2[2]_i_2__0_n_0 ),
        .I2(\sig_bytes_to_mbaa_ireg1_reg_n_0_[3] ),
        .I3(sig_first_xfer_im0),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_adjusted_addr_incr_ireg2[0]_i_1__0_n_0 ),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_adjusted_addr_incr_ireg2[1]_i_1__0_n_0 ),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_adjusted_addr_incr_ireg2[2]_i_1__0_n_0 ),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_adjusted_addr_incr_ireg2[3]_i_1__0_n_0 ),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_adjusted_addr_incr_ireg2[4]_i_1__0_n_0 ),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_adjusted_addr_incr_ireg2[5]_i_1__0_n_0 ),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    sig_brst_cnt_eq_one_ireg1_i_1__0
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0),
        .I1(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .I4(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0),
        .I5(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_1__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0),
        .I2(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_2__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_3__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I4(sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_5__0_n_0),
        .O(sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_4__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_5__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(SR));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[11]_i_2__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[11]),
        .O(\sig_btt_cntr_im0[11]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[11]_i_3__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[10]),
        .O(\sig_btt_cntr_im0[11]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[11]_i_4__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[9]),
        .O(\sig_btt_cntr_im0[11]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[11]_i_5__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[8]),
        .O(\sig_btt_cntr_im0[11]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[15]_i_2__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[15]),
        .O(\sig_btt_cntr_im0[15]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[15]_i_3__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[14]),
        .O(\sig_btt_cntr_im0[15]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[15]_i_4__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[13]),
        .O(\sig_btt_cntr_im0[15]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[15]_i_5__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[12]),
        .O(\sig_btt_cntr_im0[15]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[19]_i_2__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[19]),
        .O(\sig_btt_cntr_im0[19]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[19]_i_3__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[18]),
        .O(\sig_btt_cntr_im0[19]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[19]_i_4__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[17]),
        .O(\sig_btt_cntr_im0[19]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[19]_i_5__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[16]),
        .O(\sig_btt_cntr_im0[19]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_2__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[23]),
        .O(\sig_btt_cntr_im0[23]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_3__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[22]),
        .O(\sig_btt_cntr_im0[23]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_4__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[21]),
        .O(\sig_btt_cntr_im0[23]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_5__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[20]),
        .O(\sig_btt_cntr_im0[23]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sig_btt_cntr_im0[25]_i_2__0 
       (.I0(sig_input_reg_empty),
        .I1(sig_sm_halt_reg),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_calc_error_reg_reg_0),
        .O(\sig_btt_cntr_im0[25]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[25]_i_3__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[25]),
        .O(\sig_btt_cntr_im0[25]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[25]_i_4__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[24]),
        .O(\sig_btt_cntr_im0[25]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[3]_i_2__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(sig_calc_error_reg0),
        .O(\sig_btt_cntr_im0[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[3]_i_3__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(sig_calc_error_reg0),
        .O(\sig_btt_cntr_im0[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[3]_i_4__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(sig_calc_error_reg0),
        .O(\sig_btt_cntr_im0[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[3]_i_5__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(sig_calc_error_reg0),
        .O(\sig_btt_cntr_im0[3]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_6__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_calc_error_reg0),
        .I3(Q[3]),
        .O(\sig_btt_cntr_im0[3]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_7__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(sig_calc_error_reg0),
        .I3(Q[2]),
        .O(\sig_btt_cntr_im0[3]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_8__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_calc_error_reg0),
        .I3(Q[1]),
        .O(\sig_btt_cntr_im0[3]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_9__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I2(sig_calc_error_reg0),
        .I3(Q[0]),
        .O(\sig_btt_cntr_im0[3]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_2__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(sig_calc_error_reg0),
        .O(\sig_btt_cntr_im0[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_3__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(sig_calc_error_reg0),
        .O(\sig_btt_cntr_im0[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_4__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(sig_calc_error_reg0),
        .O(\sig_btt_cntr_im0[7]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[7]_i_5__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_calc_error_reg0),
        .I2(Q[7]),
        .O(\sig_btt_cntr_im0[7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_6__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(sig_calc_error_reg0),
        .I3(Q[6]),
        .O(\sig_btt_cntr_im0[7]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_7__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_calc_error_reg0),
        .I3(Q[5]),
        .O(\sig_btt_cntr_im0[7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_8__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(sig_calc_error_reg0),
        .I3(Q[4]),
        .O(\sig_btt_cntr_im0[7]_i_8__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1__0_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1__0_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1__0_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(SR));
  CARRY4 \sig_btt_cntr_im0_reg[11]_i_1__0 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1__0_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[11]_i_1__0_n_0 ,\sig_btt_cntr_im0_reg[11]_i_1__0_n_1 ,\sig_btt_cntr_im0_reg[11]_i_1__0_n_2 ,\sig_btt_cntr_im0_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[25]_i_2__0_n_0 ,\sig_btt_cntr_im0[25]_i_2__0_n_0 ,\sig_btt_cntr_im0[25]_i_2__0_n_0 ,\sig_btt_cntr_im0[25]_i_2__0_n_0 }),
        .O({\sig_btt_cntr_im0_reg[11]_i_1__0_n_4 ,\sig_btt_cntr_im0_reg[11]_i_1__0_n_5 ,\sig_btt_cntr_im0_reg[11]_i_1__0_n_6 ,\sig_btt_cntr_im0_reg[11]_i_1__0_n_7 }),
        .S({\sig_btt_cntr_im0[11]_i_2__0_n_0 ,\sig_btt_cntr_im0[11]_i_3__0_n_0 ,\sig_btt_cntr_im0[11]_i_4__0_n_0 ,\sig_btt_cntr_im0[11]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1__0_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1__0_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1__0_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1__0_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(SR));
  CARRY4 \sig_btt_cntr_im0_reg[15]_i_1__0 
       (.CI(\sig_btt_cntr_im0_reg[11]_i_1__0_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[15]_i_1__0_n_0 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_1 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_2 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[25]_i_2__0_n_0 ,\sig_btt_cntr_im0[25]_i_2__0_n_0 ,\sig_btt_cntr_im0[25]_i_2__0_n_0 ,\sig_btt_cntr_im0[25]_i_2__0_n_0 }),
        .O({\sig_btt_cntr_im0_reg[15]_i_1__0_n_4 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_5 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_6 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_7 }),
        .S({\sig_btt_cntr_im0[15]_i_2__0_n_0 ,\sig_btt_cntr_im0[15]_i_3__0_n_0 ,\sig_btt_cntr_im0[15]_i_4__0_n_0 ,\sig_btt_cntr_im0[15]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[16] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1__0_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[17] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1__0_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[18] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1__0_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[19] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1__0_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .R(SR));
  CARRY4 \sig_btt_cntr_im0_reg[19]_i_1__0 
       (.CI(\sig_btt_cntr_im0_reg[15]_i_1__0_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[19]_i_1__0_n_0 ,\sig_btt_cntr_im0_reg[19]_i_1__0_n_1 ,\sig_btt_cntr_im0_reg[19]_i_1__0_n_2 ,\sig_btt_cntr_im0_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[25]_i_2__0_n_0 ,\sig_btt_cntr_im0[25]_i_2__0_n_0 ,\sig_btt_cntr_im0[25]_i_2__0_n_0 ,\sig_btt_cntr_im0[25]_i_2__0_n_0 }),
        .O({\sig_btt_cntr_im0_reg[19]_i_1__0_n_4 ,\sig_btt_cntr_im0_reg[19]_i_1__0_n_5 ,\sig_btt_cntr_im0_reg[19]_i_1__0_n_6 ,\sig_btt_cntr_im0_reg[19]_i_1__0_n_7 }),
        .S({\sig_btt_cntr_im0[19]_i_2__0_n_0 ,\sig_btt_cntr_im0[19]_i_3__0_n_0 ,\sig_btt_cntr_im0[19]_i_4__0_n_0 ,\sig_btt_cntr_im0[19]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1__0_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[20] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1__0_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[21] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1__0_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[22] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1__0_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[23] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1__0_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .R(SR));
  CARRY4 \sig_btt_cntr_im0_reg[23]_i_1__0 
       (.CI(\sig_btt_cntr_im0_reg[19]_i_1__0_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[23]_i_1__0_n_0 ,\sig_btt_cntr_im0_reg[23]_i_1__0_n_1 ,\sig_btt_cntr_im0_reg[23]_i_1__0_n_2 ,\sig_btt_cntr_im0_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[25]_i_2__0_n_0 ,\sig_btt_cntr_im0[25]_i_2__0_n_0 ,\sig_btt_cntr_im0[25]_i_2__0_n_0 ,\sig_btt_cntr_im0[25]_i_2__0_n_0 }),
        .O({\sig_btt_cntr_im0_reg[23]_i_1__0_n_4 ,\sig_btt_cntr_im0_reg[23]_i_1__0_n_5 ,\sig_btt_cntr_im0_reg[23]_i_1__0_n_6 ,\sig_btt_cntr_im0_reg[23]_i_1__0_n_7 }),
        .S({\sig_btt_cntr_im0[23]_i_2__0_n_0 ,\sig_btt_cntr_im0[23]_i_3__0_n_0 ,\sig_btt_cntr_im0[23]_i_4__0_n_0 ,\sig_btt_cntr_im0[23]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[24] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[25]_i_1__0_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[25] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[25]_i_1__0_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .R(SR));
  CARRY4 \sig_btt_cntr_im0_reg[25]_i_1__0 
       (.CI(\sig_btt_cntr_im0_reg[23]_i_1__0_n_0 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[25]_i_1__0_CO_UNCONNECTED [3:1],\sig_btt_cntr_im0_reg[25]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_btt_cntr_im0[25]_i_2__0_n_0 }),
        .O({\NLW_sig_btt_cntr_im0_reg[25]_i_1__0_O_UNCONNECTED [3:2],\sig_btt_cntr_im0_reg[25]_i_1__0_n_6 ,\sig_btt_cntr_im0_reg[25]_i_1__0_n_7 }),
        .S({1'b0,1'b0,\sig_btt_cntr_im0[25]_i_3__0_n_0 ,\sig_btt_cntr_im0[25]_i_4__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1__0_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1__0_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(SR));
  CARRY4 \sig_btt_cntr_im0_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_im0_reg[3]_i_1__0_n_0 ,\sig_btt_cntr_im0_reg[3]_i_1__0_n_1 ,\sig_btt_cntr_im0_reg[3]_i_1__0_n_2 ,\sig_btt_cntr_im0_reg[3]_i_1__0_n_3 }),
        .CYINIT(\sig_btt_cntr_im0[25]_i_2__0_n_0 ),
        .DI({\sig_btt_cntr_im0[3]_i_2__0_n_0 ,\sig_btt_cntr_im0[3]_i_3__0_n_0 ,\sig_btt_cntr_im0[3]_i_4__0_n_0 ,\sig_btt_cntr_im0[3]_i_5__0_n_0 }),
        .O({\sig_btt_cntr_im0_reg[3]_i_1__0_n_4 ,\sig_btt_cntr_im0_reg[3]_i_1__0_n_5 ,\sig_btt_cntr_im0_reg[3]_i_1__0_n_6 ,\sig_btt_cntr_im0_reg[3]_i_1__0_n_7 }),
        .S({\sig_btt_cntr_im0[3]_i_6__0_n_0 ,\sig_btt_cntr_im0[3]_i_7__0_n_0 ,\sig_btt_cntr_im0[3]_i_8__0_n_0 ,\sig_btt_cntr_im0[3]_i_9__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1__0_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1__0_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1__0_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1__0_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(SR));
  CARRY4 \sig_btt_cntr_im0_reg[7]_i_1__0 
       (.CI(\sig_btt_cntr_im0_reg[3]_i_1__0_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1__0_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[25]_i_2__0_n_0 ,\sig_btt_cntr_im0[7]_i_2__0_n_0 ,\sig_btt_cntr_im0[7]_i_3__0_n_0 ,\sig_btt_cntr_im0[7]_i_4__0_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1__0_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_7 }),
        .S({\sig_btt_cntr_im0[7]_i_5__0_n_0 ,\sig_btt_cntr_im0[7]_i_6__0_n_0 ,\sig_btt_cntr_im0[7]_i_7__0_n_0 ,\sig_btt_cntr_im0[7]_i_8__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1__0_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1__0_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1__0
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0),
        .I1(sig_brst_cnt_eq_zero_im0),
        .I2(sig_addr_aligned_im0),
        .I3(sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT6 #(
    .INIT(64'h0660060660096060)) 
    sig_btt_eq_b2mbaa_ireg1_i_2__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0),
        .I5(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h1212122448484881)) 
    sig_btt_eq_b2mbaa_ireg1_i_4__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(SR));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_addr_aligned_im0,sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0}));
  LUT6 #(
    .INIT(64'h00105545105575CF)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0),
        .I3(sig_mbaa_addr_cntr_slice_im0[4]),
        .I4(sig_mbaa_addr_cntr_slice_im0[5]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00015554015557FC)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h107C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h0660060660096060)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0),
        .I5(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h1212122448484881)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h01)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1__0
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\sig_bytes_to_mbaa_ireg1[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(\sig_bytes_to_mbaa_ireg1_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0 ),
        .Q(\sig_bytes_to_mbaa_ireg1_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[2]_i_1__0_n_0 ),
        .Q(\sig_bytes_to_mbaa_ireg1_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0 ),
        .Q(\sig_bytes_to_mbaa_ireg1_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ),
        .Q(\sig_bytes_to_mbaa_ireg1_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ),
        .Q(\sig_bytes_to_mbaa_ireg1_reg_n_0_[5] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1__0
       (.I0(sig_calc_error_reg_reg_0),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1__0_n_0),
        .Q(sig_calc_error_pushed),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_calc_error_reg_i_1__0
       (.I0(sig_btt_is_zero),
        .I1(sig_calc_error_reg0),
        .I2(sig_calc_error_reg_reg_0),
        .O(sig_calc_error_reg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(sig_calc_error_reg_i_4_n_0),
        .I2(sig_calc_error_reg_i_5_n_0),
        .I3(sig_calc_error_reg_i_6_n_0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[25]),
        .I5(Q[24]),
        .O(sig_calc_error_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_5
       (.I0(Q[16]),
        .I1(Q[17]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[19]),
        .I5(Q[18]),
        .O(sig_calc_error_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_6
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[13]),
        .I5(Q[12]),
        .O(sig_calc_error_reg_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1__0_n_0),
        .Q(sig_calc_error_reg_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2addr_valid_i_1__0
       (.I0(SR),
        .I1(sig_sm_ld_calc3_reg_reg_n_0),
        .I2(sig_cmd2addr_valid_reg_0),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_mstr2addr_cmd_valid),
        .O(sig_cmd2addr_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1__0_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2data_valid_i_1__0
       (.I0(SR),
        .I1(sig_sm_ld_calc3_reg_reg_n_0),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_mstr2data_cmd_valid),
        .O(sig_cmd2data_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1__0_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_sm_ld_calc3_reg_reg_n_0),
        .I1(sig_first_xfer_im0),
        .I2(sig_cmd2dre_valid_reg_n_0),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_cmd2dre_valid_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1__0
       (.I0(sig_first_xfer_im0),
        .I1(sig_calc_error_reg0),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .I3(SR),
        .O(sig_first_xfer_im0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1__0_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[26]),
        .Q(sig_mstr2addr_burst),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[27]),
        .Q(sig_input_eof_reg_reg_n_0),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_input_tag_reg[3]_i_1__0 
       (.I0(sig_sm_pop_input_reg),
        .I1(SR),
        .I2(sig_calc_error_pushed),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0400)) 
    \sig_input_tag_reg[3]_i_2__0 
       (.I0(sig_calc_error_reg_reg_0),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .O(sig_calc_error_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[60]),
        .Q(in[0]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[61]),
        .Q(in[1]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[62]),
        .Q(in[2]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[63]),
        .Q(in[3]),
        .R(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h9)) 
    sig_last_addr_offset_im2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(sig_last_addr_offset_im2__0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0544)) 
    sig_ld_xfer_reg_i_1__0
       (.I0(SR),
        .I1(sig_sm_ld_calc3_reg_reg_n_0),
        .I2(sig_xfer_reg_empty),
        .I3(sig_ld_xfer_reg),
        .O(sig_ld_xfer_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1__0_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_ld_xfer_reg_tmp_i_1__0
       (.I0(sig_ld_xfer_reg_tmp_reg_n_0),
        .I1(sig_sm_ld_calc3_reg_reg_n_0),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .I3(SR),
        .O(sig_ld_xfer_reg_tmp_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1__0_n_0),
        .Q(sig_ld_xfer_reg_tmp_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_no_btt_residue_ireg1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_no_btt_residue_ireg1_i_1__0_n_0),
        .Q(sig_no_btt_residue_ireg1),
        .R(SR));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1__0
       (.I0(SR),
        .I1(sig_mstr2data_sequential),
        .I2(sig_ld_xfer_reg_tmp_reg_n_0),
        .I3(sig_parent_done),
        .I4(sig_calc_error_reg0),
        .O(sig_parent_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1__0_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_7 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_5 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_4 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O({\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_4 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_5 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_6 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_7 }),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_7 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_6 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_5 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_4 ),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O({\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_4 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_5 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_6 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_7 }),
        .S({p_1_in,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_6 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_5 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_4 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O({\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_4 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_5 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_6 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_7 }),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_7 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_6 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_5 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_4 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O({\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_4 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_5 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_6 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_7 }),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_7 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_6 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFEA)) 
    sig_sm_halt_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg[0]_0 ),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc3_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg),
        .Q(sig_sm_ld_calc3_reg_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_input_reg_i_1__0
       (.I0(sig_parent_done),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_calc_error_pushed),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(\sig_strbgen_addr_ireg2_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(\sig_strbgen_addr_ireg2_reg_n_0_[1] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000002E)) 
    \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_strbgen_bytes_ireg2[0]_i_2__0_n_0 ),
        .I3(sig_strbgen_bytes_ireg2),
        .I4(SR),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h553F)) 
    \sig_strbgen_bytes_ireg2[0]_i_2__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_first_xfer_im0),
        .I2(\sig_bytes_to_mbaa_ireg1_reg_n_0_[0] ),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_strbgen_bytes_ireg2[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .I3(sig_strbgen_bytes_ireg2),
        .I4(SR),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sig_strbgen_bytes_ireg2[2]_i_2__0 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[1]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_end_strb_ireg3[3]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000001010110)) 
    sig_xfer_len_eq_0_ireg3_i_1__0
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(sig_xfer_len_eq_0_ireg3_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(sig_xfer_len_eq_0_ireg3_i_1__0_n_0),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFF2E)) 
    sig_xfer_reg_empty_i_1__0
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(SR),
        .O(sig_xfer_reg_empty_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1__0_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_addr_ireg2_reg_n_0_[0] ),
        .I3(\sig_strbgen_addr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h1555FEF0)) 
    \sig_xfer_strt_strb_ireg3[2]_i_1__0 
       (.I0(\sig_strbgen_addr_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_strbgen_addr_ireg2_reg_n_0_[1] ),
        .O(sig_xfer_strt_strb_im2));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\GEN_4BIT_CASE.lsig_start_vect ),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(sig_xfer_strt_strb_im2),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\GEN_4BIT_CASE.lsig_end_vect ),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl
   (sig_rd_sts_slverr_reg_reg_0,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_reg_full_reg_0,
    SR,
    sig_push_rd_sts_reg,
    sig_rd_sts_interr_reg0,
    m_axi_aclk,
    sig_rd_sts_decerr_reg0,
    sig_stat2rsc_status_ready,
    sig_data2rsc_slverr,
    D);
  output [6:0]sig_rd_sts_slverr_reg_reg_0;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [0:0]sig_rd_sts_reg_full_reg_0;
  input [0:0]SR;
  input sig_push_rd_sts_reg;
  input sig_rd_sts_interr_reg0;
  input m_axi_aclk;
  input sig_rd_sts_decerr_reg0;
  input sig_stat2rsc_status_ready;
  input sig_data2rsc_slverr;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire sig_data2rsc_slverr;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire [0:0]sig_rd_sts_reg_full_reg_0;
  wire sig_rd_sts_slverr_reg0;
  wire [6:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .O(sig_rd_sts_reg_full_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[4]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b1),
        .Q(sig_rsc2stat_status_valid),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_rd_sts_slverr_reg_reg_0[6]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[0]),
        .Q(sig_rd_sts_slverr_reg_reg_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[1]),
        .Q(sig_rd_sts_slverr_reg_reg_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[2]),
        .Q(sig_rd_sts_slverr_reg_reg_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[3]),
        .Q(sig_rd_sts_slverr_reg_reg_0[3]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl
   (FIFO_Full_reg,
    sig_next_calc_error_reg,
    sig_last_mmap_dbeat_reg_reg_0,
    sig_data2addr_stop_req,
    sig_halt_reg_dly3,
    sig_data2rsc_slverr,
    sig_init_done_2,
    sig_addr_posted_cntr,
    sig_push_rd_sts_reg,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_decerr_reg0,
    sig_inhibit_rdy_n,
    din,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    m_axi_rready,
    S,
    Q,
    sig_stream_rst,
    m_axi_aclk,
    sig_init_done_reg,
    m_axi_rlast,
    sig_first_dbeat_reg_0,
    sig_rsc2data_ready,
    sig_rd_sts_decerr_reg_reg,
    sig_mstr2data_cmd_valid,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    full,
    m_axi_rvalid,
    m_axi_rresp,
    \sig_uncom_wrcnt_reg[7] ,
    \sig_uncom_wrcnt_reg[7]_0 ,
    in,
    sig_rst2all_stop_request,
    \sig_addr_posted_cntr_reg[2]_0 );
  output FIFO_Full_reg;
  output sig_next_calc_error_reg;
  output sig_last_mmap_dbeat_reg_reg_0;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly3;
  output sig_data2rsc_slverr;
  output sig_init_done_2;
  output [2:0]sig_addr_posted_cntr;
  output sig_push_rd_sts_reg;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_decerr_reg0;
  output sig_inhibit_rdy_n;
  output [4:0]din;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output m_axi_rready;
  output [2:0]S;
  output [3:0]Q;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_init_done_reg;
  input m_axi_rlast;
  input sig_first_dbeat_reg_0;
  input sig_rsc2data_ready;
  input [1:0]sig_rd_sts_decerr_reg_reg;
  input sig_mstr2data_cmd_valid;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input full;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input [2:0]\sig_uncom_wrcnt_reg[7] ;
  input \sig_uncom_wrcnt_reg[7]_0 ;
  input [19:0]in;
  input sig_rst2all_stop_request;
  input \sig_addr_posted_cntr_reg[2]_0 ;

  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire [3:0]Q;
  wire [2:0]S;
  wire [4:0]din;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [19:0]in;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire m_axi_rready_INST_0_i_1_n_0;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_cmd_cmplt_last_dbeat;
  wire [26:0]sig_cmd_fifo_data_out;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire \sig_coelsc_tag_reg[3]_i_1_n_0 ;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[7]_i_3__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire \sig_dbeat_cntr[7]_i_5_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_n_0;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done_2;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire [3:0]sig_next_tag_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire [1:0]sig_rd_sts_decerr_reg_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;
  wire [2:0]\sig_uncom_wrcnt_reg[7] ;
  wire \sig_uncom_wrcnt_reg[7]_0 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_8_n_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .Q(sig_dbeat_cntr),
        .SR(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rvalid(m_axi_rvalid),
        .out({sig_cmd_fifo_data_out[26:23],sig_cmd_fifo_data_out[21:14],sig_cmd_fifo_data_out[3:0]}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .sig_coelsc_cmd_cmplt_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33 ),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr[7]_i_3__0 (sig_addr_posted_cntr[0]),
        .\sig_dbeat_cntr[7]_i_3__0_0 (sig_addr_posted_cntr[1]),
        .\sig_dbeat_cntr[7]_i_3__0_1 (sig_addr_posted_cntr[2]),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_last_dbeat_reg_n_0),
        .sig_dqual_reg_empty_reg_0(sig_next_calc_error_reg),
        .sig_dqual_reg_empty_reg_1(sig_data2addr_stop_req),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .sig_first_dbeat_reg_2(sig_first_dbeat_reg_n_0),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_i_3_n_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst));
  LUT3 #(
    .INIT(8'h59)) 
    i__carry__0_i_1__0
       (.I0(\sig_uncom_wrcnt_reg[7] [2]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I2(\sig_uncom_wrcnt_reg[7]_0 ),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h59)) 
    i__carry__0_i_2__0
       (.I0(\sig_uncom_wrcnt_reg[7] [1]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I2(\sig_uncom_wrcnt_reg[7]_0 ),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h59)) 
    i__carry__0_i_3__0
       (.I0(\sig_uncom_wrcnt_reg[7] [0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I2(\sig_uncom_wrcnt_reg[7]_0 ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0000000000000D00)) 
    m_axi_rready_INST_0
       (.I0(full),
        .I1(sig_data2addr_stop_req),
        .I2(m_axi_rready_INST_0_i_1_n_0),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .I5(sig_data2rsc_valid),
        .O(m_axi_rready));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_rready_INST_0_i_1
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .O(m_axi_rready_INST_0_i_1_n_0));
  LUT5 #(
    .INIT(32'hB9996662)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(\sig_addr_posted_cntr_reg[2]_0 ),
        .I1(sig_last_mmap_dbeat_reg_reg_0),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hF0BCC2F0)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_last_mmap_dbeat_reg_reg_0),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hAAEAA8AA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_last_mmap_dbeat_reg_reg_0),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_cmd_cmplt_reg_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_cmd_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_rvalid),
        .I2(m_axi_rresp[1]),
        .I3(m_axi_rresp[0]),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_rvalid),
        .I2(m_axi_rresp[1]),
        .I3(m_axi_rresp[0]),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15000000FFFFFFFF)) 
    \sig_coelsc_tag_reg[3]_i_1 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_next_calc_error_reg),
        .I3(sig_data2rsc_valid),
        .I4(sig_rsc2data_ready),
        .I5(sig_first_dbeat_reg_0),
        .O(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_coelsc_tag_reg[3]_i_2 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_next_calc_error_reg),
        .O(sig_push_coelsc_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[0]),
        .Q(Q[0]),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[1]),
        .Q(Q[1]),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[2]),
        .Q(Q[2]),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[3]),
        .Q(Q[3]),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4044000040444044)) 
    \sig_dbeat_cntr[7]_i_3__0 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33 ),
        .I1(m_axi_rvalid),
        .I2(sig_data2addr_stop_req),
        .I3(full),
        .I4(\sig_dbeat_cntr[7]_i_5_n_0 ),
        .I5(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .O(\sig_dbeat_cntr[7]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr[0]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[7]_i_5 
       (.I0(sig_dbeat_cntr[7]),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[5]),
        .O(\sig_dbeat_cntr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b1),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    sig_last_dbeat_i_3
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[1]),
        .I5(\sig_dbeat_cntr[7]_i_5_n_0 ),
        .O(sig_last_dbeat_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1__0
       (.I0(m_axi_rlast),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_last_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_last_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_last_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_last_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[14]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[15]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[16]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[0]),
        .Q(sig_next_tag_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[1]),
        .Q(sig_next_tag_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[2]),
        .Q(sig_next_tag_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[3]),
        .Q(sig_next_tag_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(sig_rd_sts_decerr_reg_reg[1]),
        .O(sig_rd_sts_decerr_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_rd_sts_decerr_reg_reg[0]),
        .O(sig_rd_sts_interr_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_rd_sts_tag_reg[3]_i_2 
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
  LUT5 #(
    .INIT(32'h04050404)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1 
       (.I0(full),
        .I1(sig_data2addr_stop_req),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_i_8_n_0 ),
        .I3(sig_data2rsc_valid),
        .I4(m_axi_rvalid),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'hFFFF040004000400)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(m_axi_rready_INST_0_i_1_n_0),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_eof_reg),
        .I5(m_axi_rlast),
        .O(din[4]));
  LUT5 #(
    .INIT(32'hFFFFF0DD)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[3]),
        .I2(sig_next_strt_strb_reg[3]),
        .I3(sig_first_dbeat_reg_n_0),
        .I4(sig_data2addr_stop_req),
        .O(din[3]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[2]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_data2addr_stop_req),
        .O(din[2]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_5 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[1]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_data2addr_stop_req),
        .O(din[1]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_6 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[0]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_data2addr_stop_req),
        .O(din[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFFF01FF)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_8 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_8_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset
   (sig_s_h_halt_reg,
    sig_halt_cmplt_reg_0,
    sig_halt_cmplt_reg_1,
    sig_halt_cmplt_reg_2,
    sig_stream_rst,
    sig_s_h_halt_reg_reg_0,
    m_axi_aclk,
    sig_dm_mm2s_halt_cmplt,
    Q,
    sig_halt_status,
    sig_halt_cmplt_reg_3,
    sig_halt_reg_dly3,
    sig_halt_cmplt_reg_4,
    sig_halt_cmplt_reg_5,
    sig_halt_cmplt_reg_6);
  output sig_s_h_halt_reg;
  output sig_halt_cmplt_reg_0;
  output sig_halt_cmplt_reg_1;
  output sig_halt_cmplt_reg_2;
  input sig_stream_rst;
  input sig_s_h_halt_reg_reg_0;
  input m_axi_aclk;
  input sig_dm_mm2s_halt_cmplt;
  input [0:0]Q;
  input sig_halt_status;
  input sig_halt_cmplt_reg_3;
  input sig_halt_reg_dly3;
  input sig_halt_cmplt_reg_4;
  input sig_halt_cmplt_reg_5;
  input sig_halt_cmplt_reg_6;

  wire [0:0]Q;
  wire m_axi_aclk;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_1;
  wire sig_halt_cmplt_reg_2;
  wire sig_halt_cmplt_reg_3;
  wire sig_halt_cmplt_reg_4;
  wire sig_halt_cmplt_reg_5;
  wire sig_halt_cmplt_reg_6;
  wire sig_halt_reg_dly3;
  wire sig_halt_status;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    sig_halt_cmplt_i_1
       (.I0(sig_halt_cmplt_reg_3),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_cmplt_reg_4),
        .I3(sig_halt_cmplt_reg_5),
        .I4(sig_halt_cmplt_reg_6),
        .I5(sig_halt_cmplt_reg_1),
        .O(sig_halt_cmplt_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_halt_cmplt_i_2
       (.I0(sig_halt_cmplt_reg_1),
        .I1(sig_dm_mm2s_halt_cmplt),
        .O(sig_halt_cmplt_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(sig_halt_cmplt_reg_1),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_halt_status_i_1
       (.I0(sig_halt_cmplt_reg_1),
        .I1(sig_dm_mm2s_halt_cmplt),
        .I2(Q),
        .I3(sig_halt_status),
        .O(sig_halt_cmplt_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_0),
        .Q(sig_s_h_halt_reg),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_11
   (sig_rst2all_stop_request,
    sig_halt_cmplt_reg_0,
    sig_stream_rst,
    sig_s_h_halt_reg_reg_0,
    m_axi_aclk,
    sig_halt_cmplt_reg_1,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr);
  output sig_rst2all_stop_request;
  output sig_halt_cmplt_reg_0;
  input sig_stream_rst;
  input sig_s_h_halt_reg_reg_0;
  input m_axi_aclk;
  input sig_halt_cmplt_reg_1;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;

  wire m_axi_aclk;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_1;
  wire sig_next_calc_error_reg;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'hFFFFFFFF44444445)) 
    sig_halt_cmplt_i_1
       (.I0(sig_halt_cmplt_reg_1),
        .I1(sig_next_calc_error_reg),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .I5(sig_halt_cmplt_reg_0),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(sig_halt_cmplt_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_0),
        .Q(sig_rst2all_stop_request),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap
   (sig_posted_to_axi_2_reg,
    m_axi_wvalid,
    sig_s_h_halt_reg,
    sig_reset_reg,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awvalid,
    sig_s2mm_ld_nxt_len,
    m_axi_wlast,
    \FSM_onehot_sig_pcc_sm_state_reg[0] ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    in,
    m_axi_bready,
    sig_halt_cmplt_reg,
    sig_halt_cmplt_reg_0,
    sig_halt_cmplt_reg_1,
    \sig_mm2s_status_reg_reg[4] ,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_init_reg_reg,
    sig_init_reg_reg_0,
    sig_init_reg_reg_1,
    sig_init_reg_reg_2,
    sig_init_reg_reg_3,
    sig_init_reg_reg_4,
    sig_posted_to_axi_2_reg_0,
    sig_init_reg2_reg,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    sig_init_reg2_reg_2,
    rd_en,
    sig_push_len_fifo,
    \sig_next_last_strb_reg_reg[3] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    m_axi_awaddr,
    m_axi_awlen,
    \sig_s2mm_wr_len_reg[3] ,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_aclk,
    sig_stream_rst,
    sig_s_h_halt_reg_reg,
    sig_first_dbeat_reg,
    m_axi_awready,
    sig_dm_mm2s_halt_cmplt,
    Q,
    sig_halt_status,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_cntl2s2mm_sts_tready,
    sig_reg2cntlr_sg_mode,
    E,
    sig_sgcntl2s2mm_halt,
    sig_mm2s_interr,
    sig_s2mm_interr,
    sig_dm_mm2s_err,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntl2s2mm_cmd_tvalid,
    sig_good_sin_strm_dbeat,
    sig_init_done_5,
    sig_init_done_6,
    sig_init_done_7,
    sig_init_done_8,
    m_axi_bvalid,
    sig_s2mm_allow_addr_req,
    m_axi_wready,
    dout,
    data_valid,
    sig_data2wsc_last_err_reg,
    sig_len_fifo_full,
    m_axi_bresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] );
  output sig_posted_to_axi_2_reg;
  output m_axi_wvalid;
  output sig_s_h_halt_reg;
  output sig_reset_reg;
  output [0:0]m_axi_awsize;
  output [0:0]m_axi_awburst;
  output m_axi_awvalid;
  output sig_s2mm_ld_nxt_len;
  output m_axi_wlast;
  output \FSM_onehot_sig_pcc_sm_state_reg[0] ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output [0:0]in;
  output m_axi_bready;
  output sig_halt_cmplt_reg;
  output sig_halt_cmplt_reg_0;
  output sig_halt_cmplt_reg_1;
  output \sig_mm2s_status_reg_reg[4] ;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  output sig_init_reg_reg;
  output sig_init_reg_reg_0;
  output sig_init_reg_reg_1;
  output sig_init_reg_reg_2;
  output sig_init_reg_reg_3;
  output sig_init_reg_reg_4;
  output [0:0]sig_posted_to_axi_2_reg_0;
  output sig_init_reg2_reg;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  output sig_init_reg2_reg_2;
  output rd_en;
  output sig_push_len_fifo;
  output [3:0]\sig_next_last_strb_reg_reg[3] ;
  output [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  output [31:0]m_axi_awaddr;
  output [3:0]m_axi_awlen;
  output [3:0]\sig_s2mm_wr_len_reg[3] ;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  input m_axi_aclk;
  input sig_stream_rst;
  input sig_s_h_halt_reg_reg;
  input sig_first_dbeat_reg;
  input m_axi_awready;
  input sig_dm_mm2s_halt_cmplt;
  input [0:0]Q;
  input sig_halt_status;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_cntl2s2mm_sts_tready;
  input sig_reg2cntlr_sg_mode;
  input [0:0]E;
  input sig_sgcntl2s2mm_halt;
  input sig_mm2s_interr;
  input sig_s2mm_interr;
  input sig_dm_mm2s_err;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_init_done_4;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input sig_good_sin_strm_dbeat;
  input sig_init_done_5;
  input sig_init_done_6;
  input sig_init_done_7;
  input sig_init_done_8;
  input m_axi_bvalid;
  input sig_s2mm_allow_addr_req;
  input m_axi_wready;
  input [32:0]dout;
  input data_valid;
  input sig_data2wsc_last_err_reg;
  input sig_len_fifo_full;
  input [1:0]m_axi_bresp;
  input [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ;

  wire [0:0]E;
  wire \FSM_onehot_sig_pcc_sm_state_reg[0] ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_6 ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire I_ADDR_CNTL_n_11;
  wire I_ADDR_CNTL_n_2;
  wire \I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo ;
  wire \I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire \I_CMD_FIFO/sig_init_done ;
  wire I_CMD_STATUS_n_14;
  wire I_CMD_STATUS_n_15;
  wire I_CMD_STATUS_n_16;
  wire I_CMD_STATUS_n_21;
  wire I_CMD_STATUS_n_22;
  wire I_CMD_STATUS_n_23;
  wire I_CMD_STATUS_n_24;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_CMD_STATUS_n_40;
  wire I_CMD_STATUS_n_41;
  wire I_CMD_STATUS_n_42;
  wire I_CMD_STATUS_n_43;
  wire I_CMD_STATUS_n_44;
  wire I_CMD_STATUS_n_45;
  wire I_CMD_STATUS_n_46;
  wire I_CMD_STATUS_n_47;
  wire I_CMD_STATUS_n_48;
  wire I_CMD_STATUS_n_49;
  wire I_CMD_STATUS_n_50;
  wire I_CMD_STATUS_n_51;
  wire I_CMD_STATUS_n_52;
  wire I_CMD_STATUS_n_53;
  wire I_CMD_STATUS_n_54;
  wire I_CMD_STATUS_n_55;
  wire I_CMD_STATUS_n_56;
  wire I_CMD_STATUS_n_57;
  wire I_CMD_STATUS_n_58;
  wire I_CMD_STATUS_n_59;
  wire I_CMD_STATUS_n_6;
  wire \I_WRESP_STATUS_FIFO/sig_init_done ;
  wire I_WR_DATA_CNTL_n_0;
  wire I_WR_DATA_CNTL_n_11;
  wire I_WR_DATA_CNTL_n_16;
  wire I_WR_DATA_CNTL_n_17;
  wire I_WR_DATA_CNTL_n_18;
  wire I_WR_STATUS_CNTLR_n_17;
  wire I_WR_STATUS_CNTLR_n_18;
  wire I_WR_STATUS_CNTLR_n_19;
  wire I_WR_STATUS_CNTLR_n_7;
  wire [0:0]Q;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire [62:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire data_valid;
  wire [32:0]dout;
  wire [0:0]in;
  wire m_axi_aclk;
  wire [31:0]m_axi_awaddr;
  wire [0:0]m_axi_awburst;
  wire [3:0]m_axi_awlen;
  wire m_axi_awready;
  wire [0:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire p_0_in3_in;
  wire rd_en;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_cmd2mstr_cmd_valid;
  wire [25:0]sig_cmd2mstr_command;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_data2skid_wlast;
  wire [3:0]sig_data2skid_wstrb;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire sig_data2wsc_last_err_reg;
  wire [3:0]sig_data2wsc_tag;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_first_dbeat_reg;
  wire sig_good_sin_strm_dbeat;
  wire sig_halt_cmplt_reg;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_1;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_halt_status;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_5;
  wire sig_init_done_6;
  wire sig_init_done_7;
  wire sig_init_done_8;
  wire sig_init_reg2_reg;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_init_reg2_reg_2;
  wire sig_init_reg_reg;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire sig_init_reg_reg_2;
  wire sig_init_reg_reg_3;
  wire sig_init_reg_reg_4;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_len_fifo_full;
  wire sig_mm2s_interr;
  wire \sig_mm2s_status_reg_reg[4] ;
  wire [31:2]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_last;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire [3:0]sig_mstr2data_last_strb;
  wire [3:0]sig_mstr2data_len;
  wire [1:0]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire [3:0]sig_mstr2data_strt_strb;
  wire [3:0]sig_mstr2data_tag;
  wire [3:0]\sig_next_last_strb_reg_reg[3] ;
  wire sig_posted_to_axi_2_reg;
  wire [0:0]sig_posted_to_axi_2_reg_0;
  wire sig_push_len_fifo;
  wire sig_push_to_wsc;
  wire sig_reg2cntlr_sg_mode;
  wire sig_reset_reg;
  wire sig_s2mm_allow_addr_req;
  wire sig_s2mm_interr;
  wire sig_s2mm_ld_nxt_len;
  wire [3:0]\sig_s2mm_wr_len_reg[3] ;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_skid2data_wready;
  wire sig_stat2wsc_status_ready;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire [3:0]sig_wsc2stat_status;
  wire [6:4]sig_wsc2stat_status_0;
  wire sig_wsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc__parameterized0 \GEN_INCLUDE_PCC.I_MSTR_PCC 
       (.E(\I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo ),
        .\FSM_onehot_sig_pcc_sm_state_reg[0]_0 (\FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .Q({I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,I_CMD_STATUS_n_44,I_CMD_STATUS_n_45,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47,I_CMD_STATUS_n_48,I_CMD_STATUS_n_49,I_CMD_STATUS_n_50,I_CMD_STATUS_n_51,I_CMD_STATUS_n_52,I_CMD_STATUS_n_53,I_CMD_STATUS_n_54,I_CMD_STATUS_n_55,I_CMD_STATUS_n_56,I_CMD_STATUS_n_57,I_CMD_STATUS_n_58,I_CMD_STATUS_n_59,sig_cmd2mstr_command}),
        .SR(sig_reset_reg),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg0 (\I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (sig_first_dbeat_reg),
        .in({sig_mstr2data_cmd_last,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2data_len,sig_mstr2data_tag}),
        .m_axi_aclk(m_axi_aclk),
        .\sig_addr_cntr_im0_msh_reg[15]_0 ({sig_mstr2addr_addr,sig_mstr2data_saddr_lsb}),
        .sig_calc_error_reg_reg_0(in),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_2),
        .sig_cmd2data_valid_reg_0(I_WR_DATA_CNTL_n_0),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_6 ),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_ld_xfer_reg_tmp_reg_0(I_ADDR_CNTL_n_11),
        .sig_mstr2addr_burst(sig_mstr2addr_burst),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_sequential(sig_mstr2data_sequential));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_2),
        .FIFO_Full_reg_0(I_ADDR_CNTL_n_11),
        .FIFO_Full_reg_1(I_WR_STATUS_CNTLR_n_19),
        .in({in,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_reg_empty_reg_0(sig_first_dbeat_reg),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_16),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_1(sig_posted_to_axi_2_reg_0),
        .sig_posted_to_axi_2_reg_2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .sig_s2mm_allow_addr_req(sig_s2mm_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status I_CMD_STATUS
       (.D({sig_wsc2stat_status_0,sig_wsc2stat_status}),
        .E(E),
        .Q({I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,I_CMD_STATUS_n_44,I_CMD_STATUS_n_45,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47,I_CMD_STATUS_n_48,I_CMD_STATUS_n_49,I_CMD_STATUS_n_50,I_CMD_STATUS_n_51,I_CMD_STATUS_n_52,I_CMD_STATUS_n_53,I_CMD_STATUS_n_54,I_CMD_STATUS_n_55,I_CMD_STATUS_n_56,I_CMD_STATUS_n_57,I_CMD_STATUS_n_58,I_CMD_STATUS_n_59,sig_cmd2mstr_command}),
        .SR(sig_reset_reg),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] (\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg0 (\I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (I_CMD_STATUS_n_6),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\GEN_INCLUDE_PCC.I_MSTR_PCC_n_6 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .m_axi_aclk(m_axi_aclk),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_10(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_11(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_12(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_13(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_init_done_5(sig_init_done_5),
        .sig_init_done_6(sig_init_done_6),
        .sig_init_done_7(sig_init_done_7),
        .sig_init_done_8(sig_init_done_8),
        .sig_init_done_9(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_reg(sig_first_dbeat_reg),
        .sig_init_reg2_reg(I_CMD_STATUS_n_14),
        .sig_init_reg2_reg_0(I_CMD_STATUS_n_15),
        .sig_init_reg2_reg_1(I_CMD_STATUS_n_16),
        .sig_init_reg2_reg_2(sig_init_reg2_reg),
        .sig_init_reg2_reg_3(sig_init_reg2_reg_0),
        .sig_init_reg2_reg_4(sig_init_reg2_reg_1),
        .sig_init_reg2_reg_5(sig_init_reg2_reg_2),
        .sig_init_reg2_reg_6(I_CMD_STATUS_n_21),
        .sig_init_reg_reg(sig_init_reg_reg),
        .sig_init_reg_reg_0(sig_init_reg_reg_0),
        .sig_init_reg_reg_1(sig_init_reg_reg_1),
        .sig_init_reg_reg_2(sig_init_reg_reg_2),
        .sig_init_reg_reg_3(sig_init_reg_reg_3),
        .sig_init_reg_reg_4(sig_init_reg_reg_4),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset I_RESET
       (.Q(Q),
        .m_axi_aclk(m_axi_aclk),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_halt_cmplt_reg_0(sig_halt_cmplt_reg),
        .sig_halt_cmplt_reg_1(sig_halt_cmplt_reg_0),
        .sig_halt_cmplt_reg_2(sig_halt_cmplt_reg_1),
        .sig_halt_cmplt_reg_3(I_WR_DATA_CNTL_n_16),
        .sig_halt_cmplt_reg_4(I_WR_DATA_CNTL_n_18),
        .sig_halt_cmplt_reg_5(I_WR_STATUS_CNTLR_n_17),
        .sig_halt_cmplt_reg_6(I_WR_STATUS_CNTLR_n_18),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_status(sig_halt_status),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg_0(sig_s_h_halt_reg_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D(sig_data2skid_wstrb),
        .Q(sig_strb_skid_reg),
        .SR(sig_reset_reg),
        .dout(dout[31:0]),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .out(p_0_in3_in),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_m_valid_out_reg_0(I_WR_DATA_CNTL_n_17),
        .sig_s_ready_out_reg_0(sig_skid2data_wready),
        .sig_s_ready_out_reg_1(sig_first_dbeat_reg),
        .\sig_strb_reg_out_reg[3]_0 (sig_strb_skid_mux_out),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.D(sig_data2skid_wstrb),
        .FIFO_Full_reg(I_WR_DATA_CNTL_n_0),
        .\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 (I_WR_DATA_CNTL_n_11),
        .\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_1 (I_WR_STATUS_CNTLR_n_7),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 (I_WR_DATA_CNTL_n_18),
        .Q(sig_strb_skid_reg),
        .data_valid(data_valid),
        .dout(dout[32]),
        .\gen_fwft.gdvld_fwft.data_valid_fwft_reg (I_WR_DATA_CNTL_n_17),
        .in({sig_data2wsc_tag[3],sig_data2wsc_tag[2],sig_data2wsc_tag[1],sig_data2wsc_tag[0],sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .out(sig_addr2data_addr_posted),
        .rd_en(rd_en),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2wsc_last_err_reg_0(sig_data2wsc_last_err_reg),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_1(sig_skid2data_wready),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_14),
        .sig_last_reg_out_reg(p_0_in3_in),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_mm2s_interr(sig_mm2s_interr),
        .\sig_mm2s_status_reg_reg[4] (\sig_mm2s_status_reg_reg[4] ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg_0(I_WR_DATA_CNTL_n_16),
        .sig_next_calc_error_reg_reg_1({in,sig_mstr2data_cmd_last,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2data_len,sig_mstr2data_tag}),
        .\sig_next_last_strb_reg_reg[3]_0 (\sig_next_last_strb_reg_reg[3] ),
        .\sig_next_strt_strb_reg_reg[3]_0 (sig_strb_skid_mux_out),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_s2mm_interr(sig_s2mm_interr),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .\sig_s2mm_wr_len_reg[3]_0 (\sig_s2mm_wr_len_reg[3] ),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({sig_wsc2stat_status_0,sig_wsc2stat_status}),
        .FIFO_Full_reg(I_WR_STATUS_CNTLR_n_7),
        .FIFO_Full_reg_0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 (\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 (I_WR_DATA_CNTL_n_11),
        .SR(I_CMD_STATUS_n_6),
        .in({sig_data2wsc_tag[3],sig_data2wsc_tag[2],sig_data2wsc_tag[1],sig_data2wsc_tag[0],sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(I_WR_STATUS_CNTLR_n_17),
        .sig_calc_error_reg_reg_0(I_WR_STATUS_CNTLR_n_18),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg_0(I_WR_STATUS_CNTLR_n_19),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_21),
        .sig_init_done_reg_0(I_CMD_STATUS_n_15),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_s2mm_allow_addr_req(sig_s2mm_allow_addr_req),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf
   (out,
    sig_s_ready_out_reg_0,
    m_axi_wvalid,
    sig_last_skid_reg,
    m_axi_wlast,
    m_axi_wdata,
    Q,
    m_axi_wstrb,
    m_axi_aclk,
    sig_stream_rst,
    sig_data2skid_wlast,
    sig_last_skid_mux_out,
    sig_m_valid_out_reg_0,
    m_axi_wready,
    sig_s_ready_out_reg_1,
    SR,
    dout,
    D,
    \sig_strb_reg_out_reg[3]_0 );
  output out;
  output sig_s_ready_out_reg_0;
  output m_axi_wvalid;
  output sig_last_skid_reg;
  output m_axi_wlast;
  output [31:0]m_axi_wdata;
  output [3:0]Q;
  output [3:0]m_axi_wstrb;
  input m_axi_aclk;
  input sig_stream_rst;
  input sig_data2skid_wlast;
  input sig_last_skid_mux_out;
  input sig_m_valid_out_reg_0;
  input m_axi_wready;
  input sig_s_ready_out_reg_1;
  input [0:0]SR;
  input [31:0]dout;
  input [3:0]D;
  input [3:0]\sig_strb_reg_out_reg[3]_0 ;

  wire [3:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [31:0]dout;
  wire m_axi_aclk;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire sig_data2skid_wlast;
  wire sig_data_reg_out_en;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_s_ready_out_reg_1;
  wire [3:0]\sig_strb_reg_out_reg[3]_0 ;
  wire sig_stream_rst;

  assign m_axi_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_dup;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(m_axi_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_wlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h000000005DDD0000)) 
    sig_m_valid_dup_i_1
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_m_valid_dup),
        .I2(sig_s_ready_dup),
        .I3(m_axi_wready),
        .I4(sig_s_ready_out_reg_1),
        .I5(SR),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
    sig_s_ready_dup_i_1
       (.I0(sig_s_ready_out_reg_1),
        .I1(SR),
        .I2(m_axi_wready),
        .I3(sig_m_valid_out_reg_0),
        .I4(sig_m_valid_dup),
        .I5(sig_s_ready_dup),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[3]_0 [0]),
        .Q(m_axi_wstrb[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[3]_0 [1]),
        .Q(m_axi_wstrb[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[3]_0 [2]),
        .Q(m_axi_wstrb[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[3]_0 [3]),
        .Q(m_axi_wstrb[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2
   (D,
    Q,
    \sig_xfer_strt_strb_ireg3_reg[3] ,
    \sig_xfer_strt_strb_ireg3_reg[3]_0 ,
    \sig_xfer_strt_strb_ireg3_reg[3]_1 );
  output [1:0]D;
  input [1:0]Q;
  input \sig_xfer_strt_strb_ireg3_reg[3] ;
  input \sig_xfer_strt_strb_ireg3_reg[3]_0 ;
  input \sig_xfer_strt_strb_ireg3_reg[3]_1 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire \sig_xfer_strt_strb_ireg3_reg[3] ;
  wire \sig_xfer_strt_strb_ireg3_reg[3]_0 ;
  wire \sig_xfer_strt_strb_ireg3_reg[3]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h1FFAF8F0)) 
    \GEN_4BIT_CASE.lsig_end_vect 
       (.I0(Q[0]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[3] ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[3]_0 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[3]_1 ),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_4BIT_CASE.lsig_start_vect 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2_13
   (D,
    Q,
    \sig_xfer_strt_strb_ireg3_reg[3] ,
    \sig_xfer_strt_strb_ireg3_reg[3]_0 ,
    \sig_xfer_strt_strb_ireg3_reg[3]_1 );
  output [1:0]D;
  input [1:0]Q;
  input \sig_xfer_strt_strb_ireg3_reg[3] ;
  input \sig_xfer_strt_strb_ireg3_reg[3]_0 ;
  input \sig_xfer_strt_strb_ireg3_reg[3]_1 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire \sig_xfer_strt_strb_ireg3_reg[3] ;
  wire \sig_xfer_strt_strb_ireg3_reg[3]_0 ;
  wire \sig_xfer_strt_strb_ireg3_reg[3]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h1FFAF8F0)) 
    \GEN_4BIT_CASE.lsig_end_vect 
       (.I0(Q[0]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[3] ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[3]_0 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[3]_1 ),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_4BIT_CASE.lsig_start_vect 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl
   (D,
    FIFO_Full_reg,
    sig_halt_reg,
    sig_halt_reg_dly3,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_init_done,
    sig_init_done_0,
    m_axi_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ,
    sig_inhibit_rdy_n,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_halt_reg_reg_0,
    SR,
    m_axi_aclk,
    sig_stream_rst,
    sig_init_done_reg,
    sig_init_done_reg_0,
    out,
    sig_stat2wsc_status_ready,
    m_axi_bvalid,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_addr2wsc_calc_error,
    sig_addr_reg_empty,
    FIFO_Full_reg_0,
    sig_s2mm_allow_addr_req,
    m_axi_bresp,
    in,
    sig_s_h_halt_reg);
  output [6:0]D;
  output FIFO_Full_reg;
  output sig_halt_reg;
  output sig_halt_reg_dly3;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output sig_init_done;
  output sig_init_done_0;
  output m_axi_bready;
  output [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  output sig_inhibit_rdy_n;
  output sig_calc_error_reg_reg;
  output sig_calc_error_reg_reg_0;
  output sig_halt_reg_reg_0;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_stream_rst;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input out;
  input sig_stat2wsc_status_ready;
  input m_axi_bvalid;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_addr2wsc_calc_error;
  input sig_addr_reg_empty;
  input FIFO_Full_reg_0;
  input sig_s2mm_allow_addr_req;
  input [1:0]m_axi_bresp;
  input [0:6]in;
  input sig_s_h_halt_reg;

  wire [6:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_13 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_15 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_16 ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ;
  wire [6:0]\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire I_WRESP_STATUS_FIFO_n_4;
  wire I_WRESP_STATUS_FIFO_n_5;
  wire I_WRESP_STATUS_FIFO_n_6;
  wire I_WRESP_STATUS_FIFO_n_8;
  wire \I_WR_DATA_CNTL/sig_halt_reg_dly2 ;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire [0:6]in;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire out;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1_reg_n_0;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_s2mm_allow_addr_req;
  wire sig_s_h_halt_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D(D[4]),
        .E(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_15 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 (\USE_SRL_FIFO.sig_rd_empty ),
        .Q(sig_wdc_statcnt_reg),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out [6:2],\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out [0]}),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_16 ),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[1] ({\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11 ,\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ,\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_13 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_5),
        .Q(D[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(D[4]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_16 ),
        .Q(sig_coelsc_reg_empty),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out [0]),
        .Q(sig_wsc2stat_status_valid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_6),
        .Q(D[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out [3]),
        .Q(D[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out [4]),
        .Q(D[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out [5]),
        .Q(D[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out [6]),
        .Q(D[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(sig_halt_reg),
        .I1(FIFO_Full_reg_0),
        .I2(sig_addr_reg_empty),
        .I3(sig_s2mm_allow_addr_req),
        .O(sig_halt_reg_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_2,I_WRESP_STATUS_FIFO_n_3,I_WRESP_STATUS_FIFO_n_4}),
        .E(I_WRESP_STATUS_FIFO_n_8),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_5),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_6),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out [2]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 (D[6:5]),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_15 ),
        .\INFERRED_GEN.cnt_i_reg[3] (\USE_SRL_FIFO.sig_rd_empty ),
        .Q(sig_addr_posted_cntr_reg),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bready_0(sig_halt_reg),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__0 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr_reg[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_4),
        .Q(sig_addr_posted_cntr_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(sig_addr_posted_cntr_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_2),
        .Q(sig_addr_posted_cntr_reg[3]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    sig_halt_cmplt_i_4
       (.I0(sig_addr2wsc_calc_error),
        .I1(sig_addr_posted_cntr_reg[1]),
        .I2(sig_addr_posted_cntr_reg[0]),
        .I3(sig_addr_posted_cntr_reg[3]),
        .I4(sig_addr_posted_cntr_reg[2]),
        .O(sig_calc_error_reg_reg));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    sig_halt_cmplt_i_5
       (.I0(sig_addr2wsc_calc_error),
        .I1(sig_addr_posted_cntr_reg[1]),
        .I2(sig_addr_posted_cntr_reg[0]),
        .I3(sig_addr_posted_cntr_reg[2]),
        .I4(sig_addr_posted_cntr_reg[3]),
        .I5(sig_addr_reg_empty),
        .O(sig_calc_error_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg),
        .Q(sig_halt_reg_dly1_reg_n_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1_reg_n_0),
        .Q(\I_WR_DATA_CNTL/sig_halt_reg_dly2 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\I_WR_DATA_CNTL/sig_halt_reg_dly2 ),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_s_h_halt_reg),
        .I1(sig_halt_reg),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_halt_reg),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_13 ),
        .Q(sig_wdc_statcnt_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .Q(sig_wdc_statcnt_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11 ),
        .Q(sig_wdc_statcnt_reg[3]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1__0
       (.I0(sig_wdc_statcnt_reg[2]),
        .I1(sig_wdc_statcnt_reg[3]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl
   (FIFO_Full_reg,
    sig_s2mm_ld_nxt_len,
    sig_push_to_wsc,
    in,
    sig_init_done,
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ,
    sig_tlast_err_stop,
    \sig_mm2s_status_reg_reg[4] ,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ,
    sig_inhibit_rdy_n,
    sig_next_calc_error_reg_reg_0,
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg ,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ,
    rd_en,
    sig_last_skid_mux_out,
    sig_data2skid_wlast,
    sig_push_len_fifo,
    \sig_next_strt_strb_reg_reg[3]_0 ,
    \sig_next_last_strb_reg_reg[3]_0 ,
    D,
    \sig_s2mm_wr_len_reg[3]_0 ,
    sig_stream_rst,
    m_axi_aclk,
    sig_init_done_reg,
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_1 ,
    sig_inhibit_rdy_n_0,
    sig_first_dbeat_reg_0,
    sig_mm2s_interr,
    sig_s2mm_interr,
    sig_next_calc_error_reg_reg_1,
    sig_dm_mm2s_err,
    sig_mstr2data_cmd_valid,
    dout,
    data_valid,
    sig_data2wsc_last_err_reg_0,
    sig_halt_reg,
    sig_first_dbeat_reg_1,
    sig_stat2wsc_status_ready,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    out,
    sig_last_reg_out_reg,
    sig_last_skid_reg,
    sig_len_fifo_full,
    Q);
  output FIFO_Full_reg;
  output sig_s2mm_ld_nxt_len;
  output sig_push_to_wsc;
  output [0:6]in;
  output sig_init_done;
  output \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;
  output sig_tlast_err_stop;
  output \sig_mm2s_status_reg_reg[4] ;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  output sig_inhibit_rdy_n;
  output sig_next_calc_error_reg_reg_0;
  output \gen_fwft.gdvld_fwft.data_valid_fwft_reg ;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ;
  output rd_en;
  output sig_last_skid_mux_out;
  output sig_data2skid_wlast;
  output sig_push_len_fifo;
  output [3:0]\sig_next_strt_strb_reg_reg[3]_0 ;
  output [3:0]\sig_next_last_strb_reg_reg[3]_0 ;
  output [3:0]D;
  output [3:0]\sig_s2mm_wr_len_reg[3]_0 ;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_init_done_reg;
  input \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_1 ;
  input sig_inhibit_rdy_n_0;
  input sig_first_dbeat_reg_0;
  input sig_mm2s_interr;
  input sig_s2mm_interr;
  input [19:0]sig_next_calc_error_reg_reg_1;
  input sig_dm_mm2s_err;
  input sig_mstr2data_cmd_valid;
  input [0:0]dout;
  input data_valid;
  input sig_data2wsc_last_err_reg_0;
  input sig_halt_reg;
  input sig_first_dbeat_reg_1;
  input sig_stat2wsc_status_ready;
  input sig_wsc2stat_status_valid;
  input sig_wdc_status_going_full;
  input out;
  input sig_last_reg_out_reg;
  input sig_last_skid_reg;
  input sig_len_fifo_full;
  input [3:0]Q;

  wire [3:0]D;
  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_1 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ;
  wire [3:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire data_valid;
  wire [0:0]dout;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_reg ;
  wire [0:6]in;
  wire m_axi_aclk;
  wire out;
  wire rd_en;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire [26:0]sig_cmd_fifo_data_out;
  wire sig_data2skid_wlast;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_last_err0;
  wire sig_data2wsc_last_err_reg_0;
  wire \sig_dbeat_cntr[5]_i_2__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3__1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_6_n_0 ;
  wire \sig_dbeat_cntr_reg_n_0_[0] ;
  wire \sig_dbeat_cntr_reg_n_0_[1] ;
  wire \sig_dbeat_cntr_reg_n_0_[2] ;
  wire \sig_dbeat_cntr_reg_n_0_[3] ;
  wire \sig_dbeat_cntr_reg_n_0_[4] ;
  wire \sig_dbeat_cntr_reg_n_0_[5] ;
  wire \sig_dbeat_cntr_reg_n_0_[6] ;
  wire \sig_dbeat_cntr_reg_n_0_[7] ;
  wire sig_dm_mm2s_err;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_3__0_n_0;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_reg_out_i_2_n_0;
  wire sig_last_reg_out_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_len_fifo_full;
  wire sig_mm2s_interr;
  wire \sig_mm2s_status_reg_reg[4] ;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [19:0]sig_next_calc_error_reg_reg_1;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [3:0]\sig_next_last_strb_reg_reg[3]_0 ;
  wire sig_next_sequential_reg;
  wire [3:0]\sig_next_strt_strb_reg_reg[3]_0 ;
  wire \sig_next_strt_strb_reg_reg_n_0_[0] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[1] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[2] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[3] ;
  wire \sig_next_tag_reg_reg_n_0_[0] ;
  wire \sig_next_tag_reg_reg_n_0_[1] ;
  wire \sig_next_tag_reg_reg_n_0_[2] ;
  wire \sig_next_tag_reg_reg_n_0_[3] ;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_len_fifo;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_i_1__0_n_0;
  wire sig_push_to_wsc_i_2__0_n_0;
  wire sig_s2mm_interr;
  wire sig_s2mm_ld_nxt_len;
  wire [3:0]\sig_s2mm_wr_len_reg[3]_0 ;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_tlast_error;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_10_n_0 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_9_n_0 ;

  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_onehot_sig_sm_state[1]_i_3 
       (.I0(sig_mm2s_interr),
        .I1(sig_s2mm_interr),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I3(sig_next_calc_error_reg_reg_1[19]),
        .I4(sig_dm_mm2s_err),
        .O(\sig_mm2s_status_reg_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .Q({\sig_dbeat_cntr_reg_n_0_[7] ,\sig_dbeat_cntr_reg_n_0_[6] ,\sig_dbeat_cntr_reg_n_0_[5] ,\sig_dbeat_cntr_reg_n_0_[4] ,\sig_dbeat_cntr_reg_n_0_[3] ,\sig_dbeat_cntr_reg_n_0_[2] ,\sig_dbeat_cntr_reg_n_0_[1] ,\sig_dbeat_cntr_reg_n_0_[0] }),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .data_valid(data_valid),
        .m_axi_aclk(m_axi_aclk),
        .out({sig_cmd_fifo_data_out[26:23],sig_cmd_fifo_data_out[21:14],sig_cmd_fifo_data_out[3:0]}),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .\sig_dbeat_cntr[7]_i_4__0 (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[5]_i_2__0_n_0 ),
        .\sig_dbeat_cntr_reg[7] (sig_last_dbeat_reg_n_0),
        .\sig_dbeat_cntr_reg[7]_0 (sig_last_reg_out_i_2_n_0),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .sig_first_dbeat_reg_0(\sig_dbeat_cntr[7]_i_3__1_n_0 ),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_2(sig_next_calc_error_reg_reg_0),
        .sig_first_dbeat_reg_3(\sig_dbeat_cntr[7]_i_6_n_0 ),
        .sig_first_dbeat_reg_4(sig_first_dbeat_reg_1),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_i_3__0_n_0),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32 ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s_ready_out_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(sig_inhibit_rdy_n_0),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_1 ),
        .I2(sig_push_to_wsc),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I4(sig_tlast_err_stop),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ),
        .Q(sig_tlast_err_stop),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(sig_tlast_error),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000006AEA)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3_n_0 ),
        .I1(dout),
        .I2(data_valid),
        .I3(sig_data2wsc_last_err_reg_0),
        .I4(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .I5(sig_halt_reg),
        .O(sig_tlast_error));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 
       (.I0(sig_next_eof_reg),
        .I1(\sig_dbeat_cntr_reg_n_0_[7] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[6] ),
        .I3(sig_last_reg_out_i_2_n_0),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ),
        .Q(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \INFERRED_GEN.data_reg[5][6]_srl6_i_1 
       (.I0(sig_tlast_err_stop),
        .I1(sig_push_to_wsc),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_1 ),
        .I3(sig_inhibit_rdy_n_0),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[7][7]_srl8_i_1 
       (.I0(sig_s2mm_ld_nxt_len),
        .I1(sig_len_fifo_full),
        .O(sig_push_len_fifo));
  LUT5 #(
    .INIT(32'hF80F0FE0)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(out),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFBDB2420)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(out),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFF20FB00)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(out),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_next_calc_error_reg),
        .Q(in[4]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(sig_tlast_error),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .O(sig_data2wsc_cmd_cmplt0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(in[6]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_data2wsc_last_err_i_1__0
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I1(sig_tlast_error),
        .O(sig_data2wsc_last_err0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_last_err_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_data2wsc_last_err0),
        .Q(in[5]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(\sig_next_tag_reg_reg_n_0_[0] ),
        .Q(in[3]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(\sig_next_tag_reg_reg_n_0_[1] ),
        .Q(in[2]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(\sig_next_tag_reg_reg_n_0_[2] ),
        .Q(in[1]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(\sig_next_tag_reg_reg_n_0_[3] ),
        .Q(in[0]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[5]_i_2__0 
       (.I0(\sig_dbeat_cntr_reg_n_0_[3] ),
        .I1(\sig_dbeat_cntr_reg_n_0_[1] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[0] ),
        .I3(\sig_dbeat_cntr_reg_n_0_[2] ),
        .O(\sig_dbeat_cntr[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_dbeat_cntr[7]_i_3__1 
       (.I0(sig_last_reg_out_i_2_n_0),
        .I1(\sig_dbeat_cntr_reg_n_0_[6] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[7] ),
        .O(\sig_dbeat_cntr[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h55555575)) 
    \sig_dbeat_cntr[7]_i_6 
       (.I0(sig_dqual_reg_full),
        .I1(out),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[2]),
        .O(\sig_dbeat_cntr[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[0] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[1] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[2] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[3] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[4] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[5] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[6] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .Q(\sig_dbeat_cntr_reg_n_0_[7] ),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b1),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_first_dbeat),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h5554)) 
    sig_halt_cmplt_i_2__0
       (.I0(sig_next_calc_error_reg),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[0]),
        .O(sig_next_calc_error_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_cmplt_i_3
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I1(sig_halt_reg),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    sig_last_dbeat_i_3__0
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .I1(sig_last_dbeat_i_4_n_0),
        .I2(\sig_dbeat_cntr_reg_n_0_[3] ),
        .I3(sig_first_dbeat_reg_0),
        .I4(\sig_dbeat_cntr_reg_n_0_[5] ),
        .O(sig_last_dbeat_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    sig_last_dbeat_i_4
       (.I0(\sig_dbeat_cntr_reg_n_0_[0] ),
        .I1(\sig_dbeat_cntr_reg_n_0_[1] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[4] ),
        .I3(\sig_dbeat_cntr_reg_n_0_[2] ),
        .I4(\sig_dbeat_cntr_reg_n_0_[7] ),
        .I5(\sig_dbeat_cntr_reg_n_0_[6] ),
        .O(sig_last_dbeat_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_last_mmap_dbeat_reg_i_1__1
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .I1(\sig_dbeat_cntr[7]_i_3__1_n_0 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    sig_last_reg_out_i_1
       (.I0(sig_dqual_reg_full),
        .I1(\sig_dbeat_cntr_reg_n_0_[7] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[6] ),
        .I3(sig_last_reg_out_i_2_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_last_reg_out_i_2
       (.I0(\sig_dbeat_cntr_reg_n_0_[5] ),
        .I1(\sig_dbeat_cntr_reg_n_0_[3] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[1] ),
        .I3(\sig_dbeat_cntr_reg_n_0_[0] ),
        .I4(\sig_dbeat_cntr_reg_n_0_[2] ),
        .I5(\sig_dbeat_cntr_reg_n_0_[4] ),
        .O(sig_last_reg_out_i_2_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    sig_last_skid_reg_i_1
       (.I0(sig_dqual_reg_full),
        .I1(\sig_dbeat_cntr_reg_n_0_[7] ),
        .I2(\sig_dbeat_cntr_reg_n_0_[6] ),
        .I3(sig_last_reg_out_i_2_n_0),
        .O(sig_data2skid_wlast));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(\sig_next_last_strb_reg_reg[3]_0 [0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(\sig_next_last_strb_reg_reg[3]_0 [1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(\sig_next_last_strb_reg_reg[3]_0 [2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(\sig_next_last_strb_reg_reg[3]_0 [3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[14]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[0] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[15]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[1] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[16]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[2] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[3] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[0]),
        .Q(\sig_next_tag_reg_reg_n_0_[0] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[1]),
        .Q(\sig_next_tag_reg_reg_n_0_[1] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[2]),
        .Q(\sig_next_tag_reg_reg_n_0_[2] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[3]),
        .Q(\sig_next_tag_reg_reg_n_0_[3] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_first_dbeat_reg_0),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000020FFFFFFFF)) 
    sig_push_to_wsc_i_1__0
       (.I0(sig_inhibit_rdy_n_0),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_1 ),
        .I2(sig_push_to_wsc),
        .I3(sig_push_err2wsc),
        .I4(sig_last_mmap_dbeat),
        .I5(sig_first_dbeat_reg_0),
        .O(sig_push_to_wsc_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    sig_push_to_wsc_i_2__0
       (.I0(sig_tlast_err_stop),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_push_err2wsc),
        .O(sig_push_to_wsc_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(1'b1),
        .Q(sig_push_to_wsc),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_s2mm_ld_nxt_len_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SRL_FIFO.sig_wr_fifo ),
        .Q(sig_s2mm_ld_nxt_len),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_next_calc_error_reg_reg_1[4]),
        .Q(\sig_s2mm_wr_len_reg[3]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_next_calc_error_reg_reg_1[5]),
        .Q(\sig_s2mm_wr_len_reg[3]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_next_calc_error_reg_reg_1[6]),
        .Q(\sig_s2mm_wr_len_reg[3]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_next_calc_error_reg_reg_1[7]),
        .Q(\sig_s2mm_wr_len_reg[3]_0 [3]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFFCD01FFFFFFFF)) 
    sig_s_ready_dup_i_2
       (.I0(data_valid),
        .I1(sig_halt_reg),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(\sig_dbeat_cntr[7]_i_6_n_0 ),
        .I5(sig_next_calc_error_reg_reg_0),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_reg ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[0] ),
        .I1(sig_first_dbeat),
        .I2(\sig_next_last_strb_reg_reg[3]_0 [0]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[0]),
        .O(\sig_next_strt_strb_reg_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[1] ),
        .I1(sig_first_dbeat),
        .I2(\sig_next_last_strb_reg_reg[3]_0 [1]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[1]),
        .O(\sig_next_strt_strb_reg_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[2] ),
        .I1(sig_first_dbeat),
        .I2(\sig_next_last_strb_reg_reg[3]_0 [2]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[2]),
        .O(\sig_next_strt_strb_reg_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[3]_i_2 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[3] ),
        .I1(sig_first_dbeat),
        .I2(\sig_next_last_strb_reg_reg[3]_0 [3]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_last_reg_out_reg),
        .I5(Q[3]),
        .O(\sig_next_strt_strb_reg_reg[3]_0 [3]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[0] ),
        .I1(sig_first_dbeat),
        .I2(\sig_next_last_strb_reg_reg[3]_0 [0]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[1] ),
        .I1(sig_first_dbeat),
        .I2(\sig_next_last_strb_reg_reg[3]_0 [1]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[2] ),
        .I1(sig_first_dbeat),
        .I2(\sig_next_last_strb_reg_reg[3]_0 [2]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[3] ),
        .I1(sig_first_dbeat),
        .I2(\sig_next_last_strb_reg_reg[3]_0 [3]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_10 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hAAAA0080)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_7 
       (.I0(data_valid),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_i_9_n_0 ),
        .I2(sig_first_dbeat_reg_1),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I4(sig_halt_reg),
        .O(rd_en));
  LUT6 #(
    .INIT(64'h3232303200000000)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_9 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_next_calc_error_reg),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_i_10_n_0 ),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(out),
        .I5(sig_dqual_reg_full),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_9_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg
   (m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    sig_stream_rst,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    m_axi_sg_arlen,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_sg2sgcntlr_ftch_idle,
    ch1_ftch_queue_empty,
    sig_sg2sgcntlr_updt_idle,
    ptr_queue_full,
    sts_queue_full,
    ch1_delay_cnt_en,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    cdma_tvect_out,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    ftch_error_reg,
    updt_error_reg,
    Q,
    D,
    \GEN_MM2S.queue_dout_new_reg[121] ,
    sig_halt_request_reg,
    sg_ftch_error0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    sig_pulse_trigger,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,
    m_axi_sg_wdata,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ,
    m_axi_sg_araddr,
    SR,
    \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg ,
    m_axi_aclk,
    m_axis_ftch_sts_tready_reg,
    sig_rst2dm_resetn,
    S,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    sig_init_done_reg_3,
    sig_init_done_reg_4,
    sig_reg2sg_irqthresh_wren,
    m_axi_sg_arready,
    m_axi_sg_awready,
    queue_sinit0_out,
    sig_reg2sg_tailpntr_updated,
    sg_ftch_error,
    sg_updt_error,
    sig_sgcntl2s2mm_cmd_tvalid,
    s_axi_lite_wdata,
    sig_rst2s2mm_halt,
    sig_sgcntlr2sg_desc_flush,
    ch1_dly_fast_cnt0,
    sig_reg2sg_dmacr,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    sig_to_edge_detect_reg,
    m_axi_sg_rvalid,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    \ch1_sg_idle1_inferred__0/i__carry__0 ,
    dma_cyclic,
    m_axi_sg_rdata,
    m_axi_sg_rlast,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ,
    E,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ,
    sig_sgcntl2sg_updptr_tlast,
    m_axi_sg_rresp,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    m_axi_sg_bresp,
    SS,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 );
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output sig_stream_rst;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [27:0]m_axi_sg_awaddr;
  output [0:0]m_axi_sg_arlen;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_sg2sgcntlr_ftch_idle;
  output ch1_ftch_queue_empty;
  output sig_sg2sgcntlr_updt_idle;
  output ptr_queue_full;
  output sts_queue_full;
  output ch1_delay_cnt_en;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  output [10:0]cdma_tvect_out;
  output sig_init_done;
  output sig_init_done_0;
  output sig_init_done_1;
  output sig_init_done_2;
  output sig_init_done_3;
  output sig_init_done_4;
  output ftch_error_reg;
  output updt_error_reg;
  output [7:0]Q;
  output [25:0]D;
  output [115:0]\GEN_MM2S.queue_dout_new_reg[121] ;
  output sig_halt_request_reg;
  output sg_ftch_error0;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] ;
  output [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  output sig_pulse_trigger;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output [1:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  output [3:0]m_axi_sg_wdata;
  output \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  output [25:0]m_axi_sg_araddr;
  input [0:0]SR;
  input \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg ;
  input m_axi_aclk;
  input m_axis_ftch_sts_tready_reg;
  input sig_rst2dm_resetn;
  input [0:0]S;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input sig_init_done_reg_1;
  input sig_init_done_reg_2;
  input sig_init_done_reg_3;
  input sig_init_done_reg_4;
  input sig_reg2sg_irqthresh_wren;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input queue_sinit0_out;
  input sig_reg2sg_tailpntr_updated;
  input sg_ftch_error;
  input sg_updt_error;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input [25:0]s_axi_lite_wdata;
  input sig_rst2s2mm_halt;
  input sig_sgcntlr2sg_desc_flush;
  input ch1_dly_fast_cnt0;
  input [14:0]sig_reg2sg_dmacr;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input sig_to_edge_detect_reg;
  input m_axi_sg_rvalid;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input [23:0]\ch1_sg_idle1_inferred__0/i__carry__0 ;
  input dma_cyclic;
  input [31:0]m_axi_sg_rdata;
  input m_axi_sg_rlast;
  input [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  input [0:0]E;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ;
  input [3:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ;
  input sig_sgcntl2sg_updptr_tlast;
  input [1:0]m_axi_sg_rresp;
  input sg_interr_reg;
  input sg_slverr_reg;
  input sg_decerr_reg;
  input [1:0]m_axi_sg_bresp;
  input [0:0]SS;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ;
  input [25:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] ;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;

  wire [25:0]D;
  wire [0:0]E;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_5 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_14 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_15 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ;
  wire [115:0]\GEN_MM2S.queue_dout_new_reg[121] ;
  wire [1:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s0 ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ;
  wire [25:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] ;
  wire [3:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ;
  wire \I_FTCH_CMDSTS_IF/ftch_decerr_i ;
  wire \I_FTCH_CMDSTS_IF/ftch_slverr_i ;
  wire \I_FTCH_PNTR_MNGR/ch1_use_crntdesc ;
  wire [31:6]\I_FTCH_SG/fetch_cmd_addr ;
  wire I_SG_AXI_DATAMOVER_n_44;
  wire I_SG_AXI_DATAMOVER_n_53;
  wire I_SG_AXI_DATAMOVER_n_55;
  wire I_SG_FETCH_MNGR_n_36;
  wire I_SG_FETCH_MNGR_n_4;
  wire I_SG_FETCH_MNGR_n_63;
  wire I_SG_FETCH_MNGR_n_64;
  wire I_SG_FETCH_MNGR_n_65;
  wire I_SG_FETCH_MNGR_n_66;
  wire I_SG_FETCH_MNGR_n_67;
  wire I_SG_FETCH_MNGR_n_68;
  wire I_SG_FETCH_MNGR_n_69;
  wire I_SG_FETCH_MNGR_n_70;
  wire I_SG_FETCH_MNGR_n_71;
  wire I_SG_FETCH_MNGR_n_72;
  wire I_SG_FETCH_MNGR_n_73;
  wire I_SG_FETCH_MNGR_n_74;
  wire I_SG_FETCH_MNGR_n_75;
  wire I_SG_FETCH_MNGR_n_76;
  wire I_SG_FETCH_MNGR_n_77;
  wire I_SG_FETCH_MNGR_n_78;
  wire I_SG_FETCH_MNGR_n_79;
  wire I_SG_FETCH_MNGR_n_80;
  wire I_SG_FETCH_MNGR_n_81;
  wire I_SG_FETCH_MNGR_n_82;
  wire I_SG_FETCH_MNGR_n_83;
  wire I_SG_FETCH_MNGR_n_84;
  wire I_SG_FETCH_MNGR_n_85;
  wire I_SG_FETCH_MNGR_n_86;
  wire I_SG_FETCH_MNGR_n_87;
  wire I_SG_FETCH_MNGR_n_88;
  wire I_SG_FETCH_QUEUE_n_148;
  wire \I_UPDT_CMDSTS_IF/updt_decerr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_interr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_slverr_i ;
  wire [31:6]L;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [10:0]cdma_tvect_out;
  wire ch1_delay_cnt_en;
  wire ch1_dly_fast_cnt0;
  wire ch1_dma_decerr;
  wire ch1_dma_interr;
  wire ch1_dma_slverr;
  wire [29:6]ch1_fetch_address_i;
  wire ch1_ftch_active;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire [23:0]\ch1_sg_idle1_inferred__0/i__carry__0 ;
  wire ch1_updt_active;
  wire ch1_updt_curdesc_wren;
  wire ch1_updt_ioc;
  wire dma_cyclic;
  wire [4:4]ftch_cmnd_data;
  wire ftch_error_reg;
  wire ftch_stale_desc;
  wire m_axi_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [3:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire m_axis_ftch_sts_tready_reg;
  wire m_axis_updt_sts_tready;
  wire p_0_in4_in;
  wire p_0_in6_in;
  wire [31:6]p_2_in;
  wire ptr_queue_full;
  wire queue_sinit0_out;
  wire [25:0]s_axi_lite_wdata;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire [63:36]s_axis_updt_cmd_tdata;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid;
  wire sg_decerr_reg;
  wire sg_ftch_error;
  wire sg_ftch_error0;
  wire sg_interr_reg;
  wire sg_slverr_reg;
  wire sg_updt_error;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_request_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_init_done_reg_3;
  wire sig_init_done_reg_4;
  wire sig_pulse_trigger;
  wire [14:0]sig_reg2sg_dmacr;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_rst2dm_resetn;
  wire sig_rst2s2mm_halt;
  wire [31:6]sig_sg2reg_ftch_error_addr;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2sg_updptr_tlast;
  wire sig_sgcntlr2sg_desc_flush;
  wire sig_stream_rst;
  wire sig_to_edge_detect_reg;
  wire sts_queue_full;
  wire [31:6]updt_error_addr_1;
  wire updt_error_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR 
       (.E(ch1_updt_curdesc_wren),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 (cdma_tvect_out[10]),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg (cdma_tvect_out[8]),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg (cdma_tvect_out[9]),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg (cdma_tvect_out[7]),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg (ftch_error_reg),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg_0 (m_axis_ftch_sts_tready_reg),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg_1 (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_15 ),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg (cdma_tvect_out[5]),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_5 ),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg (cdma_tvect_out[6]),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ),
        .Q({\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_14 }),
        .SR(SR),
        .\cdma_tvect_out[10] (cdma_tvect_out[1]),
        .ch1_dma_decerr(ch1_dma_decerr),
        .ch1_dma_interr(ch1_dma_interr),
        .ch1_dma_slverr(ch1_dma_slverr),
        .ch1_updt_active(ch1_updt_active),
        .ch1_updt_ioc(ch1_updt_ioc),
        .follower_empty_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .ptr_queue_empty(\GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty ),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid(s_axis_updt_cmd_tvalid),
        .sg_decerr_reg(cdma_tvect_out[4]),
        .sg_decerr_reg_0(sg_decerr_reg),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_interr_reg(cdma_tvect_out[2]),
        .sg_interr_reg_0(sg_interr_reg),
        .sg_slverr_reg(cdma_tvect_out[3]),
        .sg_slverr_reg_0(sg_slverr_reg),
        .sig_halt_request_reg(sig_halt_request_reg),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sg2sgcntlr_updt_ioc_irq_set(sig_sg2sgcntlr_updt_ioc_irq_set),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .\update_address_reg[31] ({s_axis_updt_cmd_tdata[63:38],s_axis_updt_cmd_tdata[36]}),
        .\update_address_reg[31]_0 (L),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_done_reg(I_SG_AXI_DATAMOVER_n_55),
        .\updt_error_addr_reg[31] (updt_error_addr_1),
        .updt_error_reg(updt_error_reg),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_q_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE 
       (.E(ch1_updt_curdesc_wren),
        .\FSM_sequential_pntr_cs_reg[1] (I_SG_AXI_DATAMOVER_n_53),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg (ftch_error_reg),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_15 ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ),
        .Q({\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_14 }),
        .SR(SR),
        .cdma_tvect_out(cdma_tvect_out[10:8]),
        .ch1_dma_decerr(ch1_dma_decerr),
        .ch1_dma_interr(ch1_dma_interr),
        .ch1_dma_slverr(ch1_dma_slverr),
        .ch1_updt_active(ch1_updt_active),
        .ch1_updt_ioc(ch1_updt_ioc),
        .follower_empty_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s ),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .follower_full_mm2s0(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s0 ),
        .m_axi_aclk(m_axi_aclk),
        .ptr_queue_empty(\GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty ),
        .ptr_queue_full(ptr_queue_full),
        .sig_sg2sgcntlr_updt_ioc_irq_set(sig_sg2sgcntlr_updt_ioc_irq_set),
        .sig_sgcntl2sg_updptr_tlast(sig_sgcntl2sg_updptr_tlast),
        .sts_queue_full(sts_queue_full),
        .\updt_curdesc_reg[31] (L),
        .updt_ioc_reg(m_axis_ftch_sts_tready_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_intrpt \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT 
       (.E(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_5 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_2 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ),
        .\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 (m_axis_ftch_sts_tready_reg),
        .Q(Q),
        .SR(SR),
        .cdma_tvect_out(cdma_tvect_out[0]),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_dly_fast_cnt0(ch1_dly_fast_cnt0),
        .m_axi_aclk(m_axi_aclk),
        .sig_reg2sg_dmacr(sig_reg2sg_dmacr),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_sg2sgcntlr_updt_ioc_irq_set(sig_sg2sgcntlr_updt_ioc_irq_set));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_datamover I_SG_AXI_DATAMOVER
       (.D({\I_FTCH_SG/fetch_cmd_addr ,ch1_ftch_active,ftch_cmnd_data}),
        .Q(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] (I_SG_AXI_DATAMOVER_n_55),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ({s_axis_updt_cmd_tdata[63:38],s_axis_updt_cmd_tdata[36]}),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (I_SG_AXI_DATAMOVER_n_44),
        .ch1_updt_active(ch1_updt_active),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .follower_full_mm2s0(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s0 ),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wready_0(I_SG_AXI_DATAMOVER_n_53),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid(s_axis_updt_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_stream_rst),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_init_done_reg(sig_init_done_reg),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_init_done_reg_1(sig_init_done_reg_1),
        .sig_init_done_reg_2(sig_init_done_reg_2),
        .sig_init_done_reg_3(sig_init_done_reg_3),
        .sig_init_done_reg_4(sig_init_done_reg_4),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_done_reg(m_axis_ftch_sts_tready_reg),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_mngr I_SG_FETCH_MNGR
       (.D({\I_FTCH_SG/fetch_cmd_addr ,ch1_ftch_active,ftch_cmnd_data}),
        .E(I_SG_FETCH_MNGR_n_4),
        .\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg (cdma_tvect_out[1]),
        .\GEN_CH1_FETCH.ch1_active_i_reg (updt_error_reg),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg (cdma_tvect_out[4]),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg (cdma_tvect_out[2]),
        .\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg (cdma_tvect_out[3]),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ({\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,ch1_fetch_address_i}),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 (p_2_in),
        .\GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg (\GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg ),
        .Q({p_0_in4_in,p_0_in6_in,I_SG_FETCH_QUEUE_n_148}),
        .S(S),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .\ch1_sg_idle1_inferred__0/i__carry__0 (\ch1_sg_idle1_inferred__0/i__carry__0 ),
        .ch1_use_crntdesc(\I_FTCH_PNTR_MNGR/ch1_use_crntdesc ),
        .dma_cyclic(dma_cyclic),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_done_reg(I_SG_AXI_DATAMOVER_n_44),
        .\ftch_error_addr_reg[31] ({I_SG_FETCH_MNGR_n_63,I_SG_FETCH_MNGR_n_64,I_SG_FETCH_MNGR_n_65,I_SG_FETCH_MNGR_n_66,I_SG_FETCH_MNGR_n_67,I_SG_FETCH_MNGR_n_68,I_SG_FETCH_MNGR_n_69,I_SG_FETCH_MNGR_n_70,I_SG_FETCH_MNGR_n_71,I_SG_FETCH_MNGR_n_72,I_SG_FETCH_MNGR_n_73,I_SG_FETCH_MNGR_n_74,I_SG_FETCH_MNGR_n_75,I_SG_FETCH_MNGR_n_76,I_SG_FETCH_MNGR_n_77,I_SG_FETCH_MNGR_n_78,I_SG_FETCH_MNGR_n_79,I_SG_FETCH_MNGR_n_80,I_SG_FETCH_MNGR_n_81,I_SG_FETCH_MNGR_n_82,I_SG_FETCH_MNGR_n_83,I_SG_FETCH_MNGR_n_84,I_SG_FETCH_MNGR_n_85,I_SG_FETCH_MNGR_n_86,I_SG_FETCH_MNGR_n_87,I_SG_FETCH_MNGR_n_88}),
        .\ftch_error_addr_reg[31]_0 (updt_error_addr_1),
        .ftch_error_reg(ftch_error_reg),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata[31]),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_ftch_sts_tready_reg(m_axis_ftch_sts_tready_reg),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .queue_sinit0_out(queue_sinit0_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sg_ftch_error0(sg_ftch_error0),
        .sig_flush_sg_reg(I_SG_FETCH_MNGR_n_36),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_q_mngr I_SG_FETCH_QUEUE
       (.\CURRENT_BD_32.current_bd_reg[31] (I_SG_FETCH_MNGR_n_4),
        .\CURRENT_BD_32.current_bd_reg[31]_0 ({\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,ch1_fetch_address_i}),
        .D(D),
        .E(E),
        .\GEN_MM2S.queue_dout_new_reg[121] (\GEN_MM2S.queue_dout_new_reg[121] ),
        .\GEN_MM2S.reg1_reg[0] (ch1_ftch_active),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 (I_SG_FETCH_MNGR_n_36),
        .Q(sig_sg2reg_ftch_error_addr),
        .SR(SR),
        .SS(SS),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_use_crntdesc(\I_FTCH_PNTR_MNGR/ch1_use_crntdesc ),
        .\counter_reg[7]_0 ({p_0_in4_in,p_0_in6_in,I_SG_FETCH_QUEUE_n_148}),
        .\curdesc_lsb_i_reg[31] (p_2_in),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .queue_sinit0_out(queue_sinit0_out),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .sg_ftch_error(sg_ftch_error),
        .sg_updt_error(sg_updt_error),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid));
  FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_84),
        .Q(sig_sg2reg_ftch_error_addr[10]),
        .R(SR));
  FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_83),
        .Q(sig_sg2reg_ftch_error_addr[11]),
        .R(SR));
  FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_82),
        .Q(sig_sg2reg_ftch_error_addr[12]),
        .R(SR));
  FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_81),
        .Q(sig_sg2reg_ftch_error_addr[13]),
        .R(SR));
  FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_80),
        .Q(sig_sg2reg_ftch_error_addr[14]),
        .R(SR));
  FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_79),
        .Q(sig_sg2reg_ftch_error_addr[15]),
        .R(SR));
  FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_78),
        .Q(sig_sg2reg_ftch_error_addr[16]),
        .R(SR));
  FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_77),
        .Q(sig_sg2reg_ftch_error_addr[17]),
        .R(SR));
  FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_76),
        .Q(sig_sg2reg_ftch_error_addr[18]),
        .R(SR));
  FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_75),
        .Q(sig_sg2reg_ftch_error_addr[19]),
        .R(SR));
  FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_74),
        .Q(sig_sg2reg_ftch_error_addr[20]),
        .R(SR));
  FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_73),
        .Q(sig_sg2reg_ftch_error_addr[21]),
        .R(SR));
  FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_72),
        .Q(sig_sg2reg_ftch_error_addr[22]),
        .R(SR));
  FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_71),
        .Q(sig_sg2reg_ftch_error_addr[23]),
        .R(SR));
  FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_70),
        .Q(sig_sg2reg_ftch_error_addr[24]),
        .R(SR));
  FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_69),
        .Q(sig_sg2reg_ftch_error_addr[25]),
        .R(SR));
  FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_68),
        .Q(sig_sg2reg_ftch_error_addr[26]),
        .R(SR));
  FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_67),
        .Q(sig_sg2reg_ftch_error_addr[27]),
        .R(SR));
  FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_66),
        .Q(sig_sg2reg_ftch_error_addr[28]),
        .R(SR));
  FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_65),
        .Q(sig_sg2reg_ftch_error_addr[29]),
        .R(SR));
  FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_64),
        .Q(sig_sg2reg_ftch_error_addr[30]),
        .R(SR));
  FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_63),
        .Q(sig_sg2reg_ftch_error_addr[31]),
        .R(SR));
  FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_88),
        .Q(sig_sg2reg_ftch_error_addr[6]),
        .R(SR));
  FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_87),
        .Q(sig_sg2reg_ftch_error_addr[7]),
        .R(SR));
  FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_86),
        .Q(sig_sg2reg_ftch_error_addr[8]),
        .R(SR));
  FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_7 ),
        .D(I_SG_FETCH_MNGR_n_85),
        .Q(sig_sg2reg_ftch_error_addr[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl
   (sig_addr2rsc_cmd_fifo_empty,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_arlen,
    m_axi_sg_araddr,
    m_axi_aclk,
    sm_set_error,
    sig_cmd_burst_reg,
    sig_addr_valid_reg_reg_0,
    sig_posted_to_axi_2_reg_0,
    m_axi_sg_arready,
    sig_addr_reg_empty_reg_0,
    sig_mstr2addr_cmd_valid,
    Q);
  output sig_addr2rsc_cmd_fifo_empty;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output [0:0]m_axi_sg_arlen;
  output [25:0]m_axi_sg_araddr;
  input m_axi_aclk;
  input sm_set_error;
  input [0:0]sig_cmd_burst_reg;
  input sig_addr_valid_reg_reg_0;
  input sig_posted_to_axi_2_reg_0;
  input m_axi_sg_arready;
  input sig_addr_reg_empty_reg_0;
  input sig_mstr2addr_cmd_valid;
  input [25:0]Q;

  wire [25:0]Q;
  wire m_axi_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_addr_reg_empty_reg_0;
  wire sig_addr_valid_reg_i_1_n_0;
  wire sig_addr_valid_reg_reg_0;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_mstr2addr_cmd_valid;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_push_addr_reg1_out;
  wire sm_set_error;

  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr2rsc_cmd_fifo_empty),
        .S(sig_addr_valid_reg_i_1_n_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_addr_valid_reg_i_1
       (.I0(sig_addr2rsc_calc_error),
        .I1(m_axi_sg_arlen),
        .I2(m_axi_sg_arready),
        .I3(sig_addr_reg_empty_reg_0),
        .O(sig_addr_valid_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_addr_valid_reg_i_2
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_mstr2addr_cmd_valid),
        .O(sig_push_addr_reg1_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_addr_valid_reg_reg_0),
        .Q(m_axi_sg_arvalid),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sm_set_error),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_araddr[4]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_araddr[5]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_araddr[6]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_araddr[7]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_araddr[8]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_araddr[9]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_araddr[10]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_araddr[11]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_araddr[12]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_araddr[13]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_araddr[14]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_araddr[15]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_araddr[16]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_araddr[17]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_araddr[18]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_araddr[19]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_araddr[20]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_araddr[21]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_araddr[22]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_araddr[23]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_araddr[24]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_araddr[25]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_araddr[0]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_araddr[1]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_araddr[2]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_araddr[3]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_cmd_burst_reg),
        .Q(m_axi_sg_arburst),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arlen),
        .R(sig_addr_valid_reg_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi_2),
        .R(sig_posted_to_axi_2_reg_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi),
        .R(sig_posted_to_axi_2_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl__parameterized0
   (out,
    sig_addr2wsc_cmd_fifo_empty,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    sig_addr_reg_empty_reg_0,
    sig_push_addr_reg1_out,
    m_axi_aclk,
    sig_calc2dm_calc_err,
    sig_addr_valid_reg_reg_0,
    \sig_next_addr_reg_reg[3]_0 ,
    sig_posted_to_axi_2_reg_0,
    sig_data2all_tlast_error,
    \sig_cmd_addr_reg_reg[3] ,
    m_axi_sg_awready,
    Q);
  output out;
  output sig_addr2wsc_cmd_fifo_empty;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [27:0]m_axi_sg_awaddr;
  output sig_addr_reg_empty_reg_0;
  input sig_push_addr_reg1_out;
  input m_axi_aclk;
  input sig_calc2dm_calc_err;
  input sig_addr_valid_reg_reg_0;
  input \sig_next_addr_reg_reg[3]_0 ;
  input sig_posted_to_axi_2_reg_0;
  input sig_data2all_tlast_error;
  input \sig_cmd_addr_reg_reg[3] ;
  input m_axi_sg_awready;
  input [26:0]Q;

  wire [26:0]Q;
  wire m_axi_aclk;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_addr_reg_empty_reg_0;
  wire sig_addr_valid_reg_i_1__0_n_0;
  wire sig_addr_valid_reg_reg_0;
  wire sig_calc2dm_calc_err;
  wire \sig_cmd_addr_reg_reg[3] ;
  wire sig_data2all_tlast_error;
  wire \sig_next_addr_reg_reg[3]_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_push_addr_reg1_out;

  assign out = sig_posted_to_axi;
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr2wsc_cmd_fifo_empty),
        .S(sig_addr_valid_reg_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_addr_valid_reg_i_1__0
       (.I0(sig_addr2wsc_calc_error),
        .I1(m_axi_sg_awsize),
        .I2(m_axi_sg_awready),
        .I3(\sig_cmd_addr_reg_reg[3] ),
        .O(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_addr_valid_reg_reg_0),
        .Q(m_axi_sg_awvalid),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_calc2dm_calc_err),
        .Q(sig_addr2wsc_calc_error),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hDF)) 
    sig_cmd_reg_empty_i_1__0
       (.I0(sig_addr2wsc_cmd_fifo_empty),
        .I1(sig_data2all_tlast_error),
        .I2(\sig_cmd_addr_reg_reg[3] ),
        .O(sig_addr_reg_empty_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_awaddr[6]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_awaddr[7]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_awaddr[8]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_awaddr[9]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_awaddr[10]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_awaddr[11]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_awaddr[12]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_awaddr[13]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_awaddr[14]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_awaddr[15]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_awaddr[16]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_awaddr[17]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_awaddr[18]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_awaddr[19]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_awaddr[20]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_awaddr[21]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_awaddr[22]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_awaddr[23]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_awaddr[24]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_awaddr[25]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_awaddr[26]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[26]),
        .Q(m_axi_sg_awaddr[27]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\sig_next_addr_reg_reg[3]_0 ),
        .Q(m_axi_sg_awaddr[0]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_awaddr[1]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_awaddr[2]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_awaddr[3]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_awaddr[4]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_awaddr[5]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_awsize),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi_2),
        .R(sig_posted_to_axi_2_reg_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi),
        .R(sig_posted_to_axi_2_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status
   (sig_init_done_1,
    sig_cmd2mstr_cmd_valid,
    s_axis_updt_cmd_tready,
    sig_init_done_2,
    sig_stat2wsc_status_ready,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ,
    sig_btt_is_zero,
    Q,
    m_axi_aclk,
    sig_init_done_reg,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] ,
    sig_init_done_reg_0,
    sig_wsc2stat_status_valid,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_data2all_tlast_error,
    sig_addr2wsc_cmd_fifo_empty,
    sig_cmd_reg_empty,
    s_axis_updt_cmd_tvalid,
    m_axis_updt_sts_tready,
    updt_done_reg,
    sig_load_input_cmd,
    E,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] );
  output sig_init_done_1;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_updt_cmd_tready;
  output sig_init_done_2;
  output sig_stat2wsc_status_ready;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  output sig_btt_is_zero;
  output [27:0]Q;
  input m_axi_aclk;
  input sig_init_done_reg;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] ;
  input sig_init_done_reg_0;
  input sig_wsc2stat_status_valid;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input sig_data2all_tlast_error;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_cmd_reg_empty;
  input s_axis_updt_cmd_tvalid;
  input m_axis_updt_sts_tready;
  input updt_done_reg;
  input sig_load_input_cmd;
  input [0:0]E;
  input [3:0]D;
  input [26:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [27:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  wire [26:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire m_axi_aclk;
  wire m_axis_updt_sts_tready;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_load_input_cmd;
  wire sig_stat2wsc_status_ready;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .E(E),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2wsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_aclk(m_axi_aclk),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_done_reg(updt_done_reg),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo I_CMD_FIFO
       (.Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_aclk(m_axi_aclk),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid(s_axis_updt_cmd_tvalid),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_load_input_cmd(sig_load_input_cmd));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status_1
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    ftch_decerr_i,
    ftch_slverr_i,
    Q,
    sig_init_done_reg,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    sig_init_done_reg_0,
    sig_rsc2stat_status_valid,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    s_axis_ftch_cmd_tvalid,
    sig_cmd_reg_empty,
    sig_addr2rsc_cmd_fifo_empty,
    m_axis_updt_sts_tready,
    sig_rsc2stat_status,
    sig_rsc2stat_status_0,
    D);
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output [26:0]Q;
  input sig_init_done_reg;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  input sig_init_done_reg_0;
  input sig_rsc2stat_status_valid;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input s_axis_ftch_cmd_tvalid;
  input sig_cmd_reg_empty;
  input sig_addr2rsc_cmd_fifo_empty;
  input m_axis_updt_sts_tready;
  input [0:0]sig_rsc2stat_status;
  input [1:0]sig_rsc2stat_status_0;
  input [27:0]D;

  wire [27:0]D;
  wire [26:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire m_axis_updt_sts_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire [0:0]sig_rsc2stat_status;
  wire [1:0]sig_rsc2stat_status_0;
  wire sig_rsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0_2 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_0(sig_rsc2stat_status_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo_3 I_CMD_FIFO
       (.D(D),
        .Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .m_axi_aclk(m_axi_aclk),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_datamover
   (m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    m_axi_sg_arlen,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_init_done,
    s_axis_ftch_cmd_tready,
    sig_init_done_0,
    sig_init_done_1,
    s_axis_updt_cmd_tready,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    ftch_decerr_i,
    ftch_slverr_i,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    follower_full_mm2s0,
    m_axi_sg_wready_0,
    m_axi_sg_wlast,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ,
    m_axi_sg_araddr,
    m_axi_aclk,
    sig_rst2dm_resetn,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    sig_init_done_reg_3,
    sig_init_done_reg_4,
    m_axi_sg_arready,
    m_axi_sg_awready,
    s_axis_ftch_cmd_tvalid,
    m_axis_updt_sts_tready,
    s_axis_updt_cmd_tvalid,
    m_axi_sg_bvalid,
    ch1_updt_active,
    follower_full_mm2s,
    updt_done_reg,
    m_axi_sg_wready,
    Q,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    m_axi_sg_rresp,
    m_axi_sg_bresp,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] );
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [27:0]m_axi_sg_awaddr;
  output [0:0]m_axi_sg_arlen;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_init_done;
  output s_axis_ftch_cmd_tready;
  output sig_init_done_0;
  output sig_init_done_1;
  output s_axis_updt_cmd_tready;
  output sig_init_done_2;
  output sig_init_done_3;
  output sig_init_done_4;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output follower_full_mm2s0;
  output m_axi_sg_wready_0;
  output m_axi_sg_wlast;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  output [25:0]m_axi_sg_araddr;
  input m_axi_aclk;
  input sig_rst2dm_resetn;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input sig_init_done_reg_1;
  input sig_init_done_reg_2;
  input sig_init_done_reg_3;
  input sig_init_done_reg_4;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input s_axis_ftch_cmd_tvalid;
  input m_axis_updt_sts_tready;
  input s_axis_updt_cmd_tvalid;
  input m_axi_sg_bvalid;
  input ch1_updt_active;
  input follower_full_mm2s;
  input updt_done_reg;
  input m_axi_sg_wready;
  input [0:0]Q;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input [1:0]m_axi_sg_rresp;
  input [1:0]m_axi_sg_bresp;
  input [27:0]D;
  input [26:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;

  wire [27:0]D;
  wire [0:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  wire [26:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire ch1_updt_active;
  wire follower_full_mm2s;
  wire follower_full_mm2s0;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wready_0;
  wire m_axi_sg_wvalid;
  wire m_axis_updt_sts_tready;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_init_done_reg_3;
  wire sig_init_done_reg_4;
  wire sig_rst2dm_resetn;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_mm2s_basic_wrap \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER 
       (.D(D),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (s_axis_ftch_cmd_tready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg(sig_init_done_reg),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_rst2dm_resetn(sig_rst2dm_resetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_s2mm_basic_wrap \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER 
       (.\INFERRED_GEN.cnt_i_reg[2] (sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ),
        .ch1_updt_active(ch1_updt_active),
        .follower_full_mm2s(follower_full_mm2s),
        .follower_full_mm2s0(follower_full_mm2s0),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wready_0(m_axi_sg_wready_0),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid(s_axis_updt_cmd_tvalid),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_init_done_reg(sig_init_done_reg_1),
        .sig_init_done_reg_0(sig_init_done_reg_2),
        .sig_init_done_reg_1(sig_init_done_reg_3),
        .sig_init_done_reg_2(sig_init_done_reg_4),
        .sig_push_to_wsc_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .updt_decerr_i(updt_decerr_i),
        .updt_done_reg(updt_done_reg),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo
   (sig_init_done_1,
    sig_cmd2mstr_cmd_valid,
    s_axis_updt_cmd_tready,
    sig_btt_is_zero,
    Q,
    sig_init_done_reg_0,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_data2all_tlast_error,
    sig_addr2wsc_cmd_fifo_empty,
    sig_cmd_reg_empty,
    s_axis_updt_cmd_tvalid,
    sig_load_input_cmd,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 );
  output sig_init_done_1;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_updt_cmd_tready;
  output sig_btt_is_zero;
  output [27:0]Q;
  input sig_init_done_reg_0;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_data2all_tlast_error;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_cmd_reg_empty;
  input s_axis_updt_cmd_tvalid;
  input sig_load_input_cmd;
  input [26:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 ;

  wire [27:0]Q;
  wire \USE_SINGLE_REG.sig_push_regfifo ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ;
  wire [26:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_aclk;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_init_done_1;
  wire sig_init_done_reg_0;
  wire sig_load_input_cmd;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0 
       (.I0(s_axis_updt_cmd_tready),
        .I1(s_axis_updt_cmd_tvalid),
        .O(\USE_SINGLE_REG.sig_push_regfifo ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(1'b1),
        .Q(Q[0]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [0]),
        .Q(Q[1]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [1]),
        .Q(Q[2]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [2]),
        .Q(Q[3]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [3]),
        .Q(Q[4]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [4]),
        .Q(Q[5]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [5]),
        .Q(Q[6]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [6]),
        .Q(Q[7]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [7]),
        .Q(Q[8]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [8]),
        .Q(Q[9]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [9]),
        .Q(Q[10]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [10]),
        .Q(Q[11]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [11]),
        .Q(Q[12]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [12]),
        .Q(Q[13]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [13]),
        .Q(Q[14]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [14]),
        .Q(Q[15]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [15]),
        .Q(Q[16]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [16]),
        .Q(Q[17]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [17]),
        .Q(Q[18]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [18]),
        .Q(Q[19]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [19]),
        .Q(Q[20]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [20]),
        .Q(Q[21]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [21]),
        .Q(Q[22]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [22]),
        .Q(Q[23]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [23]),
        .Q(Q[24]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [24]),
        .Q(Q[25]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [25]),
        .Q(Q[26]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [26]),
        .Q(Q[27]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 
       (.I0(s_axis_updt_cmd_tvalid),
        .I1(s_axis_updt_cmd_tready),
        .I2(sig_load_input_cmd),
        .I3(sig_addr2wsc_cmd_fifo_empty),
        .I4(sig_data2all_tlast_error),
        .I5(sig_init_done_1),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ),
        .Q(s_axis_updt_cmd_tready),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0 ));
  LUT6 #(
    .INIT(64'hC0CCCCCC88888888)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3 
       (.I0(\USE_SINGLE_REG.sig_push_regfifo ),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(sig_data2all_tlast_error),
        .I3(sig_addr2wsc_cmd_fifo_empty),
        .I4(sig_cmd_reg_empty),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_is_zero_reg_i_1
       (.I0(Q[0]),
        .O(sig_btt_is_zero));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo_3
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ,
    Q,
    sig_init_done_reg_0,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ,
    s_axis_ftch_cmd_tvalid,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_cmd_reg_empty,
    sig_addr2rsc_cmd_fifo_empty,
    D);
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ;
  output [26:0]Q;
  input sig_init_done_reg_0;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ;
  input s_axis_ftch_cmd_tvalid;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_cmd_reg_empty;
  input sig_addr2rsc_cmd_fifo_empty;
  input [27:0]D;

  wire [27:0]D;
  wire [26:0]Q;
  wire \USE_SINGLE_REG.sig_push_regfifo ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_aclk;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_init_done;
  wire sig_init_done_reg_0;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(s_axis_ftch_cmd_tvalid),
        .O(\USE_SINGLE_REG.sig_push_regfifo ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(1'b1),
        .Q(Q[0]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[2]),
        .Q(Q[1]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[3]),
        .Q(Q[2]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[4]),
        .Q(Q[3]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[5]),
        .Q(Q[4]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[6]),
        .Q(Q[5]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[7]),
        .Q(Q[6]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[8]),
        .Q(Q[7]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[9]),
        .Q(Q[8]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[10]),
        .Q(Q[9]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[11]),
        .Q(Q[10]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[12]),
        .Q(Q[11]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[13]),
        .Q(Q[12]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[0]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4] ),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[14]),
        .Q(Q[13]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[15]),
        .Q(Q[14]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[16]),
        .Q(Q[15]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[17]),
        .Q(Q[16]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[18]),
        .Q(Q[17]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[19]),
        .Q(Q[18]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[20]),
        .Q(Q[19]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[21]),
        .Q(Q[20]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[22]),
        .Q(Q[21]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[23]),
        .Q(Q[22]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[1]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5] ),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[24]),
        .Q(Q[23]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[25]),
        .Q(Q[24]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[26]),
        .Q(Q[25]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(\USE_SINGLE_REG.sig_push_regfifo ),
        .D(D[27]),
        .Q(Q[26]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4444444)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(s_axis_ftch_cmd_tvalid),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_addr2rsc_cmd_fifo_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_cmd_reg_empty),
        .I5(sig_init_done),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00F08080F0F08080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1 
       (.I0(s_axis_ftch_cmd_tvalid),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(sig_cmd_reg_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_addr2rsc_cmd_fifo_empty),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_is_zero_reg_i_1__0
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5] ),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4] ),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0
   (sig_init_done_2,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ,
    m_axi_aclk,
    sig_init_done_reg_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ,
    sig_wsc2stat_status_valid,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    m_axis_updt_sts_tready,
    updt_done_reg,
    E,
    D);
  output sig_init_done_2;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ;
  input m_axi_aclk;
  input sig_init_done_reg_0;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ;
  input sig_wsc2stat_status_valid;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input m_axis_updt_sts_tready;
  input updt_done_reg;
  input [0:0]E;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_aclk;
  wire [7:4]m_axis_updt_sts_tdata;
  wire m_axis_updt_sts_tready;
  wire m_axis_updt_sts_tvalid;
  wire sig_init_done_2;
  wire sig_init_done_reg_0;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_wsc2stat_status_valid),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(m_axis_updt_sts_tdata[4]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(m_axis_updt_sts_tdata[5]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(m_axis_updt_sts_tdata[6]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(m_axis_updt_sts_tdata[7]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_wsc2stat_status_valid),
        .I2(m_axis_updt_sts_tvalid),
        .I3(m_axis_updt_sts_tready),
        .I4(sig_init_done_2),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h00F08080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_wsc2stat_status_valid),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I3(m_axis_updt_sts_tready),
        .I4(m_axis_updt_sts_tvalid),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ),
        .Q(m_axis_updt_sts_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    updt_decerr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[5]),
        .O(updt_decerr_i));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    updt_done_i_1
       (.I0(m_axis_updt_sts_tdata[5]),
        .I1(m_axis_updt_sts_tdata[7]),
        .I2(m_axis_updt_sts_tdata[4]),
        .I3(m_axis_updt_sts_tdata[6]),
        .I4(m_axis_updt_sts_tvalid),
        .I5(updt_done_reg),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    updt_interr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[4]),
        .O(updt_interr_i));
  LUT2 #(
    .INIT(4'h8)) 
    updt_slverr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[6]),
        .O(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0_2
   (sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_init_done_reg_0,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ,
    sig_rsc2stat_status_valid,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ,
    m_axis_updt_sts_tready,
    sig_rsc2stat_status,
    sig_rsc2stat_status_0);
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  input sig_init_done_reg_0;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ;
  input sig_rsc2stat_status_valid;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  input m_axis_updt_sts_tready;
  input [0:0]sig_rsc2stat_status;
  input [1:0]sig_rsc2stat_status_0;

  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire [7:5]m_axis_ftch_sts_tdata;
  wire m_axis_ftch_sts_tvalid;
  wire m_axis_updt_sts_tready;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire [0:0]sig_rsc2stat_status;
  wire [1:0]sig_rsc2stat_status_0;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 
       (.I0(sig_rsc2stat_status_0[0]),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(m_axis_ftch_sts_tdata[5]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(sig_rsc2stat_status_0[1]),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(m_axis_ftch_sts_tdata[6]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(sig_rsc2stat_status),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(m_axis_ftch_sts_tdata[7]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[5]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[6]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[7]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(sig_stat2rsc_status_ready),
        .I1(sig_rsc2stat_status_valid),
        .I2(m_axis_ftch_sts_tvalid),
        .I3(m_axis_updt_sts_tready),
        .I4(sig_init_done_0),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ),
        .Q(sig_stat2rsc_status_ready),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h00F08080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2 
       (.I0(sig_stat2rsc_status_ready),
        .I1(sig_rsc2stat_status_valid),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ),
        .I3(m_axis_updt_sts_tready),
        .I4(m_axis_ftch_sts_tvalid),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ),
        .Q(m_axis_ftch_sts_tvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_decerr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[5]),
        .O(ftch_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_done_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[7]),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_slverr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[6]),
        .O(ftch_slverr_i));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    sig_rd_sts_decerr_reg_i_1__0
       (.I0(sig_stat2rsc_status_ready),
        .I1(sig_rsc2stat_status_valid),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized1
   (sig_init_done_3,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \m_axi_sg_bresp[1] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    Q,
    m_axi_sg_bready,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_aclk,
    sig_init_done_reg_0,
    out,
    D,
    sig_push_coelsc_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_sg_bvalid,
    m_axi_sg_bresp);
  output sig_init_done_3;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]\m_axi_sg_bresp[1] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [0:0]Q;
  output m_axi_sg_bready;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_aclk;
  input sig_init_done_reg_0;
  input [0:0]out;
  input [1:0]D;
  input sig_push_coelsc_reg;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_sg_bvalid;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire [0:0]\m_axi_sg_bresp[1] ;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done_3;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .\m_axi_sg_bresp[1] (\m_axi_sg_bresp[1] ),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_3),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done_4,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    out,
    sig_coelsc_interr_reg0,
    sig_push_coelsc_reg,
    sig_inhibit_rdy_n_reg_0,
    sig_push_to_wsc_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_data2wsc_cmd_cmplt_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_aclk,
    sig_init_done_reg_0,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_coelsc_reg_empty,
    Q,
    in);
  output FIFO_Full_reg;
  output sig_init_done_4;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  output [1:0]out;
  output sig_coelsc_interr_reg0;
  output sig_push_coelsc_reg;
  output sig_inhibit_rdy_n_reg_0;
  output sig_push_to_wsc_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_data2wsc_cmd_cmplt_reg;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_aclk;
  input sig_init_done_reg_0;
  input [2:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_coelsc_reg_empty;
  input [0:0]Q;
  input [2:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [1:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done_4;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_reg;
  wire sig_tlast_err_stop;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_reg(sig_push_to_wsc_reg),
        .sig_tlast_err_stop(sig_tlast_err_stop));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_4),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_4),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_cmdsts_if
   (m_axis_updt_sts_tready,
    ftch_done,
    ftch_decerr,
    ftch_slverr,
    s_axis_ftch_cmd_tvalid,
    D,
    ftch_error_reg_0,
    m_axis_ftch_sts_tready_reg_0,
    m_axi_aclk,
    SR,
    ftch_done_reg_0,
    ftch_decerr_i,
    ftch_slverr_i,
    s_axis_ftch_cmd_tvalid_reg_0,
    Q);
  output m_axis_updt_sts_tready;
  output ftch_done;
  output ftch_decerr;
  output ftch_slverr;
  output s_axis_ftch_cmd_tvalid;
  output [0:0]D;
  output ftch_error_reg_0;
  input m_axis_ftch_sts_tready_reg_0;
  input m_axi_aclk;
  input [0:0]SR;
  input ftch_done_reg_0;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input s_axis_ftch_cmd_tvalid_reg_0;
  input [1:0]Q;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_done_reg_0;
  wire ftch_error_i_1_n_0;
  wire ftch_error_reg_0;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire m_axis_ftch_sts_tready_reg_0;
  wire m_axis_updt_sts_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_ftch_cmd_tvalid_reg_0;

  LUT4 #(
    .INIT(16'hFFF4)) 
    \FSM_sequential_ftch_cs[1]_i_1 
       (.I0(ftch_done),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ftch_error_reg_0),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    ftch_decerr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_decerr_i),
        .Q(ftch_decerr),
        .R(SR));
  FDRE ftch_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_done_reg_0),
        .Q(ftch_done),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    ftch_error_i_1
       (.I0(ftch_decerr),
        .I1(ftch_slverr),
        .I2(ftch_error_reg_0),
        .O(ftch_error_i_1_n_0));
  FDRE ftch_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_error_i_1_n_0),
        .Q(ftch_error_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ftch_slverr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_slverr_i),
        .Q(ftch_slverr),
        .R(SR));
  FDRE m_axis_ftch_sts_tready_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(m_axis_ftch_sts_tready_reg_0),
        .Q(m_axis_updt_sts_tready),
        .R(1'b0));
  FDRE s_axis_ftch_cmd_tvalid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axis_ftch_cmd_tvalid_reg_0),
        .Q(s_axis_ftch_cmd_tvalid),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_mngr
   (m_axis_updt_sts_tready,
    sig_sg2sgcntlr_ftch_idle,
    ch1_use_crntdesc,
    s_axis_ftch_cmd_tvalid,
    E,
    ftch_error_reg,
    D,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ,
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ,
    sig_flush_sg_reg,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,
    \ftch_error_addr_reg[31] ,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ,
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ,
    sg_ftch_error0,
    SR,
    \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg ,
    m_axi_aclk,
    m_axis_ftch_sts_tready_reg,
    ftch_done_reg,
    ftch_decerr_i,
    ftch_slverr_i,
    S,
    queue_sinit0_out,
    sig_reg2sg_tailpntr_updated,
    ch1_nxtdesc_wren,
    ch1_ftch_queue_empty,
    ch1_ftch_pause,
    sig_sgcntlr2sg_desc_flush,
    \GEN_CH1_FETCH.ch1_active_i_reg ,
    Q,
    \ch1_sg_idle1_inferred__0/i__carry__0 ,
    \ftch_error_addr_reg[31]_0 ,
    dma_cyclic,
    m_axi_sg_rdata,
    m_axi_sg_rvalid,
    s_axis_ftch_cmd_tready,
    ftch_stale_desc,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 );
  output m_axis_updt_sts_tready;
  output sig_sg2sgcntlr_ftch_idle;
  output ch1_use_crntdesc;
  output s_axis_ftch_cmd_tvalid;
  output [0:0]E;
  output ftch_error_reg;
  output [27:0]D;
  output \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  output \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ;
  output sig_flush_sg_reg;
  output [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  output [25:0]\ftch_error_addr_reg[31] ;
  output \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  output \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  output sg_ftch_error0;
  input [0:0]SR;
  input \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg ;
  input m_axi_aclk;
  input m_axis_ftch_sts_tready_reg;
  input ftch_done_reg;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input [0:0]S;
  input queue_sinit0_out;
  input sig_reg2sg_tailpntr_updated;
  input ch1_nxtdesc_wren;
  input ch1_ftch_queue_empty;
  input ch1_ftch_pause;
  input sig_sgcntlr2sg_desc_flush;
  input \GEN_CH1_FETCH.ch1_active_i_reg ;
  input [2:0]Q;
  input [23:0]\ch1_sg_idle1_inferred__0/i__carry__0 ;
  input [25:0]\ftch_error_addr_reg[31]_0 ;
  input dma_cyclic;
  input [0:0]m_axi_sg_rdata;
  input m_axi_sg_rvalid;
  input s_axis_ftch_cmd_tready;
  input ftch_stale_desc;
  input [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;

  wire [27:0]D;
  wire [0:0]E;
  wire \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ;
  wire \GEN_CH1_FETCH.ch1_active_i_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg ;
  wire I_FTCH_PNTR_MNGR_n_2;
  wire I_FTCH_SG_n_63;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire [23:0]\ch1_sg_idle1_inferred__0/i__carry__0 ;
  wire ch1_use_crntdesc;
  wire dma_cyclic;
  wire [1:0]ftch_cs;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_done_reg;
  wire [25:0]\ftch_error_addr_reg[31] ;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire ftch_error_reg;
  wire [1:1]ftch_ns__0;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire ftch_stale_desc;
  wire m_axi_aclk;
  wire [0:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire m_axis_ftch_sts_tready_reg;
  wire m_axis_updt_sts_tready;
  wire queue_sinit0_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sg_ftch_error0;
  wire sig_flush_sg_reg;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_sgcntlr2sg_desc_flush;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_cmdsts_if I_FTCH_CMDSTS_IF
       (.D(ftch_ns__0),
        .Q(ftch_cs),
        .SR(SR),
        .ftch_decerr(ftch_decerr),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done(ftch_done),
        .ftch_done_reg_0(ftch_done_reg),
        .ftch_error_reg_0(ftch_error_reg),
        .ftch_slverr(ftch_slverr),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .m_axis_ftch_sts_tready_reg_0(m_axis_ftch_sts_tready_reg),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_ftch_cmd_tvalid_reg_0(I_FTCH_SG_n_63));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_pntr I_FTCH_PNTR_MNGR
       (.\GEN_CH1_FETCH.ch1_active_i_reg (\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ),
        .\GEN_CH1_FETCH.ch1_active_i_reg_0 (\GEN_CH1_FETCH.ch1_active_i_reg ),
        .\GEN_MM2S.queue_full_new_reg (I_FTCH_PNTR_MNGR_n_2),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ),
        .\GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg_0 (\GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg ),
        .\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0 (m_axis_ftch_sts_tready_reg),
        .S(S),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(ch1_sg_idle),
        .\ch1_sg_idle1_inferred__0/i__carry__0_0 (\ch1_sg_idle1_inferred__0/i__carry__0 ),
        .ch1_use_crntdesc(ch1_use_crntdesc),
        .m_axi_aclk(m_axi_aclk),
        .queue_sinit0_out(queue_sinit0_out),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_sm I_FTCH_SG
       (.D(ftch_ns__0),
        .E(E),
        .\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0 (\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ),
        .\GEN_CH1_FETCH.ch1_active_i_reg_0 (D[1]),
        .\GEN_CH1_FETCH.ch1_active_i_reg_1 ({D[27:2],D[0]}),
        .\GEN_CH1_FETCH.ch1_active_i_reg_2 (I_FTCH_PNTR_MNGR_n_2),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 (\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_idle_reg_0 (m_axis_ftch_sts_tready_reg),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 (\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 (\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg (Q),
        .Q(ftch_cs),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (I_FTCH_SG_n_63),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_sg_idle(ch1_sg_idle),
        .dma_cyclic(dma_cyclic),
        .ftch_decerr(ftch_decerr),
        .ftch_done(ftch_done),
        .\ftch_error_addr_reg[31]_0 (\ftch_error_addr_reg[31] ),
        .\ftch_error_addr_reg[31]_1 (ftch_error_reg),
        .\ftch_error_addr_reg[31]_2 (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ),
        .\ftch_error_addr_reg[31]_3 (\ftch_error_addr_reg[31]_0 ),
        .ftch_slverr(ftch_slverr),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sg_ftch_error0(sg_ftch_error0),
        .sig_flush_sg_reg(sig_flush_sg_reg),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_pntr
   (ch1_use_crntdesc,
    ch1_sg_idle,
    \GEN_MM2S.queue_full_new_reg ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ,
    SR,
    \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg_0 ,
    m_axi_aclk,
    S,
    queue_sinit0_out,
    sig_reg2sg_tailpntr_updated,
    ch1_nxtdesc_wren,
    ch1_ftch_pause,
    sig_sgcntlr2sg_desc_flush,
    \GEN_CH1_FETCH.ch1_active_i_reg ,
    \GEN_CH1_FETCH.ch1_active_i_reg_0 ,
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0 ,
    \ch1_sg_idle1_inferred__0/i__carry__0_0 ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 );
  output ch1_use_crntdesc;
  output ch1_sg_idle;
  output \GEN_MM2S.queue_full_new_reg ;
  output [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  input [0:0]SR;
  input \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg_0 ;
  input m_axi_aclk;
  input [0:0]S;
  input queue_sinit0_out;
  input sig_reg2sg_tailpntr_updated;
  input ch1_nxtdesc_wren;
  input ch1_ftch_pause;
  input sig_sgcntlr2sg_desc_flush;
  input \GEN_CH1_FETCH.ch1_active_i_reg ;
  input \GEN_CH1_FETCH.ch1_active_i_reg_0 ;
  input \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0 ;
  input [23:0]\ch1_sg_idle1_inferred__0/i__carry__0_0 ;
  input [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 ;

  wire \GEN_CH1_FETCH.ch1_active_i_reg ;
  wire \GEN_CH1_FETCH.ch1_active_i_reg_0 ;
  wire \GEN_MM2S.queue_full_new_reg ;
  wire \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 ;
  wire \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1_n_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0 ;
  wire [0:0]S;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire ch1_nxtdesc_wren;
  wire ch1_run_stop_d1;
  wire ch1_sg_idle;
  wire [23:0]\ch1_sg_idle1_inferred__0/i__carry__0_0 ;
  wire \ch1_sg_idle1_inferred__0/i__carry__0_n_0 ;
  wire \ch1_sg_idle1_inferred__0/i__carry__0_n_1 ;
  wire \ch1_sg_idle1_inferred__0/i__carry__0_n_2 ;
  wire \ch1_sg_idle1_inferred__0/i__carry__0_n_3 ;
  wire \ch1_sg_idle1_inferred__0/i__carry_n_0 ;
  wire \ch1_sg_idle1_inferred__0/i__carry_n_1 ;
  wire \ch1_sg_idle1_inferred__0/i__carry_n_2 ;
  wire \ch1_sg_idle1_inferred__0/i__carry_n_3 ;
  wire ch1_use_crntdesc;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5_n_0;
  wire m_axi_aclk;
  wire queue_sinit0_out;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_sgcntlr2sg_desc_flush;
  wire [3:0]\NLW_ch1_sg_idle1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_ch1_sg_idle1_inferred__0/i__carry__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \FSM_sequential_ftch_cs[0]_i_2 
       (.I0(ch1_ftch_pause),
        .I1(ch1_sg_idle),
        .I2(sig_sgcntlr2sg_desc_flush),
        .I3(\GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg_0 ),
        .I4(\GEN_CH1_FETCH.ch1_active_i_reg ),
        .I5(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .O(\GEN_MM2S.queue_full_new_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 
       (.I0(ch1_use_crntdesc),
        .I1(ch1_nxtdesc_wren),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [4]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [5]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [6]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [7]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [8]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [9]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [10]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [11]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [12]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [13]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [14]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [15]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [16]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [17]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [18]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [19]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [20]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [21]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [22]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [23]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [24]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [25]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [0]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [1]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [2]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1 [3]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg_0 ),
        .Q(ch1_run_stop_d1),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFBFBFBFBFBBBBBB)) 
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1 
       (.I0(queue_sinit0_out),
        .I1(\GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg_0 ),
        .I2(sig_reg2sg_tailpntr_updated),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__0_n_0 ),
        .I4(ch1_nxtdesc_wren),
        .I5(ch1_sg_idle),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1_n_0 ));
  FDRE \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1_n_0 ),
        .Q(ch1_sg_idle),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000F400)) 
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 
       (.I0(ch1_run_stop_d1),
        .I1(\GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg_0 ),
        .I2(ch1_use_crntdesc),
        .I3(\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0 ),
        .I4(ch1_nxtdesc_wren),
        .O(\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ),
        .Q(ch1_use_crntdesc),
        .R(1'b0));
  CARRY4 \ch1_sg_idle1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\ch1_sg_idle1_inferred__0/i__carry_n_0 ,\ch1_sg_idle1_inferred__0/i__carry_n_1 ,\ch1_sg_idle1_inferred__0/i__carry_n_2 ,\ch1_sg_idle1_inferred__0/i__carry_n_3 }),
        .CYINIT(i__carry_i_1_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch1_sg_idle1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,i__carry_i_5_n_0}));
  CARRY4 \ch1_sg_idle1_inferred__0/i__carry__0 
       (.CI(\ch1_sg_idle1_inferred__0/i__carry_n_0 ),
        .CO({\ch1_sg_idle1_inferred__0/i__carry__0_n_0 ,\ch1_sg_idle1_inferred__0/i__carry__0_n_1 ,\ch1_sg_idle1_inferred__0/i__carry__0_n_2 ,\ch1_sg_idle1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch1_sg_idle1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({S,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [21]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__0_0 [21]),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [23]),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__0_0 [23]),
        .I4(\ch1_sg_idle1_inferred__0/i__carry__0_0 [22]),
        .I5(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [22]),
        .O(i__carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [18]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__0_0 [18]),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [20]),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__0_0 [20]),
        .I4(\ch1_sg_idle1_inferred__0/i__carry__0_0 [19]),
        .I5(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [19]),
        .O(i__carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [15]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__0_0 [15]),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [16]),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__0_0 [16]),
        .I4(\ch1_sg_idle1_inferred__0/i__carry__0_0 [17]),
        .I5(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [17]),
        .O(i__carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [1]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__0_0 [1]),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [2]),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__0_0 [2]),
        .I4(\ch1_sg_idle1_inferred__0/i__carry__0_0 [0]),
        .I5(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [0]),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [13]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__0_0 [13]),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [14]),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__0_0 [14]),
        .I4(\ch1_sg_idle1_inferred__0/i__carry__0_0 [12]),
        .I5(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [12]),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [10]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__0_0 [10]),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [11]),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__0_0 [11]),
        .I4(\ch1_sg_idle1_inferred__0/i__carry__0_0 [9]),
        .I5(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [9]),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [7]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__0_0 [7]),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [8]),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__0_0 [8]),
        .I4(\ch1_sg_idle1_inferred__0/i__carry__0_0 [6]),
        .I5(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [6]),
        .O(i__carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_5
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [4]),
        .I1(\ch1_sg_idle1_inferred__0/i__carry__0_0 [4]),
        .I2(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [5]),
        .I3(\ch1_sg_idle1_inferred__0/i__carry__0_0 [5]),
        .I4(\ch1_sg_idle1_inferred__0/i__carry__0_0 [3]),
        .I5(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0 [3]),
        .O(i__carry_i_5_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_q_mngr
   (ch1_nxtdesc_wren,
    ch1_ftch_queue_empty,
    ch1_ftch_pause,
    ftch_stale_desc,
    D,
    \GEN_MM2S.queue_dout_new_reg[121] ,
    \counter_reg[7]_0 ,
    \curdesc_lsb_i_reg[31] ,
    SR,
    m_axi_aclk,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ,
    Q,
    sg_ftch_error,
    sg_updt_error,
    sig_sgcntl2s2mm_cmd_tvalid,
    s_axi_lite_wdata,
    m_axi_sg_rvalid,
    \GEN_MM2S.reg1_reg[0] ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,
    ch1_use_crntdesc,
    queue_sinit0_out,
    E,
    m_axi_sg_rdata,
    \CURRENT_BD_32.current_bd_reg[31] ,
    \CURRENT_BD_32.current_bd_reg[31]_0 ,
    SS);
  output ch1_nxtdesc_wren;
  output ch1_ftch_queue_empty;
  output ch1_ftch_pause;
  output ftch_stale_desc;
  output [25:0]D;
  output [115:0]\GEN_MM2S.queue_dout_new_reg[121] ;
  output [2:0]\counter_reg[7]_0 ;
  output [25:0]\curdesc_lsb_i_reg[31] ;
  input [0:0]SR;
  input m_axi_aclk;
  input \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ;
  input [25:0]Q;
  input sg_ftch_error;
  input sg_updt_error;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input [25:0]s_axi_lite_wdata;
  input m_axi_sg_rvalid;
  input [0:0]\GEN_MM2S.reg1_reg[0] ;
  input [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  input ch1_use_crntdesc;
  input queue_sinit0_out;
  input [0:0]E;
  input [31:0]m_axi_sg_rdata;
  input [0:0]\CURRENT_BD_32.current_bd_reg[31] ;
  input [25:0]\CURRENT_BD_32.current_bd_reg[31]_0 ;
  input [0:0]SS;

  wire [0:0]\CURRENT_BD_32.current_bd_reg[31] ;
  wire [25:0]\CURRENT_BD_32.current_bd_reg[31]_0 ;
  wire [25:0]D;
  wire [0:0]E;
  wire [115:0]\GEN_MM2S.queue_dout_new_reg[121] ;
  wire [0:0]\GEN_MM2S.reg1_reg[0] ;
  wire \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0 ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_use_crntdesc;
  wire [2:0]\counter_reg[7]_0 ;
  wire \counter_reg_n_0_[3] ;
  wire \counter_reg_n_0_[4] ;
  wire \counter_reg_n_0_[5] ;
  wire [25:0]\curdesc_lsb_i_reg[31] ;
  wire [63:0]data_concat;
  wire ftch_stale_desc;
  wire lsbnxtdesc_tready;
  wire m_axi_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire \nxtdesc_int_reg_n_0_[10] ;
  wire \nxtdesc_int_reg_n_0_[11] ;
  wire \nxtdesc_int_reg_n_0_[12] ;
  wire \nxtdesc_int_reg_n_0_[13] ;
  wire \nxtdesc_int_reg_n_0_[14] ;
  wire \nxtdesc_int_reg_n_0_[15] ;
  wire \nxtdesc_int_reg_n_0_[16] ;
  wire \nxtdesc_int_reg_n_0_[17] ;
  wire \nxtdesc_int_reg_n_0_[18] ;
  wire \nxtdesc_int_reg_n_0_[19] ;
  wire \nxtdesc_int_reg_n_0_[20] ;
  wire \nxtdesc_int_reg_n_0_[21] ;
  wire \nxtdesc_int_reg_n_0_[22] ;
  wire \nxtdesc_int_reg_n_0_[23] ;
  wire \nxtdesc_int_reg_n_0_[24] ;
  wire \nxtdesc_int_reg_n_0_[25] ;
  wire \nxtdesc_int_reg_n_0_[26] ;
  wire \nxtdesc_int_reg_n_0_[27] ;
  wire \nxtdesc_int_reg_n_0_[28] ;
  wire \nxtdesc_int_reg_n_0_[29] ;
  wire \nxtdesc_int_reg_n_0_[30] ;
  wire \nxtdesc_int_reg_n_0_[31] ;
  wire \nxtdesc_int_reg_n_0_[6] ;
  wire \nxtdesc_int_reg_n_0_[7] ;
  wire \nxtdesc_int_reg_n_0_[8] ;
  wire \nxtdesc_int_reg_n_0_[9] ;
  wire p_0_in;
  wire p_0_in5_in;
  wire queue_sinit0_out;
  wire [25:0]s_axi_lite_wdata;
  wire sg_ftch_error;
  wire sg_updt_error;
  wire sig_sgcntl2s2mm_cmd_tvalid;

  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[32] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[0]),
        .Q(data_concat[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[33] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[1]),
        .Q(data_concat[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[34] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[2]),
        .Q(data_concat[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[35] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[3]),
        .Q(data_concat[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[36] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[4]),
        .Q(data_concat[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[37] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[5]),
        .Q(data_concat[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[38] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[6]),
        .Q(data_concat[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[39] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[7]),
        .Q(data_concat[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[40] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[8]),
        .Q(data_concat[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[41] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[9]),
        .Q(data_concat[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[42] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[10]),
        .Q(data_concat[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[43] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[11]),
        .Q(data_concat[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[44] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[12]),
        .Q(data_concat[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[45] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[13]),
        .Q(data_concat[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[46] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[14]),
        .Q(data_concat[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[47] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[15]),
        .Q(data_concat[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[48] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[16]),
        .Q(data_concat[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[49] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[17]),
        .Q(data_concat[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[50] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[18]),
        .Q(data_concat[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[51] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[19]),
        .Q(data_concat[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[52] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[20]),
        .Q(data_concat[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[53] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[21]),
        .Q(data_concat[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[54] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[22]),
        .Q(data_concat[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[55] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[23]),
        .Q(data_concat[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[56] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[24]),
        .Q(data_concat[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[57] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[25]),
        .Q(data_concat[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[58] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[26]),
        .Q(data_concat[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[59] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[27]),
        .Q(data_concat[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[60] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[28]),
        .Q(data_concat[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[61] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[29]),
        .Q(data_concat[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[62] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[30]),
        .Q(data_concat[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[63] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[31]),
        .Q(data_concat[63]),
        .R(SR));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 
       (.I0(\counter_reg[7]_0 [1]),
        .I1(m_axi_sg_rvalid),
        .I2(\GEN_MM2S.reg1_reg[0] ),
        .O(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0 ));
  FDRE \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0 ),
        .Q(ch1_nxtdesc_wren),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [4]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[10] ),
        .O(\curdesc_lsb_i_reg[31] [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [5]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[11] ),
        .O(\curdesc_lsb_i_reg[31] [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [6]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[12] ),
        .O(\curdesc_lsb_i_reg[31] [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [7]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[13] ),
        .O(\curdesc_lsb_i_reg[31] [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [8]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[14] ),
        .O(\curdesc_lsb_i_reg[31] [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [9]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[15] ),
        .O(\curdesc_lsb_i_reg[31] [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [10]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[16] ),
        .O(\curdesc_lsb_i_reg[31] [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [11]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[17] ),
        .O(\curdesc_lsb_i_reg[31] [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [12]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[18] ),
        .O(\curdesc_lsb_i_reg[31] [12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [13]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[19] ),
        .O(\curdesc_lsb_i_reg[31] [13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [14]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[20] ),
        .O(\curdesc_lsb_i_reg[31] [14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [15]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[21] ),
        .O(\curdesc_lsb_i_reg[31] [15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [16]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[22] ),
        .O(\curdesc_lsb_i_reg[31] [16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [17]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[23] ),
        .O(\curdesc_lsb_i_reg[31] [17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [18]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[24] ),
        .O(\curdesc_lsb_i_reg[31] [18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [19]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[25] ),
        .O(\curdesc_lsb_i_reg[31] [19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [20]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[26] ),
        .O(\curdesc_lsb_i_reg[31] [20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [21]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[27] ),
        .O(\curdesc_lsb_i_reg[31] [21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [22]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[28] ),
        .O(\curdesc_lsb_i_reg[31] [22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [23]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[29] ),
        .O(\curdesc_lsb_i_reg[31] [23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [24]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[30] ),
        .O(\curdesc_lsb_i_reg[31] [24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_2 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [25]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[31] ),
        .O(\curdesc_lsb_i_reg[31] [25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [0]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[6] ),
        .O(\curdesc_lsb_i_reg[31] [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [1]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[7] ),
        .O(\curdesc_lsb_i_reg[31] [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [2]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[8] ),
        .O(\curdesc_lsb_i_reg[31] [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [3]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[9] ),
        .O(\curdesc_lsb_i_reg[31] [3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_queue \GEN_QUEUE.FTCH_QUEUE_I 
       (.\CURRENT_BD_32.current_bd_reg[31]_0 (\CURRENT_BD_32.current_bd_reg[31] ),
        .\CURRENT_BD_32.current_bd_reg[31]_1 (\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(D),
        .E(E),
        .\GEN_MM2S.queue_dout_new_reg[121]_0 (\GEN_MM2S.queue_dout_new_reg[121] ),
        .\GEN_MM2S.queue_full_new_reg_0 (p_0_in5_in),
        .\GEN_MM2S.reg1_reg[0]_0 (\GEN_MM2S.reg1_reg[0] ),
        .\GEN_MM2S.reg1_reg[63]_0 (data_concat),
        .Q(Q),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata[25:0]),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .queue_sinit0_out(queue_sinit0_out),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .sg_ftch_error(sg_ftch_error),
        .sg_updt_error(sg_updt_error),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid));
  FDRE \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ),
        .Q(ftch_stale_desc),
        .R(1'b0));
  FDSE \counter_reg[0] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(1'b0),
        .Q(\counter_reg[7]_0 [0]),
        .S(SS));
  FDRE \counter_reg[1] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg[7]_0 [0]),
        .Q(\counter_reg[7]_0 [1]),
        .R(SS));
  FDRE \counter_reg[2] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg[7]_0 [1]),
        .Q(p_0_in),
        .R(SS));
  FDRE \counter_reg[3] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(p_0_in),
        .Q(\counter_reg_n_0_[3] ),
        .R(SS));
  FDRE \counter_reg[4] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[3] ),
        .Q(\counter_reg_n_0_[4] ),
        .R(SS));
  FDRE \counter_reg[5] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[4] ),
        .Q(\counter_reg_n_0_[5] ),
        .R(SS));
  FDRE \counter_reg[6] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[5] ),
        .Q(p_0_in5_in),
        .R(SS));
  FDRE \counter_reg[7] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(p_0_in5_in),
        .Q(\counter_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[0] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[0]),
        .Q(data_concat[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[10] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[10]),
        .Q(data_concat[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[11] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[11]),
        .Q(data_concat[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[12] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[12]),
        .Q(data_concat[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[13] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[13]),
        .Q(data_concat[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[14] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[14]),
        .Q(data_concat[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[15] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[15]),
        .Q(data_concat[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[16] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[16]),
        .Q(data_concat[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[17] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[17]),
        .Q(data_concat[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[18] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[18]),
        .Q(data_concat[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[19] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[19]),
        .Q(data_concat[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[1] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[1]),
        .Q(data_concat[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[20] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[20]),
        .Q(data_concat[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[21] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[21]),
        .Q(data_concat[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[22] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[22]),
        .Q(data_concat[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[23] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[23]),
        .Q(data_concat[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[24] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[24]),
        .Q(data_concat[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[25] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[25]),
        .Q(data_concat[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[26] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[26]),
        .Q(data_concat[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[27] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[27]),
        .Q(data_concat[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[28] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[28]),
        .Q(data_concat[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[29] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[29]),
        .Q(data_concat[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[2] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[2]),
        .Q(data_concat[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[30] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[30]),
        .Q(data_concat[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[31] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[31]),
        .Q(data_concat[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[3] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[3]),
        .Q(data_concat[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[4] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[4]),
        .Q(data_concat[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[5] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[5]),
        .Q(data_concat[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[6] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[6]),
        .Q(data_concat[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[7] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[7]),
        .Q(data_concat[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[8] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[8]),
        .Q(data_concat[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[9] 
       (.C(m_axi_aclk),
        .CE(p_0_in),
        .D(m_axi_sg_rdata[9]),
        .Q(data_concat[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \nxtdesc_int[31]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(\counter_reg[7]_0 [0]),
        .O(lsbnxtdesc_tready));
  FDRE \nxtdesc_int_reg[10] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[10]),
        .Q(\nxtdesc_int_reg_n_0_[10] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[11] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[11]),
        .Q(\nxtdesc_int_reg_n_0_[11] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[12] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[12]),
        .Q(\nxtdesc_int_reg_n_0_[12] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[13] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[13]),
        .Q(\nxtdesc_int_reg_n_0_[13] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[14] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[14]),
        .Q(\nxtdesc_int_reg_n_0_[14] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[15] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[15]),
        .Q(\nxtdesc_int_reg_n_0_[15] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[16] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[16]),
        .Q(\nxtdesc_int_reg_n_0_[16] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[17] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[17]),
        .Q(\nxtdesc_int_reg_n_0_[17] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[18] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[18]),
        .Q(\nxtdesc_int_reg_n_0_[18] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[19] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[19]),
        .Q(\nxtdesc_int_reg_n_0_[19] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[20] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[20]),
        .Q(\nxtdesc_int_reg_n_0_[20] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[21] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[21]),
        .Q(\nxtdesc_int_reg_n_0_[21] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[22] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[22]),
        .Q(\nxtdesc_int_reg_n_0_[22] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[23] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[23]),
        .Q(\nxtdesc_int_reg_n_0_[23] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[24] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[24]),
        .Q(\nxtdesc_int_reg_n_0_[24] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[25] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[25]),
        .Q(\nxtdesc_int_reg_n_0_[25] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[26] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[26]),
        .Q(\nxtdesc_int_reg_n_0_[26] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[27] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[27]),
        .Q(\nxtdesc_int_reg_n_0_[27] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[28] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[28]),
        .Q(\nxtdesc_int_reg_n_0_[28] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[29] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[29]),
        .Q(\nxtdesc_int_reg_n_0_[29] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[30] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[30]),
        .Q(\nxtdesc_int_reg_n_0_[30] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[31] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[31]),
        .Q(\nxtdesc_int_reg_n_0_[31] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[6] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[6]),
        .Q(\nxtdesc_int_reg_n_0_[6] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[7] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[7]),
        .Q(\nxtdesc_int_reg_n_0_[7] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[8] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[8]),
        .Q(\nxtdesc_int_reg_n_0_[8] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[9] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[9]),
        .Q(\nxtdesc_int_reg_n_0_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_queue
   (ch1_ftch_queue_empty,
    ch1_ftch_pause,
    D,
    \GEN_MM2S.queue_dout_new_reg[121]_0 ,
    m_axi_aclk,
    Q,
    sg_ftch_error,
    sg_updt_error,
    sig_sgcntl2s2mm_cmd_tvalid,
    s_axi_lite_wdata,
    m_axi_sg_rvalid,
    \GEN_MM2S.reg1_reg[0]_0 ,
    \GEN_MM2S.queue_full_new_reg_0 ,
    queue_sinit0_out,
    E,
    SR,
    \CURRENT_BD_32.current_bd_reg[31]_0 ,
    \CURRENT_BD_32.current_bd_reg[31]_1 ,
    m_axi_sg_rdata,
    \GEN_MM2S.reg1_reg[63]_0 );
  output ch1_ftch_queue_empty;
  output ch1_ftch_pause;
  output [25:0]D;
  output [115:0]\GEN_MM2S.queue_dout_new_reg[121]_0 ;
  input m_axi_aclk;
  input [25:0]Q;
  input sg_ftch_error;
  input sg_updt_error;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input [25:0]s_axi_lite_wdata;
  input m_axi_sg_rvalid;
  input [0:0]\GEN_MM2S.reg1_reg[0]_0 ;
  input [0:0]\GEN_MM2S.queue_full_new_reg_0 ;
  input queue_sinit0_out;
  input [0:0]E;
  input [0:0]SR;
  input [0:0]\CURRENT_BD_32.current_bd_reg[31]_0 ;
  input [25:0]\CURRENT_BD_32.current_bd_reg[31]_1 ;
  input [25:0]m_axi_sg_rdata;
  input [63:0]\GEN_MM2S.reg1_reg[63]_0 ;

  wire [0:0]\CURRENT_BD_32.current_bd_reg[31]_0 ;
  wire [25:0]\CURRENT_BD_32.current_bd_reg[31]_1 ;
  wire [25:0]D;
  wire [0:0]E;
  wire [115:0]\GEN_MM2S.queue_dout_new_reg[121]_0 ;
  wire \GEN_MM2S.queue_empty_new_i_1_n_0 ;
  wire \GEN_MM2S.queue_full_new_i_1_n_0 ;
  wire [0:0]\GEN_MM2S.queue_full_new_reg_0 ;
  wire [0:0]\GEN_MM2S.reg1_reg[0]_0 ;
  wire [63:0]\GEN_MM2S.reg1_reg[63]_0 ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire [31:6]current_bd;
  wire m_axi_aclk;
  wire [25:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire queue_sinit0_out;
  wire queue_wren_new;
  wire [121:0]reg1;
  wire [25:0]s_axi_lite_wdata;
  wire sg_ftch_error;
  wire sg_updt_error;
  wire sig_sgcntl2s2mm_cmd_tvalid;

  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[10] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [4]),
        .Q(current_bd[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[11] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [5]),
        .Q(current_bd[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[12] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [6]),
        .Q(current_bd[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[13] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [7]),
        .Q(current_bd[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[14] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [8]),
        .Q(current_bd[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[15] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [9]),
        .Q(current_bd[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[16] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [10]),
        .Q(current_bd[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[17] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [11]),
        .Q(current_bd[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[18] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [12]),
        .Q(current_bd[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[19] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [13]),
        .Q(current_bd[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[20] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [14]),
        .Q(current_bd[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[21] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [15]),
        .Q(current_bd[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[22] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [16]),
        .Q(current_bd[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[23] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [17]),
        .Q(current_bd[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[24] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [18]),
        .Q(current_bd[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[25] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [19]),
        .Q(current_bd[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[26] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [20]),
        .Q(current_bd[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[27] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [21]),
        .Q(current_bd[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[28] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [22]),
        .Q(current_bd[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[29] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [23]),
        .Q(current_bd[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[30] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [24]),
        .Q(current_bd[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[31] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [25]),
        .Q(current_bd[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[6] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [0]),
        .Q(current_bd[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[7] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [1]),
        .Q(current_bd[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[8] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [2]),
        .Q(current_bd[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[9] 
       (.C(m_axi_aclk),
        .CE(\CURRENT_BD_32.current_bd_reg[31]_0 ),
        .D(\CURRENT_BD_32.current_bd_reg[31]_1 [3]),
        .Q(current_bd[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[0]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [0]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[100] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[100]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [94]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[101] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[101]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [95]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[102] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[102]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [96]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[103] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[103]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [97]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[104] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[104]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [98]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[105] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[105]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [99]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[106] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[106]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [100]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[107] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[107]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [101]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[108] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[108]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [102]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[109] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[109]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [103]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[10]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [10]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[110] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[110]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [104]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[111] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[111]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [105]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[112] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[112]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [106]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[113] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[113]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [107]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[114] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[114]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [108]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[115] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[115]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [109]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[116] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[116]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [110]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[117] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[117]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [111]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[118] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[118]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [112]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[119] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[119]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [113]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[11]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [11]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[120] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[120]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [114]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[121] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[121]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [115]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[12]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [12]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[13]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [13]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[14]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [14]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[15]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [15]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[16]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [16]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[17]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [17]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[18]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [18]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[19]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [19]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[1]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [1]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[20]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [20]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[21]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [21]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[22]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [22]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[23]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [23]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[24]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [24]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[25]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [25]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[26]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [26]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[27]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [27]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[28]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [28]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[29]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [29]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[2]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [2]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[30]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [30]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[31]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [31]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[32] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[32]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [32]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[33] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[33]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [33]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[34] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[34]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [34]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[35] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[35]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [35]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[36] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[36]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [36]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[37] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[37]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [37]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[38] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[38]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [38]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[39] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[39]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [39]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[3]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [3]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[40] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[40]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [40]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[41] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[41]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [41]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[42] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[42]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [42]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[43] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[43]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [43]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[44] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[44]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [44]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[45] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[45]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [45]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[46] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[46]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [46]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[47] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[47]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [47]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[48] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[48]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [48]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[49] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[49]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [49]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[4]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [4]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[50] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[50]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [50]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[51] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[51]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [51]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[52] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[52]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [52]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[53] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[53]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [53]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[54] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[54]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [54]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[55] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[55]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [55]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[56] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[56]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [56]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[57] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[57]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [57]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[58] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[58]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [58]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[59] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[59]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [59]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[5]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [5]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[60] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[60]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [60]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[61] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[61]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [61]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[62] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[62]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [62]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[63] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[63]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [63]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[64] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[64]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [64]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[65] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[65]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [65]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[66] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[66]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [66]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[67] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[67]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [67]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[68] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[68]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [68]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[69] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[69]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [69]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[6]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [6]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[70] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[70]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [70]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[71] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[71]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [71]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[72] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[72]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [72]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[73] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[73]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [73]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[74] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[74]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [74]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[75] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[75]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [75]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[76] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[76]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [76]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[77] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[77]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [77]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[78] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[78]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [78]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[79] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[79]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [79]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[7]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [7]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[80] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[80]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [80]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[81] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[81]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [81]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[82] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[82]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [82]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[83] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[83]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [83]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[84] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[84]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [84]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[85] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[85]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [85]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[86] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[86]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [86]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[87] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[87]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [87]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[88] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[88]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [88]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[89] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[89]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [89]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[8]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [8]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[96] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[96]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [90]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[97] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[97]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [91]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[98] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[98]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [92]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[99] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[99]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [93]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[9]),
        .Q(\GEN_MM2S.queue_dout_new_reg[121]_0 [9]),
        .R(queue_sinit0_out));
  LUT4 #(
    .INIT(16'hFFF2)) 
    \GEN_MM2S.queue_empty_new_i_1 
       (.I0(ch1_ftch_queue_empty),
        .I1(queue_wren_new),
        .I2(queue_sinit0_out),
        .I3(E),
        .O(\GEN_MM2S.queue_empty_new_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_empty_new_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S.queue_empty_new_i_1_n_0 ),
        .Q(ch1_ftch_queue_empty),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000EAAA)) 
    \GEN_MM2S.queue_full_new_i_1 
       (.I0(ch1_ftch_pause),
        .I1(m_axi_sg_rvalid),
        .I2(\GEN_MM2S.reg1_reg[0]_0 ),
        .I3(\GEN_MM2S.queue_full_new_reg_0 ),
        .I4(queue_sinit0_out),
        .I5(E),
        .O(\GEN_MM2S.queue_full_new_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_full_new_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S.queue_full_new_i_1_n_0 ),
        .Q(ch1_ftch_pause),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \GEN_MM2S.reg1[121]_i_2 
       (.I0(m_axi_sg_rvalid),
        .I1(\GEN_MM2S.reg1_reg[0]_0 ),
        .I2(\GEN_MM2S.queue_full_new_reg_0 ),
        .I3(ch1_ftch_pause),
        .O(queue_wren_new));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[0] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [0]),
        .Q(reg1[0]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[100] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[10]),
        .Q(reg1[100]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[101] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[11]),
        .Q(reg1[101]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[102] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[12]),
        .Q(reg1[102]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[103] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[13]),
        .Q(reg1[103]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[104] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[14]),
        .Q(reg1[104]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[105] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[15]),
        .Q(reg1[105]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[106] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[16]),
        .Q(reg1[106]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[107] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[17]),
        .Q(reg1[107]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[108] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[18]),
        .Q(reg1[108]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[109] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[19]),
        .Q(reg1[109]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[10] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [10]),
        .Q(reg1[10]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[110] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[20]),
        .Q(reg1[110]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[111] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[21]),
        .Q(reg1[111]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[112] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[22]),
        .Q(reg1[112]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[113] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[23]),
        .Q(reg1[113]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[114] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[24]),
        .Q(reg1[114]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[115] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[25]),
        .Q(reg1[115]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[116] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[26]),
        .Q(reg1[116]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[117] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[27]),
        .Q(reg1[117]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[118] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[28]),
        .Q(reg1[118]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[119] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[29]),
        .Q(reg1[119]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[11] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [11]),
        .Q(reg1[11]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[120] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[30]),
        .Q(reg1[120]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[121] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[31]),
        .Q(reg1[121]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[12] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [12]),
        .Q(reg1[12]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[13] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [13]),
        .Q(reg1[13]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[14] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [14]),
        .Q(reg1[14]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[15] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [15]),
        .Q(reg1[15]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[16] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [16]),
        .Q(reg1[16]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[17] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [17]),
        .Q(reg1[17]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[18] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [18]),
        .Q(reg1[18]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[19] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [19]),
        .Q(reg1[19]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[1] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [1]),
        .Q(reg1[1]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[20] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [20]),
        .Q(reg1[20]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[21] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [21]),
        .Q(reg1[21]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[22] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [22]),
        .Q(reg1[22]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[23] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [23]),
        .Q(reg1[23]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[24] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [24]),
        .Q(reg1[24]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[25] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [25]),
        .Q(reg1[25]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[26] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [26]),
        .Q(reg1[26]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[27] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [27]),
        .Q(reg1[27]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[28] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [28]),
        .Q(reg1[28]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[29] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [29]),
        .Q(reg1[29]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[2] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [2]),
        .Q(reg1[2]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[30] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [30]),
        .Q(reg1[30]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[31] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [31]),
        .Q(reg1[31]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[32] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [32]),
        .Q(reg1[32]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[33] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [33]),
        .Q(reg1[33]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[34] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [34]),
        .Q(reg1[34]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[35] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [35]),
        .Q(reg1[35]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[36] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [36]),
        .Q(reg1[36]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[37] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [37]),
        .Q(reg1[37]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[38] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [38]),
        .Q(reg1[38]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[39] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [39]),
        .Q(reg1[39]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[3] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [3]),
        .Q(reg1[3]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[40] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [40]),
        .Q(reg1[40]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[41] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [41]),
        .Q(reg1[41]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[42] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [42]),
        .Q(reg1[42]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[43] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [43]),
        .Q(reg1[43]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[44] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [44]),
        .Q(reg1[44]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[45] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [45]),
        .Q(reg1[45]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[46] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [46]),
        .Q(reg1[46]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[47] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [47]),
        .Q(reg1[47]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[48] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [48]),
        .Q(reg1[48]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[49] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [49]),
        .Q(reg1[49]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[4] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [4]),
        .Q(reg1[4]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[50] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [50]),
        .Q(reg1[50]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[51] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [51]),
        .Q(reg1[51]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[52] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [52]),
        .Q(reg1[52]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[53] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [53]),
        .Q(reg1[53]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[54] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [54]),
        .Q(reg1[54]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[55] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [55]),
        .Q(reg1[55]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[56] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [56]),
        .Q(reg1[56]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[57] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [57]),
        .Q(reg1[57]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[58] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [58]),
        .Q(reg1[58]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[59] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [59]),
        .Q(reg1[59]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[5] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [5]),
        .Q(reg1[5]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[60] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [60]),
        .Q(reg1[60]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[61] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [61]),
        .Q(reg1[61]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[62] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [62]),
        .Q(reg1[62]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[63] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [63]),
        .Q(reg1[63]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[64] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[0]),
        .Q(reg1[64]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[65] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[1]),
        .Q(reg1[65]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[66] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[2]),
        .Q(reg1[66]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[67] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[3]),
        .Q(reg1[67]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[68] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[4]),
        .Q(reg1[68]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[69] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[5]),
        .Q(reg1[69]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[6] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [6]),
        .Q(reg1[6]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[70] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[6]),
        .Q(reg1[70]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[71] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[7]),
        .Q(reg1[71]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[72] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[8]),
        .Q(reg1[72]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[73] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[9]),
        .Q(reg1[73]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[74] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[10]),
        .Q(reg1[74]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[75] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[11]),
        .Q(reg1[75]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[76] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[12]),
        .Q(reg1[76]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[77] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[13]),
        .Q(reg1[77]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[78] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[14]),
        .Q(reg1[78]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[79] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[15]),
        .Q(reg1[79]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[7] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [7]),
        .Q(reg1[7]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[80] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[16]),
        .Q(reg1[80]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[81] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[17]),
        .Q(reg1[81]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[82] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[18]),
        .Q(reg1[82]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[83] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[19]),
        .Q(reg1[83]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[84] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[20]),
        .Q(reg1[84]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[85] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[21]),
        .Q(reg1[85]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[86] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[22]),
        .Q(reg1[86]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[87] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[23]),
        .Q(reg1[87]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[88] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[24]),
        .Q(reg1[88]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[89] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[25]),
        .Q(reg1[89]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[8] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [8]),
        .Q(reg1[8]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[96] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[6]),
        .Q(reg1[96]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[97] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[7]),
        .Q(reg1[97]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[98] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[8]),
        .Q(reg1[98]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[99] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[9]),
        .Q(reg1[99]),
        .R(queue_sinit0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[9] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[63]_0 [9]),
        .Q(reg1[9]),
        .R(queue_sinit0_out));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[10]_i_1 
       (.I0(Q[4]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [94]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[11]_i_1 
       (.I0(Q[5]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [95]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[12]_i_1 
       (.I0(Q[6]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [96]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[13]_i_1 
       (.I0(Q[7]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [97]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[14]_i_1 
       (.I0(Q[8]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [98]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[15]_i_1 
       (.I0(Q[9]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [99]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[16]_i_1 
       (.I0(Q[10]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [100]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[17]_i_1 
       (.I0(Q[11]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [101]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[18]_i_1 
       (.I0(Q[12]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [102]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[19]_i_1 
       (.I0(Q[13]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [103]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[20]_i_1 
       (.I0(Q[14]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [104]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[21]_i_1 
       (.I0(Q[15]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [105]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[22]_i_1 
       (.I0(Q[16]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [106]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[23]_i_1 
       (.I0(Q[17]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [107]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[24]_i_1 
       (.I0(Q[18]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [108]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[25]_i_1 
       (.I0(Q[19]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [109]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[26]_i_1 
       (.I0(Q[20]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [110]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[27]_i_1 
       (.I0(Q[21]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [111]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[28]_i_1 
       (.I0(Q[22]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [112]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[29]_i_1 
       (.I0(Q[23]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [113]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[30]_i_1 
       (.I0(Q[24]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [114]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[31]_i_3 
       (.I0(Q[25]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [115]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[6]_i_1 
       (.I0(Q[0]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [90]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[7]_i_1 
       (.I0(Q[1]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [91]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[8]_i_1 
       (.I0(Q[2]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [92]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[9]_i_1 
       (.I0(Q[3]),
        .I1(sg_ftch_error),
        .I2(sg_updt_error),
        .I3(\GEN_MM2S.queue_dout_new_reg[121]_0 [93]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[3]),
        .O(D[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_sm
   (sig_sg2sgcntlr_ftch_idle,
    E,
    Q,
    \GEN_CH1_FETCH.ch1_active_i_reg_0 ,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ,
    \GEN_CH1_FETCH.ch1_active_i_reg_1 ,
    sig_flush_sg_reg,
    \ftch_error_addr_reg[31]_0 ,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ,
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ,
    sg_ftch_error0,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0 ,
    m_axi_aclk,
    \ftch_error_addr_reg[31]_1 ,
    \GEN_CH1_FETCH.ch1_ftch_idle_reg_0 ,
    ch1_sg_idle,
    ch1_ftch_queue_empty,
    \GEN_CH1_FETCH.ch1_active_i_reg_2 ,
    D,
    ftch_done,
    sig_sgcntlr2sg_desc_flush,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ,
    \ftch_error_addr_reg[31]_2 ,
    \ftch_error_addr_reg[31]_3 ,
    dma_cyclic,
    m_axi_sg_rdata,
    m_axi_sg_rvalid,
    s_axis_ftch_cmd_tready,
    s_axis_ftch_cmd_tvalid,
    SR,
    ftch_stale_desc,
    ftch_slverr,
    ftch_decerr);
  output sig_sg2sgcntlr_ftch_idle;
  output [0:0]E;
  output [1:0]Q;
  output \GEN_CH1_FETCH.ch1_active_i_reg_0 ;
  output \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ;
  output [26:0]\GEN_CH1_FETCH.ch1_active_i_reg_1 ;
  output sig_flush_sg_reg;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  output \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ;
  output \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ;
  output sg_ftch_error0;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0 ;
  input m_axi_aclk;
  input \ftch_error_addr_reg[31]_1 ;
  input \GEN_CH1_FETCH.ch1_ftch_idle_reg_0 ;
  input ch1_sg_idle;
  input ch1_ftch_queue_empty;
  input \GEN_CH1_FETCH.ch1_active_i_reg_2 ;
  input [0:0]D;
  input ftch_done;
  input sig_sgcntlr2sg_desc_flush;
  input [2:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  input [25:0]\ftch_error_addr_reg[31]_2 ;
  input [25:0]\ftch_error_addr_reg[31]_3 ;
  input dma_cyclic;
  input [0:0]m_axi_sg_rdata;
  input m_axi_sg_rvalid;
  input s_axis_ftch_cmd_tready;
  input s_axis_ftch_cmd_tvalid;
  input [0:0]SR;
  input ftch_stale_desc;
  input ftch_slverr;
  input ftch_decerr;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ;
  wire \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_active_i_reg_0 ;
  wire [26:0]\GEN_CH1_FETCH.ch1_active_i_reg_1 ;
  wire \GEN_CH1_FETCH.ch1_active_i_reg_2 ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_i_2_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0 ;
  wire [2:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire ch1_ftch_queue_empty;
  wire ch1_sg_idle;
  wire dma_cyclic;
  wire ftch_decerr;
  wire ftch_done;
  wire \ftch_error_addr[31]_i_1__0_n_0 ;
  wire [31:6]ftch_error_addr_1;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire \ftch_error_addr_reg[31]_1 ;
  wire [25:0]\ftch_error_addr_reg[31]_2 ;
  wire [25:0]\ftch_error_addr_reg[31]_3 ;
  wire [0:0]ftch_ns__0;
  wire ftch_slverr;
  wire ftch_stale_desc;
  wire m_axi_aclk;
  wire [0:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sg_ftch_error0;
  wire sig_flush_sg_reg;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_sgcntlr2sg_desc_flush;

  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \CURRENT_BD_32.current_bd[31]_i_1 
       (.I0(Q[0]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(Q[1]),
        .I3(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFEF5FAF5FAF0FAF0)) 
    \FSM_sequential_ftch_cs[0]_i_1 
       (.I0(Q[0]),
        .I1(ftch_done),
        .I2(\ftch_error_addr_reg[31]_1 ),
        .I3(Q[1]),
        .I4(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I5(\GEN_CH1_FETCH.ch1_active_i_reg_2 ),
        .O(ftch_ns__0));
  (* FSM_ENCODED_STATES = "fetch_error:11,fetch_status:10,idle:00,fetch_descriptor:01" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_ftch_cs_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_ns__0),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "fetch_error:11,fetch_status:10,idle:00,fetch_descriptor:01" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_ftch_cs_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(ftch_stale_desc),
        .I2(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0 ),
        .O(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ),
        .Q(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \GEN_CH1_FETCH.ch1_active_i_i_1 
       (.I0(\ftch_error_addr_reg[31]_1 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\GEN_CH1_FETCH.ch1_active_i_reg_2 ),
        .I4(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.ch1_active_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ),
        .Q(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 
       (.I0(ftch_decerr),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ),
        .Q(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF5D5)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_ftch_idle_reg_0 ),
        .I1(\GEN_CH1_FETCH.ch1_ftch_idle_i_2_n_0 ),
        .I2(ch1_sg_idle),
        .I3(sig_sg2sgcntlr_ftch_idle),
        .I4(\ftch_error_addr_reg[31]_1 ),
        .I5(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA000000AA2202AA)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_2 
       (.I0(ch1_ftch_queue_empty),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I2(\ftch_error_addr_reg[31]_1 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\GEN_CH1_FETCH.ch1_active_i_reg_2 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_idle_i_2_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_idle_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ),
        .Q(sig_sg2sgcntlr_ftch_idle),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 
       (.I0(\ftch_error_addr_reg[31]_1 ),
        .I1(ftch_done),
        .I2(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ),
        .Q(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 
       (.I0(ftch_slverr),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ),
        .Q(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0B030B030B030B00)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 
       (.I0(sig_sgcntlr2sg_desc_flush),
        .I1(\ftch_error_addr[31]_i_1__0_n_0 ),
        .I2(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0 ),
        .I3(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I4(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg [0]),
        .I5(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg [1]),
        .O(sig_flush_sg_reg));
  LUT6 #(
    .INIT(64'h8FFFFFFFFFFFFFFF)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2 
       (.I0(dma_cyclic),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I2(m_axi_sg_rdata),
        .I3(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg [2]),
        .I4(\GEN_CH1_FETCH.ch1_ftch_idle_reg_0 ),
        .I5(m_axi_sg_rvalid),
        .O(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[10]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [4]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [5]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[10]_i_1__0 
       (.I0(ftch_error_addr_1[10]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [4]),
        .O(\ftch_error_addr_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[11]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [5]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [6]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[11]_i_1__0 
       (.I0(ftch_error_addr_1[11]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [5]),
        .O(\ftch_error_addr_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[12]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [6]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [7]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[12]_i_1__0 
       (.I0(ftch_error_addr_1[12]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [6]),
        .O(\ftch_error_addr_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[13]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [7]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [8]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[13]_i_1__0 
       (.I0(ftch_error_addr_1[13]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [7]),
        .O(\ftch_error_addr_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[14]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [8]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [9]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[14]_i_1__0 
       (.I0(ftch_error_addr_1[14]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [8]),
        .O(\ftch_error_addr_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[15]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [9]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [10]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[15]_i_1__0 
       (.I0(ftch_error_addr_1[15]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [9]),
        .O(\ftch_error_addr_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[16]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [10]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [11]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[16]_i_1__0 
       (.I0(ftch_error_addr_1[16]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [10]),
        .O(\ftch_error_addr_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[17]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [11]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [12]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[17]_i_1__0 
       (.I0(ftch_error_addr_1[17]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [11]),
        .O(\ftch_error_addr_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[18]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [12]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [13]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[18]_i_1__0 
       (.I0(ftch_error_addr_1[18]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [12]),
        .O(\ftch_error_addr_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[19]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [13]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [14]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[19]_i_1__0 
       (.I0(ftch_error_addr_1[19]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [13]),
        .O(\ftch_error_addr_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[20]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [14]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [15]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[20]_i_1__0 
       (.I0(ftch_error_addr_1[20]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [14]),
        .O(\ftch_error_addr_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[21]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [15]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [16]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[21]_i_1__0 
       (.I0(ftch_error_addr_1[21]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [15]),
        .O(\ftch_error_addr_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[22]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [16]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [17]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[22]_i_1__0 
       (.I0(ftch_error_addr_1[22]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [16]),
        .O(\ftch_error_addr_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[23]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [17]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [18]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[23]_i_1__0 
       (.I0(ftch_error_addr_1[23]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [17]),
        .O(\ftch_error_addr_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[24]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [18]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [19]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[24]_i_1__0 
       (.I0(ftch_error_addr_1[24]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [18]),
        .O(\ftch_error_addr_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[25]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [19]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [20]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[25]_i_1__0 
       (.I0(ftch_error_addr_1[25]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [19]),
        .O(\ftch_error_addr_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[26]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [20]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [21]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[26]_i_1__0 
       (.I0(ftch_error_addr_1[26]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [20]),
        .O(\ftch_error_addr_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[27]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [21]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [22]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[27]_i_1__0 
       (.I0(ftch_error_addr_1[27]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [21]),
        .O(\ftch_error_addr_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[28]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [22]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [23]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[28]_i_1__0 
       (.I0(ftch_error_addr_1[28]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [22]),
        .O(\ftch_error_addr_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[29]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [23]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [24]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[29]_i_1__0 
       (.I0(ftch_error_addr_1[29]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [23]),
        .O(\ftch_error_addr_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[30]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [24]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [25]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[30]_i_1__0 
       (.I0(ftch_error_addr_1[30]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [24]),
        .O(\ftch_error_addr_reg[31]_0 [24]));
  LUT3 #(
    .INIT(8'h10)) 
    \ftch_error_addr[31]_i_1__0 
       (.I0(Q[1]),
        .I1(\ftch_error_addr_reg[31]_1 ),
        .I2(Q[0]),
        .O(\ftch_error_addr[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[31]_i_2 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [25]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[31]_i_2__0 
       (.I0(ftch_error_addr_1[31]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [25]),
        .O(\ftch_error_addr_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[6]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [0]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [1]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[6]_i_1__0 
       (.I0(ftch_error_addr_1[6]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [0]),
        .O(\ftch_error_addr_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[7]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [1]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [2]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[7]_i_1__0 
       (.I0(ftch_error_addr_1[7]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [1]),
        .O(\ftch_error_addr_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[8]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [2]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [3]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[8]_i_1__0 
       (.I0(ftch_error_addr_1[8]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [2]),
        .O(\ftch_error_addr_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[9]_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(\ftch_error_addr_reg[31]_2 [3]),
        .O(\GEN_CH1_FETCH.ch1_active_i_reg_1 [4]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \ftch_error_addr[9]_i_1__0 
       (.I0(ftch_error_addr_1[9]),
        .I1(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .I4(\ftch_error_addr_reg[31]_3 [3]),
        .O(\ftch_error_addr_reg[31]_0 [3]));
  FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [5]),
        .Q(ftch_error_addr_1[10]),
        .R(SR));
  FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [6]),
        .Q(ftch_error_addr_1[11]),
        .R(SR));
  FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [7]),
        .Q(ftch_error_addr_1[12]),
        .R(SR));
  FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [8]),
        .Q(ftch_error_addr_1[13]),
        .R(SR));
  FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [9]),
        .Q(ftch_error_addr_1[14]),
        .R(SR));
  FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [10]),
        .Q(ftch_error_addr_1[15]),
        .R(SR));
  FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [11]),
        .Q(ftch_error_addr_1[16]),
        .R(SR));
  FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [12]),
        .Q(ftch_error_addr_1[17]),
        .R(SR));
  FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [13]),
        .Q(ftch_error_addr_1[18]),
        .R(SR));
  FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [14]),
        .Q(ftch_error_addr_1[19]),
        .R(SR));
  FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [15]),
        .Q(ftch_error_addr_1[20]),
        .R(SR));
  FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [16]),
        .Q(ftch_error_addr_1[21]),
        .R(SR));
  FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [17]),
        .Q(ftch_error_addr_1[22]),
        .R(SR));
  FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [18]),
        .Q(ftch_error_addr_1[23]),
        .R(SR));
  FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [19]),
        .Q(ftch_error_addr_1[24]),
        .R(SR));
  FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [20]),
        .Q(ftch_error_addr_1[25]),
        .R(SR));
  FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [21]),
        .Q(ftch_error_addr_1[26]),
        .R(SR));
  FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [22]),
        .Q(ftch_error_addr_1[27]),
        .R(SR));
  FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [23]),
        .Q(ftch_error_addr_1[28]),
        .R(SR));
  FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [24]),
        .Q(ftch_error_addr_1[29]),
        .R(SR));
  FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [25]),
        .Q(ftch_error_addr_1[30]),
        .R(SR));
  FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [26]),
        .Q(ftch_error_addr_1[31]),
        .R(SR));
  FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [1]),
        .Q(ftch_error_addr_1[6]),
        .R(SR));
  FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [2]),
        .Q(ftch_error_addr_1[7]),
        .R(SR));
  FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [3]),
        .Q(ftch_error_addr_1[8]),
        .R(SR));
  FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_aclk),
        .CE(\ftch_error_addr[31]_i_1__0_n_0 ),
        .D(\GEN_CH1_FETCH.ch1_active_i_reg_1 [4]),
        .Q(ftch_error_addr_1[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h555D000C)) 
    s_axis_ftch_cmd_tvalid_i_1
       (.I0(s_axis_ftch_cmd_tready),
        .I1(Q[0]),
        .I2(\ftch_error_addr_reg[31]_1 ),
        .I3(Q[1]),
        .I4(s_axis_ftch_cmd_tvalid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_ftch_error_i_1
       (.I0(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ),
        .I1(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ),
        .I2(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .O(sg_ftch_error0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_intrpt
   (ch1_delay_cnt_en,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    cdma_tvect_out,
    Q,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ,
    m_axi_aclk,
    ch1_dly_fast_cnt0,
    sig_reg2sg_dmacr,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ,
    sig_reg2sg_irqthresh_wren,
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 ,
    sig_sg2sgcntlr_updt_ioc_irq_set,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_2 ,
    SR,
    E,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 );
  output ch1_delay_cnt_en;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  output [0:0]cdma_tvect_out;
  output [7:0]Q;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]_0 ;
  output [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  input m_axi_aclk;
  input ch1_dly_fast_cnt0;
  input [14:0]sig_reg2sg_dmacr;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ;
  input sig_reg2sg_irqthresh_wren;
  input \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 ;
  input sig_sg2sgcntlr_updt_ioc_irq_set;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_2 ;
  input [0:0]SR;
  input [0:0]E;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ;

  wire [0:0]E;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_3_n_0 ;
  wire [8:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_2 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]cdma_tvect_out;
  wire ch1_delay_cnt_en;
  wire ch1_dly_fast_cnt0;
  wire m_axi_aclk;
  wire [8:0]minusOp;
  wire [7:0]plusOp;
  wire [14:0]sig_reg2sg_dmacr;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;

  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [0]),
        .O(minusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [1]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [0]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [1]),
        .O(minusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [3]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [2]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [0]),
        .O(minusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [3]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [1]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [2]),
        .O(minusOp[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [5]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [4]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [2]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [1]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [0]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [3]),
        .O(minusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_3_n_0 ),
        .O(minusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_3_n_0 ),
        .O(minusOp[7]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1 
       (.I0(ch1_dly_fast_cnt0),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [8]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [6]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_3_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [7]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA9A)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [8]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [7]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_3_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [6]),
        .O(minusOp[8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [2]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [0]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(minusOp[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [0]),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [1]),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(minusOp[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [2]),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(minusOp[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [3]),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(minusOp[4]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [4]),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(minusOp[5]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [5]),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(minusOp[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [6]),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(minusOp[7]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [7]),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(minusOp[8]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [8]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [8]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_3_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [7]),
        .I4(ch1_dly_fast_cnt0),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [0]),
        .O(plusOp[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [1]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [3]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [2]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [1]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [4]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [6]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [0]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[4]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[5]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[7]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000000000001001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_2 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [3]),
        .I3(sig_reg2sg_dmacr[11]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ),
        .I5(ch1_dly_fast_cnt0),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [4]),
        .I2(sig_reg2sg_dmacr[12]),
        .I3(sig_reg2sg_dmacr[10]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [2]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h6F66FFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [0]),
        .I1(sig_reg2sg_dmacr[8]),
        .I2(sig_reg2sg_dmacr[14]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [7]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [1]),
        .I1(sig_reg2sg_dmacr[9]),
        .I2(sig_reg2sg_dmacr[13]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 [6]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000080)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 ),
        .I2(sig_sg2sgcntlr_updt_ioc_irq_set),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .I4(sig_reg2sg_irqthresh_wren),
        .O(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[7]),
        .I5(Q[3]),
        .O(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ),
        .Q(cdma_tvect_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF010101)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 
       (.I0(Q[0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .I2(sig_reg2sg_irqthresh_wren),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ),
        .I4(sig_reg2sg_dmacr[0]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888F88F)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ),
        .I1(sig_reg2sg_dmacr[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .I5(sig_reg2sg_irqthresh_wren),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 
       (.I0(sig_reg2sg_dmacr[2]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 
       (.I0(sig_reg2sg_dmacr[3]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 
       (.I0(sig_reg2sg_dmacr[4]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 
       (.I0(sig_reg2sg_dmacr[5]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ),
        .I2(Q[5]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 
       (.I0(sig_reg2sg_dmacr[6]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B88BB8B8B8B8)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 
       (.I0(sig_reg2sg_dmacr[7]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_reg2sg_irqthresh_wren),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0 ),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ),
        .Q(Q[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_mm2s_basic_wrap
   (m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_sg_arlen,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_araddr,
    m_axi_aclk,
    sig_rst2dm_resetn,
    sig_init_done_reg,
    sig_init_done_reg_0,
    m_axi_sg_arready,
    s_axis_ftch_cmd_tvalid,
    m_axis_updt_sts_tready,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    m_axi_sg_rresp,
    D);
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [0:0]m_axi_sg_arlen;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output [25:0]m_axi_sg_araddr;
  input m_axi_aclk;
  input sig_rst2dm_resetn;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input m_axi_sg_arready;
  input s_axis_ftch_cmd_tvalid;
  input m_axis_updt_sts_tready;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input [1:0]m_axi_sg_rresp;
  input [27:0]D;

  wire [27:0]D;
  wire I_CMD_STATUS_n_4;
  wire I_CMD_STATUS_n_5;
  wire I_MSTR_SCC_n_3;
  wire I_RESET_n_2;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axis_updt_sts_tready;
  wire [31:6]p_1_in;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_cmd2mstr_cmd_valid;
  wire [31:6]sig_cmd_addr_reg;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_burst;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rsc2data_ready;
  wire [7:7]sig_rsc2stat_status;
  wire [6:5]sig_rsc2stat_status_0;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2dm_resetn;
  wire sm_set_error;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl I_ADDR_CNTL
       (.Q(sig_cmd_addr_reg),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_addr_reg_empty_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_addr_valid_reg_reg_0(I_MSTR_SCC_n_3),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sm_set_error(sm_set_error));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status_1 I_CMD_STATUS
       (.D(D),
        .Q({p_1_in,sig_next_burst}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] (I_CMD_STATUS_n_5),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (I_CMD_STATUS_n_4),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg(sig_init_done_reg),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_0(sig_rsc2stat_status_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc I_MSTR_SCC
       (.Q({p_1_in,sig_next_burst}),
        .m_axi_aclk(m_axi_aclk),
        .sig_btt_is_zero_reg_reg_0(I_CMD_STATUS_n_5),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .\sig_cmd_addr_reg_reg[31]_0 (sig_cmd_addr_reg),
        .\sig_cmd_addr_reg_reg[6]_0 (I_RESET_n_2),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sm_set_error(sm_set_error),
        .sm_set_error_reg_0(I_MSTR_SCC_n_3),
        .sm_set_error_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rddata_cntl I_RD_DATA_CNTL
       (.m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_rready_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_slverr_reg_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_okay(sig_data2rsc_okay),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_0(sig_rsc2stat_status_0[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rd_status_cntl I_RD_STATUS_CNTLR
       (.m_axi_aclk(m_axi_aclk),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_okay(sig_data2rsc_okay),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_reg_empty_reg_0(I_CMD_STATUS_n_4),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_0(sig_rsc2stat_status_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_reset I_RESET
       (.m_axi_aclk(m_axi_aclk),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(I_RESET_n_2),
        .sig_rst2dm_resetn(sig_rst2dm_resetn));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rd_status_cntl
   (sig_rsc2stat_status_0,
    sig_rsc2stat_status,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_reg_empty_reg_0,
    sig_push_rd_sts_reg,
    sig_rd_sts_decerr_reg0,
    m_axi_aclk,
    sig_data2rsc_valid,
    sig_data2rsc_okay,
    sig_data2rsc_decerr,
    sig_data2rsc_slverr);
  output [1:0]sig_rsc2stat_status_0;
  output [0:0]sig_rsc2stat_status;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input sig_rd_sts_reg_empty_reg_0;
  input sig_push_rd_sts_reg;
  input sig_rd_sts_decerr_reg0;
  input m_axi_aclk;
  input sig_data2rsc_valid;
  input sig_data2rsc_okay;
  input sig_data2rsc_decerr;
  input sig_data2rsc_slverr;

  wire m_axi_aclk;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg0__0;
  wire sig_rd_sts_reg_empty_reg_0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [0:0]sig_rsc2stat_status;
  wire [1:0]sig_rsc2stat_status_0;
  wire sig_rsc2stat_status_valid;

  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rsc2stat_status_0[0]),
        .R(sig_rd_sts_reg_empty_reg_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    sig_rd_sts_okay_reg0
       (.I0(sig_data2rsc_okay),
        .I1(sig_data2rsc_decerr),
        .I2(sig_rsc2stat_status_0[0]),
        .I3(sig_rsc2stat_status_0[1]),
        .I4(sig_data2rsc_slverr),
        .O(sig_rd_sts_okay_reg0__0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_okay_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_okay_reg0__0),
        .Q(sig_rsc2stat_status),
        .S(sig_rd_sts_reg_empty_reg_0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(sig_rd_sts_reg_empty_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_data2rsc_valid),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_rd_sts_reg_empty_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1__0
       (.I0(sig_rsc2stat_status_0[1]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rsc2stat_status_0[1]),
        .R(sig_rd_sts_reg_empty_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rddata_cntl
   (m_axi_sg_rready,
    sig_data2rsc_valid,
    sig_data2rsc_okay,
    sig_data2rsc_decerr,
    sig_data2rsc_slverr,
    sig_push_rd_sts_reg,
    sig_rd_sts_decerr_reg0,
    mm2s_rready_reg_0,
    m_axi_aclk,
    sig_rsc2data_ready,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    m_axi_sg_rresp,
    sig_coelsc_slverr_reg_reg_0,
    sig_rsc2stat_status_0);
  output m_axi_sg_rready;
  output sig_data2rsc_valid;
  output sig_data2rsc_okay;
  output sig_data2rsc_decerr;
  output sig_data2rsc_slverr;
  output sig_push_rd_sts_reg;
  output sig_rd_sts_decerr_reg0;
  input mm2s_rready_reg_0;
  input m_axi_aclk;
  input sig_rsc2data_ready;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input [1:0]m_axi_sg_rresp;
  input sig_coelsc_slverr_reg_reg_0;
  input [0:0]sig_rsc2stat_status_0;

  wire m_axi_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire mm2s_rlast_del_i_1_n_0;
  wire mm2s_rready_reg_0;
  wire sig_coelsc_decerr_reg_i_1__0_n_0;
  wire sig_coelsc_okay_reg_i_1_n_0;
  wire sig_coelsc_slverr_reg_i_1__0_n_0;
  wire sig_coelsc_slverr_reg_reg_0;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rsc2data_ready;
  wire [0:0]sig_rsc2stat_status_0;

  LUT2 #(
    .INIT(4'h8)) 
    mm2s_rlast_del_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(m_axi_sg_rlast),
        .O(mm2s_rlast_del_i_1_n_0));
  FDRE mm2s_rlast_del_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(mm2s_rlast_del_i_1_n_0),
        .Q(sig_data2rsc_valid),
        .R(mm2s_rready_reg_0));
  FDRE mm2s_rready_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(m_axi_sg_rready),
        .R(mm2s_rready_reg_0));
  LUT6 #(
    .INIT(64'hEAAA000000000000)) 
    sig_coelsc_decerr_reg_i_1__0
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[0]),
        .I3(m_axi_sg_rresp[1]),
        .I4(sig_rsc2data_ready),
        .I5(sig_coelsc_slverr_reg_reg_0),
        .O(sig_coelsc_decerr_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_coelsc_decerr_reg_i_1__0_n_0),
        .Q(sig_data2rsc_decerr),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2EFFFFFF)) 
    sig_coelsc_okay_reg_i_1
       (.I0(sig_data2rsc_okay),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(sig_rsc2data_ready),
        .I4(sig_coelsc_slverr_reg_reg_0),
        .O(sig_coelsc_okay_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_okay_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_coelsc_okay_reg_i_1_n_0),
        .Q(sig_data2rsc_okay),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAEA000000000000)) 
    sig_coelsc_slverr_reg_i_1__0
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(m_axi_sg_rresp[0]),
        .I4(sig_rsc2data_ready),
        .I5(sig_coelsc_slverr_reg_reg_0),
        .O(sig_coelsc_slverr_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_coelsc_slverr_reg_i_1__0_n_0),
        .Q(sig_data2rsc_slverr),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_decerr_reg_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_3
       (.I0(sig_data2rsc_decerr),
        .I1(sig_rsc2stat_status_0),
        .O(sig_rd_sts_decerr_reg0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
    sig_rst2dm_resetn,
    m_axi_aclk,
    sig_addr2rsc_cmd_fifo_empty);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  input sig_rst2dm_resetn;
  input m_axi_aclk;
  input sig_addr2rsc_cmd_fifo_empty;

  wire m_axi_aclk;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  wire sig_rst2dm_resetn;

  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h7)) 
    sig_cmd_reg_empty_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I1(sig_addr2rsc_cmd_fifo_empty),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_rst2dm_resetn),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_s2mm_basic_wrap
   (m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    sig_init_done_1,
    s_axis_updt_cmd_tready,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    follower_full_mm2s0,
    m_axi_sg_wready_0,
    m_axi_sg_wlast,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ,
    m_axi_aclk,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    sig_push_to_wsc_reg,
    m_axi_sg_awready,
    s_axis_updt_cmd_tvalid,
    m_axis_updt_sts_tready,
    m_axi_sg_bvalid,
    ch1_updt_active,
    follower_full_mm2s,
    updt_done_reg,
    m_axi_sg_wready,
    Q,
    m_axi_sg_bresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] );
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [27:0]m_axi_sg_awaddr;
  output sig_init_done_1;
  output s_axis_updt_cmd_tready;
  output sig_init_done_2;
  output sig_init_done_3;
  output sig_init_done_4;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output follower_full_mm2s0;
  output m_axi_sg_wready_0;
  output m_axi_sg_wlast;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  input m_axi_aclk;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input sig_init_done_reg_1;
  input sig_init_done_reg_2;
  input sig_push_to_wsc_reg;
  input m_axi_sg_awready;
  input s_axis_updt_cmd_tvalid;
  input m_axis_updt_sts_tready;
  input m_axi_sg_bvalid;
  input ch1_updt_active;
  input follower_full_mm2s;
  input updt_done_reg;
  input m_axi_sg_wready;
  input [0:0]Q;
  input [1:0]m_axi_sg_bresp;
  input [26:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;

  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire I_ADDR_CNTL_n_32;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_12;
  wire I_CMD_STATUS_n_13;
  wire I_CMD_STATUS_n_14;
  wire I_CMD_STATUS_n_15;
  wire I_CMD_STATUS_n_16;
  wire I_CMD_STATUS_n_17;
  wire I_CMD_STATUS_n_18;
  wire I_CMD_STATUS_n_19;
  wire I_CMD_STATUS_n_20;
  wire I_CMD_STATUS_n_21;
  wire I_CMD_STATUS_n_22;
  wire I_CMD_STATUS_n_23;
  wire I_CMD_STATUS_n_24;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_5;
  wire I_MSTR_SCC_n_10;
  wire I_MSTR_SCC_n_11;
  wire I_MSTR_SCC_n_12;
  wire I_MSTR_SCC_n_13;
  wire I_MSTR_SCC_n_14;
  wire I_MSTR_SCC_n_15;
  wire I_MSTR_SCC_n_16;
  wire I_MSTR_SCC_n_17;
  wire I_MSTR_SCC_n_18;
  wire I_MSTR_SCC_n_19;
  wire I_MSTR_SCC_n_20;
  wire I_MSTR_SCC_n_21;
  wire I_MSTR_SCC_n_22;
  wire I_MSTR_SCC_n_23;
  wire I_MSTR_SCC_n_24;
  wire I_MSTR_SCC_n_25;
  wire I_MSTR_SCC_n_26;
  wire I_MSTR_SCC_n_27;
  wire I_MSTR_SCC_n_28;
  wire I_MSTR_SCC_n_29;
  wire I_MSTR_SCC_n_3;
  wire I_MSTR_SCC_n_30;
  wire I_MSTR_SCC_n_31;
  wire I_MSTR_SCC_n_32;
  wire I_MSTR_SCC_n_33;
  wire I_MSTR_SCC_n_5;
  wire I_MSTR_SCC_n_7;
  wire I_MSTR_SCC_n_8;
  wire I_MSTR_SCC_n_9;
  wire I_WR_DATA_CNTL_n_4;
  wire I_WR_STATUS_CNTLR_n_12;
  wire I_WR_STATUS_CNTLR_n_4;
  wire [0:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  wire [26:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  wire ch1_updt_active;
  wire follower_full_mm2s;
  wire follower_full_mm2s0;
  wire m_axi_aclk;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wready_0;
  wire m_axi_sg_wvalid;
  wire m_axis_updt_sts_tready;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_coelsc_okay_reg;
  wire sig_data2all_tlast_error;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_load_input_cmd;
  wire sig_mstr2data_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire [6:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl__parameterized0 I_ADDR_CNTL
       (.Q({I_MSTR_SCC_n_7,I_MSTR_SCC_n_8,I_MSTR_SCC_n_9,I_MSTR_SCC_n_10,I_MSTR_SCC_n_11,I_MSTR_SCC_n_12,I_MSTR_SCC_n_13,I_MSTR_SCC_n_14,I_MSTR_SCC_n_15,I_MSTR_SCC_n_16,I_MSTR_SCC_n_17,I_MSTR_SCC_n_18,I_MSTR_SCC_n_19,I_MSTR_SCC_n_20,I_MSTR_SCC_n_21,I_MSTR_SCC_n_22,I_MSTR_SCC_n_23,I_MSTR_SCC_n_24,I_MSTR_SCC_n_25,I_MSTR_SCC_n_26,I_MSTR_SCC_n_27,I_MSTR_SCC_n_28,I_MSTR_SCC_n_29,I_MSTR_SCC_n_30,I_MSTR_SCC_n_31,I_MSTR_SCC_n_32,I_MSTR_SCC_n_33}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_addr_reg_empty_reg_0(I_ADDR_CNTL_n_32),
        .sig_addr_valid_reg_reg_0(I_MSTR_SCC_n_5),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .\sig_cmd_addr_reg_reg[3] (sig_push_to_wsc_reg),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .\sig_next_addr_reg_reg[3]_0 (I_MSTR_SCC_n_3),
        .sig_posted_to_axi_2_reg_0(\INFERRED_GEN.cnt_i_reg[2] ),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status I_CMD_STATUS
       (.D({sig_coelsc_okay_reg,sig_wsc2stat_status}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo ),
        .Q({I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (I_CMD_STATUS_n_5),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (sig_push_to_wsc_reg),
        .m_axi_aclk(m_axi_aclk),
        .m_axis_updt_sts_tready(m_axis_updt_sts_tready),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid(s_axis_updt_cmd_tvalid),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_reg(sig_init_done_reg),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_done_reg(updt_done_reg),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc_wr I_MSTR_SCC
       (.Q({I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38}),
        .m_axi_aclk(m_axi_aclk),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .\sig_cmd_addr_reg_reg[31]_0 ({I_MSTR_SCC_n_7,I_MSTR_SCC_n_8,I_MSTR_SCC_n_9,I_MSTR_SCC_n_10,I_MSTR_SCC_n_11,I_MSTR_SCC_n_12,I_MSTR_SCC_n_13,I_MSTR_SCC_n_14,I_MSTR_SCC_n_15,I_MSTR_SCC_n_16,I_MSTR_SCC_n_17,I_MSTR_SCC_n_18,I_MSTR_SCC_n_19,I_MSTR_SCC_n_20,I_MSTR_SCC_n_21,I_MSTR_SCC_n_22,I_MSTR_SCC_n_23,I_MSTR_SCC_n_24,I_MSTR_SCC_n_25,I_MSTR_SCC_n_26,I_MSTR_SCC_n_27,I_MSTR_SCC_n_28,I_MSTR_SCC_n_29,I_MSTR_SCC_n_30,I_MSTR_SCC_n_31,I_MSTR_SCC_n_32,I_MSTR_SCC_n_33}),
        .\sig_cmd_addr_reg_reg[3]_0 (I_MSTR_SCC_n_3),
        .\sig_cmd_addr_reg_reg[3]_1 (I_ADDR_CNTL_n_32),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sm_set_error_reg_0(I_MSTR_SCC_n_5),
        .sm_set_error_reg_1(\INFERRED_GEN.cnt_i_reg[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wrdata_cntl I_WR_DATA_CNTL
       (.\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 (I_WR_DATA_CNTL_n_4),
        .\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_1 (I_WR_STATUS_CNTLR_n_4),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg (updt_done_reg),
        .Q(Q),
        .ch1_updt_active(ch1_updt_active),
        .follower_full_mm2s(follower_full_mm2s),
        .follower_full_mm2s0(follower_full_mm2s0),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wready_0(m_axi_sg_wready_0),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .out(sig_addr2data_addr_posted),
        .\sig_addr_posted_cntr_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_reg_0(I_WR_STATUS_CNTLR_n_12),
        .sig_push_to_wsc_reg_1(sig_push_to_wsc_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({sig_coelsc_okay_reg,sig_wsc2stat_status}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo ),
        .FIFO_Full_reg(I_WR_STATUS_CNTLR_n_4),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 (I_CMD_STATUS_n_5),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 (I_WR_DATA_CNTL_n_4),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_init_done_reg(sig_init_done_reg_1),
        .sig_init_done_reg_0(sig_init_done_reg_2),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_reg(I_WR_STATUS_CNTLR_n_12),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc
   (sig_cmd_reg_empty,
    sig_mstr2addr_cmd_valid,
    sig_cmd_burst_reg,
    sm_set_error_reg_0,
    sm_set_error,
    \sig_cmd_addr_reg_reg[31]_0 ,
    \sig_cmd_addr_reg_reg[6]_0 ,
    m_axi_aclk,
    sig_btt_is_zero_reg_reg_0,
    Q,
    sig_cmd2mstr_cmd_valid,
    sm_set_error_reg_1);
  output sig_cmd_reg_empty;
  output sig_mstr2addr_cmd_valid;
  output [0:0]sig_cmd_burst_reg;
  output sm_set_error_reg_0;
  output sm_set_error;
  output [25:0]\sig_cmd_addr_reg_reg[31]_0 ;
  input \sig_cmd_addr_reg_reg[6]_0 ;
  input m_axi_aclk;
  input sig_btt_is_zero_reg_reg_0;
  input [26:0]Q;
  input sig_cmd2mstr_cmd_valid;
  input sm_set_error_reg_1;

  wire [26:0]Q;
  wire m_axi_aclk;
  wire sig_btt_is_zero_reg;
  wire sig_btt_is_zero_reg_reg_0;
  wire sig_cmd2mstr_cmd_valid;
  wire [25:0]\sig_cmd_addr_reg_reg[31]_0 ;
  wire \sig_cmd_addr_reg_reg[6]_0 ;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_load_input_cmd;
  wire sig_mstr2addr_cmd_valid;
  wire sm_set_error;
  wire sm_set_error_i_1_n_0;
  wire sm_set_error_reg_0;
  wire sm_set_error_reg_1;

  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_3
       (.I0(sm_set_error),
        .O(sm_set_error_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_is_zero_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_btt_is_zero_reg_reg_0),
        .Q(sig_btt_is_zero_reg),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE sig_cmd2addr_valid1_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b1),
        .Q(sig_mstr2addr_cmd_valid),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[5]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [4]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[6]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [5]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[7]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [6]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[8]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [7]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[9]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [8]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[10]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [9]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[11]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [10]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[12]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [11]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[13]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [12]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[14]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [13]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[15]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [14]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[16]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [15]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[17]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [16]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[18]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [17]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[19]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [18]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[20]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [19]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[21]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [20]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[22]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [21]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[23]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [22]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[24]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [23]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[25]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [24]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[26]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [25]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[1]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [0]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[2]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [1]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[3]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [2]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[4]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [3]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[0]),
        .Q(sig_cmd_burst_reg),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_reg_empty_i_2
       (.I0(sig_cmd_reg_empty),
        .I1(sig_cmd2mstr_cmd_valid),
        .O(sig_load_input_cmd));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(sig_cmd_reg_empty),
        .S(\sig_cmd_addr_reg_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sm_set_error_i_1
       (.I0(sig_btt_is_zero_reg),
        .I1(sm_set_error),
        .O(sm_set_error_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_set_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sm_set_error_i_1_n_0),
        .Q(sm_set_error),
        .R(sm_set_error_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc_wr
   (sig_cmd_reg_empty,
    sig_load_input_cmd,
    sig_mstr2data_cmd_valid,
    \sig_cmd_addr_reg_reg[3]_0 ,
    sig_push_addr_reg1_out,
    sm_set_error_reg_0,
    sig_calc2dm_calc_err,
    \sig_cmd_addr_reg_reg[31]_0 ,
    \sig_cmd_addr_reg_reg[3]_1 ,
    m_axi_aclk,
    sig_btt_is_zero,
    Q,
    sig_addr2wsc_cmd_fifo_empty,
    sig_data2all_tlast_error,
    sig_cmd2mstr_cmd_valid,
    sm_set_error_reg_1);
  output sig_cmd_reg_empty;
  output sig_load_input_cmd;
  output sig_mstr2data_cmd_valid;
  output \sig_cmd_addr_reg_reg[3]_0 ;
  output sig_push_addr_reg1_out;
  output sm_set_error_reg_0;
  output sig_calc2dm_calc_err;
  output [26:0]\sig_cmd_addr_reg_reg[31]_0 ;
  input \sig_cmd_addr_reg_reg[3]_1 ;
  input m_axi_aclk;
  input sig_btt_is_zero;
  input [27:0]Q;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_data2all_tlast_error;
  input sig_cmd2mstr_cmd_valid;
  input sm_set_error_reg_1;

  wire [27:0]Q;
  wire m_axi_aclk;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_btt_is_zero_reg_reg_n_0;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire [26:0]\sig_cmd_addr_reg_reg[31]_0 ;
  wire \sig_cmd_addr_reg_reg[3]_0 ;
  wire \sig_cmd_addr_reg_reg[3]_1 ;
  wire sig_cmd_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_load_input_cmd;
  wire sig_mstr2data_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sm_set_error_i_1_n_0;
  wire sm_set_error_reg_0;
  wire sm_set_error_reg_1;

  LUT3 #(
    .INIT(8'h08)) 
    sig_addr_valid_reg_i_2__0
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(sig_data2all_tlast_error),
        .O(sig_push_addr_reg1_out));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_3__0
       (.I0(sig_calc2dm_calc_err),
        .O(sm_set_error_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_is_zero_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_btt_is_zero),
        .Q(sig_btt_is_zero_reg_reg_n_0),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid1_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b1),
        .Q(sig_mstr2data_cmd_valid),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[6]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [5]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[7]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [6]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[8]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [7]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[9]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [8]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[10]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [9]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[11]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [10]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[12]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [11]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[13]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [12]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[14]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [13]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[15]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [14]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[16]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [15]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[17]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [16]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[18]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [17]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[19]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [18]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[20]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [19]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[21]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [20]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[22]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [21]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[23]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [22]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[24]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [23]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[25]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [24]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[26]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [25]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[27]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [26]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[0]),
        .Q(\sig_cmd_addr_reg_reg[3]_0 ),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[1]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [0]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[2]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [1]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[3]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [2]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[4]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [3]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[5]),
        .Q(\sig_cmd_addr_reg_reg[31]_0 [4]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_reg_empty_i_2__0
       (.I0(sig_cmd_reg_empty),
        .I1(sig_cmd2mstr_cmd_valid),
        .O(sig_load_input_cmd));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(sig_cmd_reg_empty),
        .S(\sig_cmd_addr_reg_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sm_set_error_i_1
       (.I0(sig_btt_is_zero_reg_reg_n_0),
        .I1(sig_calc2dm_calc_err),
        .O(sm_set_error_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_set_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sm_set_error_i_1_n_0),
        .Q(sig_calc2dm_calc_err),
        .R(sm_set_error_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_cmdsts_if
   (updt_decerr,
    updt_interr,
    updt_slverr,
    s_axis_updt_cmd_tvalid,
    updt_done,
    ch1_updt_ioc_irq_set0,
    updt_error_reg_0,
    updt_error_reg_1,
    SR,
    updt_decerr_i,
    m_axi_aclk,
    updt_interr_i,
    updt_slverr_i,
    s_axis_updt_cmd_tvalid_reg_0,
    updt_done_reg_0,
    ch1_updt_ioc,
    Q);
  output updt_decerr;
  output updt_interr;
  output updt_slverr;
  output s_axis_updt_cmd_tvalid;
  output updt_done;
  output ch1_updt_ioc_irq_set0;
  output updt_error_reg_0;
  output updt_error_reg_1;
  input [0:0]SR;
  input updt_decerr_i;
  input m_axi_aclk;
  input updt_interr_i;
  input updt_slverr_i;
  input s_axis_updt_cmd_tvalid_reg_0;
  input updt_done_reg_0;
  input ch1_updt_ioc;
  input [1:0]Q;

  wire [1:0]Q;
  wire [0:0]SR;
  wire ch1_updt_ioc;
  wire ch1_updt_ioc_irq_set0;
  wire m_axi_aclk;
  wire s_axis_updt_cmd_tvalid;
  wire s_axis_updt_cmd_tvalid_reg_0;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_done_reg_0;
  wire updt_error_i_1_n_0;
  wire updt_error_reg_0;
  wire updt_error_reg_1;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \FSM_sequential_updt_cs[0]_i_2 
       (.I0(updt_error_reg_1),
        .I1(Q[1]),
        .I2(updt_done),
        .I3(Q[0]),
        .O(updt_error_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1 
       (.I0(updt_done),
        .I1(ch1_updt_ioc),
        .O(ch1_updt_ioc_irq_set0));
  FDRE s_axis_updt_cmd_tvalid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(s_axis_updt_cmd_tvalid_reg_0),
        .Q(s_axis_updt_cmd_tvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    updt_decerr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_decerr_i),
        .Q(updt_decerr),
        .R(SR));
  FDRE updt_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_done_reg_0),
        .Q(updt_done),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    updt_error_i_1
       (.I0(updt_interr),
        .I1(updt_decerr),
        .I2(updt_slverr),
        .I3(updt_error_reg_1),
        .O(updt_error_i_1_n_0));
  FDRE updt_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_error_i_1_n_0),
        .Q(updt_error_reg_1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    updt_interr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_interr_i),
        .Q(updt_interr),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    updt_slverr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_slverr_i),
        .Q(updt_slverr),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_mngr
   (sig_sg2sgcntlr_updt_ioc_irq_set,
    ch1_updt_active,
    sig_sg2sgcntlr_updt_idle,
    s_axis_updt_cmd_tvalid,
    updt_error_reg,
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ,
    sig_halt_request_reg,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ,
    sig_pulse_trigger,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ,
    m_axi_sg_wdata,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ,
    \update_address_reg[31] ,
    \updt_error_addr_reg[31] ,
    SR,
    m_axi_aclk,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    updt_done_reg,
    E,
    sig_reg2sg_irqthresh_wren,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg ,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_1 ,
    sig_rst2s2mm_halt,
    \cdma_tvect_out[10] ,
    sg_ftch_error0,
    sig_to_edge_detect_reg,
    ptr_queue_empty,
    follower_empty_mm2s,
    ch1_updt_ioc,
    Q,
    s_axis_updt_cmd_tready,
    sg_interr_reg,
    sg_interr_reg_0,
    sg_slverr_reg,
    sg_slverr_reg_0,
    sg_decerr_reg,
    sg_decerr_reg_0,
    \update_address_reg[31]_0 ,
    ch1_dma_interr,
    ch1_dma_slverr,
    ch1_dma_decerr);
  output sig_sg2sgcntlr_updt_ioc_irq_set;
  output ch1_updt_active;
  output sig_sg2sgcntlr_updt_idle;
  output s_axis_updt_cmd_tvalid;
  output updt_error_reg;
  output [0:0]\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  output sig_halt_request_reg;
  output [0:0]\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  output sig_pulse_trigger;
  output \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  output [3:0]m_axi_sg_wdata;
  output \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ;
  output [26:0]\update_address_reg[31] ;
  output [25:0]\updt_error_addr_reg[31] ;
  input [0:0]SR;
  input m_axi_aclk;
  input updt_decerr_i;
  input updt_interr_i;
  input updt_slverr_i;
  input updt_done_reg;
  input [0:0]E;
  input sig_reg2sg_irqthresh_wren;
  input \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg_1 ;
  input sig_rst2s2mm_halt;
  input \cdma_tvect_out[10] ;
  input sg_ftch_error0;
  input sig_to_edge_detect_reg;
  input ptr_queue_empty;
  input follower_empty_mm2s;
  input ch1_updt_ioc;
  input [3:0]Q;
  input s_axis_updt_cmd_tready;
  input sg_interr_reg;
  input sg_interr_reg_0;
  input sg_slverr_reg;
  input sg_slverr_reg_0;
  input sg_decerr_reg;
  input sg_decerr_reg_0;
  input [25:0]\update_address_reg[31]_0 ;
  input ch1_dma_interr;
  input ch1_dma_slverr;
  input ch1_dma_decerr;

  wire [0:0]E;
  wire [0:0]\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ;
  wire [0:0]\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  wire I_UPDT_CMDSTS_IF_n_6;
  wire I_UPDT_SG_n_19;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \cdma_tvect_out[10] ;
  wire ch1_dma_decerr;
  wire ch1_dma_interr;
  wire ch1_dma_slverr;
  wire ch1_updt_active;
  wire ch1_updt_ioc;
  wire ch1_updt_ioc_irq_set0;
  wire follower_empty_mm2s;
  wire m_axi_aclk;
  wire [3:0]m_axi_sg_wdata;
  wire ptr_queue_empty;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_ftch_error0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sig_halt_request_reg;
  wire sig_pulse_trigger;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_rst2s2mm_halt;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;
  wire sig_to_edge_detect_reg;
  wire [26:0]\update_address_reg[31] ;
  wire [25:0]\update_address_reg[31]_0 ;
  wire [1:0]updt_cs;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_done_reg;
  wire [25:0]\updt_error_addr_reg[31] ;
  wire updt_error_reg;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_cmdsts_if I_UPDT_CMDSTS_IF
       (.Q(updt_cs),
        .SR(SR),
        .ch1_updt_ioc(ch1_updt_ioc),
        .ch1_updt_ioc_irq_set0(ch1_updt_ioc_irq_set0),
        .m_axi_aclk(m_axi_aclk),
        .s_axis_updt_cmd_tvalid(s_axis_updt_cmd_tvalid),
        .s_axis_updt_cmd_tvalid_reg_0(I_UPDT_SG_n_19),
        .updt_decerr(updt_decerr),
        .updt_decerr_i(updt_decerr_i),
        .updt_done(updt_done),
        .updt_done_reg_0(updt_done_reg),
        .updt_error_reg_0(I_UPDT_CMDSTS_IF_n_6),
        .updt_error_reg_1(updt_error_reg),
        .updt_interr(updt_interr),
        .updt_interr_i(updt_interr_i),
        .updt_slverr(updt_slverr),
        .updt_slverr_i(updt_slverr_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_sm I_UPDT_SG
       (.E(E),
        .\FSM_sequential_updt_cs_reg[0]_0 (I_UPDT_CMDSTS_IF_n_6),
        .\FSM_sequential_updt_cs_reg[2]_0 (updt_error_reg),
        .\GEN_CH1_UPDATE.ch1_active_i_reg_0 (ch1_updt_active),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 (\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 (\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 (\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 (\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 (\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg_0 (\GEN_CH1_UPDATE.ch1_updt_idle_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg_1 (\GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg_2 (\GEN_CH1_UPDATE.ch1_updt_idle_reg_1 ),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_1 (\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ),
        .\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_1 (\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ),
        .Q(updt_cs),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (I_UPDT_SG_n_19),
        .\cdma_tvect_out[10] (\cdma_tvect_out[10] ),
        .ch1_dma_decerr(ch1_dma_decerr),
        .ch1_dma_interr(ch1_dma_interr),
        .ch1_dma_slverr(ch1_dma_slverr),
        .ch1_updt_ioc_irq_set0(ch1_updt_ioc_irq_set0),
        .follower_empty_mm2s(follower_empty_mm2s),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .\m_axi_sg_wdata[31] (Q),
        .ptr_queue_empty(ptr_queue_empty),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid(s_axis_updt_cmd_tvalid),
        .sg_decerr_reg(sg_decerr_reg),
        .sg_decerr_reg_0(sg_decerr_reg_0),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_interr_reg(sg_interr_reg),
        .sg_interr_reg_0(sg_interr_reg_0),
        .sg_slverr_reg(sg_slverr_reg),
        .sg_slverr_reg_0(sg_slverr_reg_0),
        .sig_halt_request_reg(sig_halt_request_reg),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sg2sgcntlr_updt_ioc_irq_set(sig_sg2sgcntlr_updt_ioc_irq_set),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .\update_address_reg[31]_0 (\update_address_reg[31] ),
        .\update_address_reg[31]_1 (\update_address_reg[31]_0 ),
        .updt_decerr(updt_decerr),
        .updt_done(updt_done),
        .\updt_error_addr_reg[31]_0 (\updt_error_addr_reg[31] ),
        .updt_interr(updt_interr),
        .updt_slverr(updt_slverr));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_q_mngr
   (E,
    ptr_queue_full,
    ptr_queue_empty,
    sts_queue_full,
    follower_full_mm2s,
    follower_empty_mm2s,
    ch1_updt_ioc,
    ch1_dma_interr,
    ch1_dma_slverr,
    ch1_dma_decerr,
    Q,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ,
    \updt_curdesc_reg[31] ,
    SR,
    ch1_updt_active,
    m_axi_aclk,
    sig_sg2sgcntlr_updt_ioc_irq_set,
    updt_ioc_reg,
    cdma_tvect_out,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg ,
    \FSM_sequential_pntr_cs_reg[1] ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ,
    sig_sgcntl2sg_updptr_tlast,
    follower_full_mm2s0,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] );
  output [0:0]E;
  output ptr_queue_full;
  output ptr_queue_empty;
  output sts_queue_full;
  output follower_full_mm2s;
  output follower_empty_mm2s;
  output ch1_updt_ioc;
  output ch1_dma_interr;
  output ch1_dma_slverr;
  output ch1_dma_decerr;
  output [4:0]Q;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  output [25:0]\updt_curdesc_reg[31] ;
  input [0:0]SR;
  input ch1_updt_active;
  input m_axi_aclk;
  input sig_sg2sgcntlr_updt_ioc_irq_set;
  input updt_ioc_reg;
  input [2:0]cdma_tvect_out;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  input \FSM_sequential_pntr_cs_reg[1] ;
  input [3:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ;
  input sig_sgcntl2sg_updptr_tlast;
  input follower_full_mm2s0;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ;
  input [25:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] ;

  wire [0:0]E;
  wire \FSM_sequential_pntr_cs_reg[1] ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ;
  wire [25:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] ;
  wire [3:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [2:0]cdma_tvect_out;
  wire ch1_dma_decerr;
  wire ch1_dma_interr;
  wire ch1_dma_slverr;
  wire ch1_updt_active;
  wire ch1_updt_ioc;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire follower_full_mm2s0;
  wire m_axi_aclk;
  wire ptr_queue_empty;
  wire ptr_queue_full;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;
  wire sig_sgcntl2sg_updptr_tlast;
  wire sts_queue_full;
  wire [25:0]\updt_curdesc_reg[31] ;
  wire updt_ioc_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_queue \GEN_QUEUE.I_UPDT_DESC_QUEUE 
       (.E(E),
        .\FSM_sequential_pntr_cs_reg[1]_0 (\FSM_sequential_pntr_cs_reg[1] ),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg (\GEN_CH1_UPDATE.ch1_updt_idle_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 (follower_empty_mm2s),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_1 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0 (ptr_queue_empty),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28]_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] ),
        .Q(Q),
        .SR(SR),
        .cdma_tvect_out(cdma_tvect_out),
        .ch1_dma_decerr(ch1_dma_decerr),
        .ch1_dma_interr(ch1_dma_interr),
        .ch1_dma_slverr(ch1_dma_slverr),
        .ch1_updt_active(ch1_updt_active),
        .ch1_updt_ioc(ch1_updt_ioc),
        .follower_full_mm2s(follower_full_mm2s),
        .follower_full_mm2s0(follower_full_mm2s0),
        .m_axi_aclk(m_axi_aclk),
        .ptr_queue_full(ptr_queue_full),
        .sig_sg2sgcntlr_updt_ioc_irq_set(sig_sg2sgcntlr_updt_ioc_irq_set),
        .sig_sgcntl2sg_updptr_tlast(sig_sgcntl2sg_updptr_tlast),
        .sts_queue_full(sts_queue_full),
        .\updt_curdesc_reg[31]_0 (\updt_curdesc_reg[31] ),
        .updt_ioc_reg_0(updt_ioc_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_queue
   (E,
    ptr_queue_full,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0 ,
    sts_queue_full,
    follower_full_mm2s,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ,
    ch1_updt_ioc,
    ch1_dma_interr,
    ch1_dma_slverr,
    ch1_dma_decerr,
    Q,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_1 ,
    \updt_curdesc_reg[31]_0 ,
    SR,
    ch1_updt_active,
    m_axi_aclk,
    sig_sg2sgcntlr_updt_ioc_irq_set,
    updt_ioc_reg_0,
    cdma_tvect_out,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg ,
    \FSM_sequential_pntr_cs_reg[1]_0 ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 ,
    sig_sgcntl2sg_updptr_tlast,
    follower_full_mm2s0,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28]_0 );
  output [0:0]E;
  output ptr_queue_full;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0 ;
  output sts_queue_full;
  output follower_full_mm2s;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ;
  output ch1_updt_ioc;
  output ch1_dma_interr;
  output ch1_dma_slverr;
  output ch1_dma_decerr;
  output [4:0]Q;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_1 ;
  output [25:0]\updt_curdesc_reg[31]_0 ;
  input [0:0]SR;
  input ch1_updt_active;
  input m_axi_aclk;
  input sig_sg2sgcntlr_updt_ioc_irq_set;
  input updt_ioc_reg_0;
  input [2:0]cdma_tvect_out;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  input \FSM_sequential_pntr_cs_reg[1]_0 ;
  input [3:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 ;
  input sig_sgcntl2sg_updptr_tlast;
  input follower_full_mm2s0;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ;
  input [25:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 ;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_pntr_cs_reg[1]_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_1 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_n_0 ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ;
  wire [25:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28]_0 ;
  wire [3:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [2:0]cdma_tvect_out;
  wire ch1_dma_decerr;
  wire ch1_dma_interr;
  wire ch1_dma_slverr;
  wire ch1_updt_active;
  wire ch1_updt_ioc;
  wire dma_decerr_i_1_n_0;
  wire dma_interr_i_1_n_0;
  wire dma_slverr_i_1_n_0;
  wire follower_full_mm2s;
  wire follower_full_mm2s0;
  wire m_axi_aclk;
  wire [1:0]pntr_cs;
  wire [1:0]pntr_ns;
  wire [31:6]ptr_queue_dout;
  wire ptr_queue_full;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;
  wire sig_sgcntl2sg_updptr_tlast;
  wire [33:28]sts_queue_dout;
  wire sts_queue_empty;
  wire sts_queue_full;
  wire sts_rden;
  wire updt_active_d1;
  wire updt_curdesc0;
  wire [25:0]\updt_curdesc_reg[31]_0 ;
  wire updt_ioc_i_1_n_0;
  wire updt_ioc_reg_0;
  wire writing_status;
  wire writing_status_d1;
  wire writing_status_re_ch1;

  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h0000BB0C)) 
    \FSM_sequential_pntr_cs[0]_i_1 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0 ),
        .I1(ch1_updt_active),
        .I2(updt_active_d1),
        .I3(pntr_cs[0]),
        .I4(pntr_cs[1]),
        .O(pntr_ns[0]));
  LUT6 #(
    .INIT(64'h00005050FF3F0000)) 
    \FSM_sequential_pntr_cs[1]_i_1 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0 ),
        .I1(Q[4]),
        .I2(ch1_updt_active),
        .I3(\FSM_sequential_pntr_cs_reg[1]_0 ),
        .I4(pntr_cs[1]),
        .I5(pntr_cs[0]),
        .O(pntr_ns[1]));
  (* FSM_ENCODED_STATES = "read_curdesc_lsb:01,write_status:10,idle:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_pntr_cs_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(pntr_ns[0]),
        .Q(pntr_cs[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "read_curdesc_lsb:01,write_status:10,idle:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_pntr_cs_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(pntr_ns[1]),
        .Q(pntr_cs[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_3 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ),
        .I1(\GEN_CH1_UPDATE.ch1_updt_idle_reg ),
        .I2(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0 ),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ),
        .I1(sts_queue_empty),
        .I2(follower_full_mm2s0),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 
       (.I0(follower_full_mm2s),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ),
        .I2(sts_queue_empty),
        .I3(follower_full_mm2s0),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_n_0 ),
        .Q(follower_full_mm2s),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s[33]_i_1 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ),
        .I1(sts_queue_empty),
        .O(sts_rden));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[28]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[29]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[30]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[31]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[33]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [4]),
        .Q(ptr_queue_dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [5]),
        .Q(ptr_queue_dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [6]),
        .Q(ptr_queue_dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [7]),
        .Q(ptr_queue_dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [8]),
        .Q(ptr_queue_dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [9]),
        .Q(ptr_queue_dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [10]),
        .Q(ptr_queue_dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [11]),
        .Q(ptr_queue_dout[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [12]),
        .Q(ptr_queue_dout[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [13]),
        .Q(ptr_queue_dout[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [14]),
        .Q(ptr_queue_dout[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [15]),
        .Q(ptr_queue_dout[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [16]),
        .Q(ptr_queue_dout[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [17]),
        .Q(ptr_queue_dout[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [18]),
        .Q(ptr_queue_dout[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [19]),
        .Q(ptr_queue_dout[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [20]),
        .Q(ptr_queue_dout[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [21]),
        .Q(ptr_queue_dout[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [22]),
        .Q(ptr_queue_dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [23]),
        .Q(ptr_queue_dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [24]),
        .Q(ptr_queue_dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [25]),
        .Q(ptr_queue_dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [0]),
        .Q(ptr_queue_dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [1]),
        .Q(ptr_queue_dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [2]),
        .Q(ptr_queue_dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]_1 [3]),
        .Q(ptr_queue_dout[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hFFFF8AFF)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0 ),
        .I1(ptr_queue_full),
        .I2(sig_sgcntl2sg_updptr_tlast),
        .I3(updt_ioc_reg_0),
        .I4(updt_curdesc0),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 
       (.I0(ptr_queue_full),
        .I1(sig_sgcntl2sg_updptr_tlast),
        .I2(updt_ioc_reg_0),
        .I3(updt_curdesc0),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ),
        .Q(ptr_queue_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 [0]),
        .Q(sts_queue_dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 [1]),
        .Q(sts_queue_dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 [2]),
        .Q(sts_queue_dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28]_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 [3]),
        .Q(sts_queue_dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] 
       (.C(m_axi_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28]_0 ),
        .D(1'b1),
        .Q(sts_queue_dout[33]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hBFBFFF0F)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 
       (.I0(sts_queue_full),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 [3]),
        .I2(updt_ioc_reg_0),
        .I3(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ),
        .I4(sts_queue_empty),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1_n_0 ),
        .Q(sts_queue_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 
       (.I0(sts_queue_full),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]_0 [3]),
        .I2(updt_ioc_reg_0),
        .I3(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ),
        .I4(sts_queue_empty),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0 ),
        .Q(sts_queue_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_updt_active),
        .Q(updt_active_d1),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000B800)) 
    dma_decerr_i_1
       (.I0(Q[2]),
        .I1(writing_status_re_ch1),
        .I2(ch1_dma_decerr),
        .I3(updt_ioc_reg_0),
        .I4(cdma_tvect_out[2]),
        .O(dma_decerr_i_1_n_0));
  FDRE dma_decerr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_decerr_i_1_n_0),
        .Q(ch1_dma_decerr),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000B800)) 
    dma_interr_i_1
       (.I0(Q[0]),
        .I1(writing_status_re_ch1),
        .I2(ch1_dma_interr),
        .I3(updt_ioc_reg_0),
        .I4(cdma_tvect_out[0]),
        .O(dma_interr_i_1_n_0));
  FDRE dma_interr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_interr_i_1_n_0),
        .Q(ch1_dma_interr),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000B800)) 
    dma_slverr_i_1
       (.I0(Q[1]),
        .I1(writing_status_re_ch1),
        .I2(ch1_dma_slverr),
        .I3(updt_ioc_reg_0),
        .I4(cdma_tvect_out[1]),
        .O(dma_slverr_i_1_n_0));
  FDRE dma_slverr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_slverr_i_1_n_0),
        .Q(ch1_dma_slverr),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0040)) 
    \updt_curdesc[31]_i_1 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0 ),
        .I1(ch1_updt_active),
        .I2(pntr_cs[0]),
        .I3(pntr_cs[1]),
        .O(updt_curdesc0));
  FDRE \updt_curdesc_reg[10] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[10]),
        .Q(\updt_curdesc_reg[31]_0 [4]),
        .R(SR));
  FDRE \updt_curdesc_reg[11] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[11]),
        .Q(\updt_curdesc_reg[31]_0 [5]),
        .R(SR));
  FDRE \updt_curdesc_reg[12] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[12]),
        .Q(\updt_curdesc_reg[31]_0 [6]),
        .R(SR));
  FDRE \updt_curdesc_reg[13] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[13]),
        .Q(\updt_curdesc_reg[31]_0 [7]),
        .R(SR));
  FDRE \updt_curdesc_reg[14] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[14]),
        .Q(\updt_curdesc_reg[31]_0 [8]),
        .R(SR));
  FDRE \updt_curdesc_reg[15] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[15]),
        .Q(\updt_curdesc_reg[31]_0 [9]),
        .R(SR));
  FDRE \updt_curdesc_reg[16] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[16]),
        .Q(\updt_curdesc_reg[31]_0 [10]),
        .R(SR));
  FDRE \updt_curdesc_reg[17] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[17]),
        .Q(\updt_curdesc_reg[31]_0 [11]),
        .R(SR));
  FDRE \updt_curdesc_reg[18] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[18]),
        .Q(\updt_curdesc_reg[31]_0 [12]),
        .R(SR));
  FDRE \updt_curdesc_reg[19] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[19]),
        .Q(\updt_curdesc_reg[31]_0 [13]),
        .R(SR));
  FDRE \updt_curdesc_reg[20] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[20]),
        .Q(\updt_curdesc_reg[31]_0 [14]),
        .R(SR));
  FDRE \updt_curdesc_reg[21] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[21]),
        .Q(\updt_curdesc_reg[31]_0 [15]),
        .R(SR));
  FDRE \updt_curdesc_reg[22] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[22]),
        .Q(\updt_curdesc_reg[31]_0 [16]),
        .R(SR));
  FDRE \updt_curdesc_reg[23] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[23]),
        .Q(\updt_curdesc_reg[31]_0 [17]),
        .R(SR));
  FDRE \updt_curdesc_reg[24] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[24]),
        .Q(\updt_curdesc_reg[31]_0 [18]),
        .R(SR));
  FDRE \updt_curdesc_reg[25] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[25]),
        .Q(\updt_curdesc_reg[31]_0 [19]),
        .R(SR));
  FDRE \updt_curdesc_reg[26] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[26]),
        .Q(\updt_curdesc_reg[31]_0 [20]),
        .R(SR));
  FDRE \updt_curdesc_reg[27] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[27]),
        .Q(\updt_curdesc_reg[31]_0 [21]),
        .R(SR));
  FDRE \updt_curdesc_reg[28] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[28]),
        .Q(\updt_curdesc_reg[31]_0 [22]),
        .R(SR));
  FDRE \updt_curdesc_reg[29] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[29]),
        .Q(\updt_curdesc_reg[31]_0 [23]),
        .R(SR));
  FDRE \updt_curdesc_reg[30] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[30]),
        .Q(\updt_curdesc_reg[31]_0 [24]),
        .R(SR));
  FDRE \updt_curdesc_reg[31] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[31]),
        .Q(\updt_curdesc_reg[31]_0 [25]),
        .R(SR));
  FDRE \updt_curdesc_reg[6] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[6]),
        .Q(\updt_curdesc_reg[31]_0 [0]),
        .R(SR));
  FDRE \updt_curdesc_reg[7] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[7]),
        .Q(\updt_curdesc_reg[31]_0 [1]),
        .R(SR));
  FDRE \updt_curdesc_reg[8] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[8]),
        .Q(\updt_curdesc_reg[31]_0 [2]),
        .R(SR));
  FDRE \updt_curdesc_reg[9] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[9]),
        .Q(\updt_curdesc_reg[31]_0 [3]),
        .R(SR));
  FDRE updt_curdesc_wren_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_curdesc0),
        .Q(E),
        .R(SR));
  LUT5 #(
    .INIT(32'h45400000)) 
    updt_ioc_i_1
       (.I0(sig_sg2sgcntlr_updt_ioc_irq_set),
        .I1(Q[3]),
        .I2(writing_status_re_ch1),
        .I3(ch1_updt_ioc),
        .I4(updt_ioc_reg_0),
        .O(updt_ioc_i_1_n_0));
  LUT4 #(
    .INIT(16'h0040)) 
    updt_ioc_i_2
       (.I0(pntr_cs[0]),
        .I1(pntr_cs[1]),
        .I2(ch1_updt_active),
        .I3(writing_status_d1),
        .O(writing_status_re_ch1));
  FDRE updt_ioc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_ioc_i_1_n_0),
        .Q(ch1_updt_ioc),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h2)) 
    writing_status_d1_i_1
       (.I0(pntr_cs[1]),
        .I1(pntr_cs[0]),
        .O(writing_status));
  FDRE #(
    .INIT(1'b0)) 
    writing_status_d1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(writing_status),
        .Q(writing_status_d1),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_sm
   (sig_sg2sgcntlr_updt_ioc_irq_set,
    \GEN_CH1_UPDATE.ch1_active_i_reg_0 ,
    sig_sg2sgcntlr_updt_idle,
    Q,
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 ,
    sig_halt_request_reg,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ,
    sig_pulse_trigger,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ,
    m_axi_sg_wdata,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_1 ,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_1 ,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 ,
    \update_address_reg[31]_0 ,
    \updt_error_addr_reg[31]_0 ,
    SR,
    ch1_updt_ioc_irq_set0,
    m_axi_aclk,
    \FSM_sequential_updt_cs_reg[0]_0 ,
    E,
    \FSM_sequential_updt_cs_reg[2]_0 ,
    updt_done,
    sig_reg2sg_irqthresh_wren,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_1 ,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_2 ,
    sig_rst2s2mm_halt,
    \cdma_tvect_out[10] ,
    sg_ftch_error0,
    sig_to_edge_detect_reg,
    ptr_queue_empty,
    follower_empty_mm2s,
    \m_axi_sg_wdata[31] ,
    s_axis_updt_cmd_tready,
    s_axis_updt_cmd_tvalid,
    sg_interr_reg,
    sg_interr_reg_0,
    sg_slverr_reg,
    sg_slverr_reg_0,
    sg_decerr_reg,
    sg_decerr_reg_0,
    \update_address_reg[31]_1 ,
    updt_interr,
    updt_slverr,
    updt_decerr,
    ch1_dma_interr,
    ch1_dma_slverr,
    ch1_dma_decerr);
  output sig_sg2sgcntlr_updt_ioc_irq_set;
  output \GEN_CH1_UPDATE.ch1_active_i_reg_0 ;
  output sig_sg2sgcntlr_updt_idle;
  output [1:0]Q;
  output [0:0]\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 ;
  output sig_halt_request_reg;
  output [0:0]\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ;
  output \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ;
  output sig_pulse_trigger;
  output \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ;
  output [3:0]m_axi_sg_wdata;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_1 ;
  output \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_1 ;
  output \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 ;
  output [26:0]\update_address_reg[31]_0 ;
  output [25:0]\updt_error_addr_reg[31]_0 ;
  input [0:0]SR;
  input ch1_updt_ioc_irq_set0;
  input m_axi_aclk;
  input \FSM_sequential_updt_cs_reg[0]_0 ;
  input [0:0]E;
  input \FSM_sequential_updt_cs_reg[2]_0 ;
  input updt_done;
  input sig_reg2sg_irqthresh_wren;
  input \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg_1 ;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg_2 ;
  input sig_rst2s2mm_halt;
  input \cdma_tvect_out[10] ;
  input sg_ftch_error0;
  input sig_to_edge_detect_reg;
  input ptr_queue_empty;
  input follower_empty_mm2s;
  input [3:0]\m_axi_sg_wdata[31] ;
  input s_axis_updt_cmd_tready;
  input s_axis_updt_cmd_tvalid;
  input sg_interr_reg;
  input sg_interr_reg_0;
  input sg_slverr_reg;
  input sg_slverr_reg_0;
  input sg_decerr_reg;
  input sg_decerr_reg_0;
  input [25:0]\update_address_reg[31]_1 ;
  input updt_interr;
  input updt_slverr;
  input updt_decerr;
  input ch1_dma_interr;
  input ch1_dma_slverr;
  input ch1_dma_decerr;

  wire [0:0]E;
  wire \FSM_sequential_updt_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_updt_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_updt_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_updt_cs_reg[0]_0 ;
  wire \FSM_sequential_updt_cs_reg[2]_0 ;
  wire \GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_active_i_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2_n_0 ;
  wire [0:0]\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_i_2_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg_2 ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_1 ;
  wire [0:0]\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_1 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \cdma_tvect_out[10] ;
  wire \cdma_tvect_out[10]_INST_0_i_4_n_0 ;
  wire ch1_dma_decerr;
  wire ch1_dma_interr;
  wire ch1_dma_slverr;
  wire ch1_updt_ioc_irq_set0;
  wire follower_empty_mm2s;
  wire \ftch_error_addr[31]_i_3_n_0 ;
  wire m_axi_aclk;
  wire [3:0]m_axi_sg_wdata;
  wire [3:0]\m_axi_sg_wdata[31] ;
  wire ptr_queue_empty;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_ftch_error0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sig_halt_request_reg;
  wire sig_pulse_trigger;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_rst2s2mm_halt;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;
  wire sig_to_edge_detect_reg;
  wire [26:0]\update_address_reg[31]_0 ;
  wire [25:0]\update_address_reg[31]_1 ;
  wire updt_cmnd_wr;
  wire [2:2]updt_cs;
  wire updt_decerr;
  wire updt_done;
  wire [25:0]\updt_error_addr_reg[31]_0 ;
  wire updt_interr;
  wire [2:2]updt_ns;
  wire updt_slverr;

  LUT2 #(
    .INIT(4'h2)) 
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__2 
       (.I0(sig_sg2sgcntlr_updt_idle),
        .I1(sig_to_edge_detect_reg),
        .O(sig_pulse_trigger));
  LUT6 #(
    .INIT(64'h4444454455555555)) 
    \FSM_sequential_updt_cs[0]_i_1 
       (.I0(updt_cs),
        .I1(\FSM_sequential_updt_cs_reg[0]_0 ),
        .I2(E),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\FSM_sequential_updt_cs[0]_i_3_n_0 ),
        .O(\FSM_sequential_updt_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_updt_cs[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\FSM_sequential_updt_cs_reg[2]_0 ),
        .I3(ptr_queue_empty),
        .I4(\GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ),
        .I5(follower_empty_mm2s),
        .O(\FSM_sequential_updt_cs[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0515101000101010)) 
    \FSM_sequential_updt_cs[1]_i_1 
       (.I0(updt_cs),
        .I1(\FSM_sequential_updt_cs_reg[2]_0 ),
        .I2(Q[1]),
        .I3(updt_done),
        .I4(Q[0]),
        .I5(E),
        .O(\FSM_sequential_updt_cs[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \FSM_sequential_updt_cs[2]_i_1 
       (.I0(updt_cs),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\FSM_sequential_updt_cs_reg[2]_0 ),
        .O(updt_ns));
  (* FSM_ENCODED_STATES = "get_update_pntr:001,update_descriptor:010,update_error:100,update_status:011,idle:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_updt_cs_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_updt_cs[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "get_update_pntr:001,update_descriptor:010,update_error:100,update_status:011,idle:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_updt_cs_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_updt_cs[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "get_update_pntr:001,update_descriptor:010,update_error:100,update_status:011,idle:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_updt_cs_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_ns),
        .Q(updt_cs),
        .R(SR));
  LUT5 #(
    .INIT(32'h55030000)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_1 
       (.I0(updt_done),
        .I1(\FSM_sequential_updt_cs[0]_i_3_n_0 ),
        .I2(updt_cs),
        .I3(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I4(\GEN_CH1_UPDATE.ch1_updt_idle_reg_1 ),
        .O(\GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_UPDATE.ch1_active_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2 
       (.I0(ch1_dma_decerr),
        .I1(updt_done),
        .I2(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 
       (.I0(updt_done),
        .I1(ch1_dma_interr),
        .I2(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_dma_interr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 
       (.I0(ch1_dma_slverr),
        .I1(updt_done),
        .I2(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 
       (.I0(updt_decerr),
        .I1(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I2(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hEFEFFFFFEFEFFFEF)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ),
        .I1(\FSM_sequential_updt_cs_reg[2]_0 ),
        .I2(\GEN_CH1_UPDATE.ch1_updt_idle_reg_1 ),
        .I3(\GEN_CH1_UPDATE.ch1_updt_idle_i_2_n_0 ),
        .I4(\GEN_CH1_UPDATE.ch1_updt_idle_reg_2 ),
        .I5(sig_sg2sgcntlr_updt_idle),
        .O(\GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h02550257)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_2 
       (.I0(Q[1]),
        .I1(updt_cs),
        .I2(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I3(Q[0]),
        .I4(\FSM_sequential_updt_cs_reg[2]_0 ),
        .O(\GEN_CH1_UPDATE.ch1_updt_idle_i_2_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_idle_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ),
        .Q(sig_sg2sgcntlr_updt_idle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 
       (.I0(updt_interr),
        .I1(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I2(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_interr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ),
        .R(SR));
  FDRE \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_updt_ioc_irq_set0),
        .Q(sig_sg2sgcntlr_updt_ioc_irq_set),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 
       (.I0(updt_slverr),
        .I1(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I2(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1 
       (.I0(sig_sg2sgcntlr_updt_ioc_irq_set),
        .I1(sig_reg2sg_irqthresh_wren),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ),
        .O(\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \I_REGISTER_BLOCK/sg_decerr_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ),
        .I1(sg_decerr_reg),
        .I2(sg_decerr_reg_0),
        .O(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \I_REGISTER_BLOCK/sg_interr_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ),
        .I1(sg_interr_reg),
        .I2(sg_interr_reg_0),
        .O(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \I_REGISTER_BLOCK/sg_slverr_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ),
        .I1(sg_slverr_reg),
        .I2(sg_slverr_reg_0),
        .O(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_1 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cdma_tvect_out[10]_INST_0_i_2 
       (.I0(\cdma_tvect_out[10]_INST_0_i_4_n_0 ),
        .I1(sig_rst2s2mm_halt),
        .I2(\GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ),
        .I3(\cdma_tvect_out[10] ),
        .I4(\FSM_sequential_updt_cs_reg[2]_0 ),
        .O(sig_halt_request_reg));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cdma_tvect_out[10]_INST_0_i_4 
       (.I0(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ),
        .I1(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .I2(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .O(\cdma_tvect_out[10]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ftch_error_addr[31]_i_1 
       (.I0(sg_ftch_error0),
        .I1(\ftch_error_addr[31]_i_3_n_0 ),
        .I2(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ),
        .I3(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .I4(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ftch_error_addr[31]_i_3 
       (.I0(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ),
        .I1(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ),
        .I2(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ),
        .O(\ftch_error_addr[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[28]_INST_0 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I1(\m_axi_sg_wdata[31] [0]),
        .O(m_axi_sg_wdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[29]_INST_0 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I1(\m_axi_sg_wdata[31] [1]),
        .O(m_axi_sg_wdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[30]_INST_0 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I1(\m_axi_sg_wdata[31] [2]),
        .O(m_axi_sg_wdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[31]_INST_0 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I1(\m_axi_sg_wdata[31] [3]),
        .O(m_axi_sg_wdata[3]));
  LUT6 #(
    .INIT(64'h5555575500000300)) 
    s_axis_updt_cmd_tvalid_i_1
       (.I0(s_axis_updt_cmd_tready),
        .I1(updt_cs),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\FSM_sequential_updt_cs_reg[2]_0 ),
        .I5(s_axis_updt_cmd_tvalid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [4]),
        .Q(\update_address_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [5]),
        .Q(\update_address_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [6]),
        .Q(\update_address_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [7]),
        .Q(\update_address_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [8]),
        .Q(\update_address_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [9]),
        .Q(\update_address_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [10]),
        .Q(\update_address_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [11]),
        .Q(\update_address_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [12]),
        .Q(\update_address_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [13]),
        .Q(\update_address_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [14]),
        .Q(\update_address_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [15]),
        .Q(\update_address_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [16]),
        .Q(\update_address_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [17]),
        .Q(\update_address_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [18]),
        .Q(\update_address_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [19]),
        .Q(\update_address_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [20]),
        .Q(\update_address_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [21]),
        .Q(\update_address_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [22]),
        .Q(\update_address_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [23]),
        .Q(\update_address_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [24]),
        .Q(\update_address_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [25]),
        .Q(\update_address_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(1'b1),
        .Q(\update_address_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [0]),
        .Q(\update_address_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [1]),
        .Q(\update_address_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [2]),
        .Q(\update_address_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\update_address_reg[31]_1 [3]),
        .Q(\update_address_reg[31]_0 [4]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0004)) 
    \updt_error_addr[31]_i_1 
       (.I0(\FSM_sequential_updt_cs_reg[2]_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(updt_cs),
        .O(updt_cmnd_wr));
  FDRE \updt_error_addr_reg[10] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [5]),
        .Q(\updt_error_addr_reg[31]_0 [4]),
        .R(SR));
  FDRE \updt_error_addr_reg[11] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [6]),
        .Q(\updt_error_addr_reg[31]_0 [5]),
        .R(SR));
  FDRE \updt_error_addr_reg[12] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [7]),
        .Q(\updt_error_addr_reg[31]_0 [6]),
        .R(SR));
  FDRE \updt_error_addr_reg[13] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [8]),
        .Q(\updt_error_addr_reg[31]_0 [7]),
        .R(SR));
  FDRE \updt_error_addr_reg[14] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [9]),
        .Q(\updt_error_addr_reg[31]_0 [8]),
        .R(SR));
  FDRE \updt_error_addr_reg[15] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [10]),
        .Q(\updt_error_addr_reg[31]_0 [9]),
        .R(SR));
  FDRE \updt_error_addr_reg[16] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [11]),
        .Q(\updt_error_addr_reg[31]_0 [10]),
        .R(SR));
  FDRE \updt_error_addr_reg[17] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [12]),
        .Q(\updt_error_addr_reg[31]_0 [11]),
        .R(SR));
  FDRE \updt_error_addr_reg[18] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [13]),
        .Q(\updt_error_addr_reg[31]_0 [12]),
        .R(SR));
  FDRE \updt_error_addr_reg[19] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [14]),
        .Q(\updt_error_addr_reg[31]_0 [13]),
        .R(SR));
  FDRE \updt_error_addr_reg[20] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [15]),
        .Q(\updt_error_addr_reg[31]_0 [14]),
        .R(SR));
  FDRE \updt_error_addr_reg[21] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [16]),
        .Q(\updt_error_addr_reg[31]_0 [15]),
        .R(SR));
  FDRE \updt_error_addr_reg[22] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [17]),
        .Q(\updt_error_addr_reg[31]_0 [16]),
        .R(SR));
  FDRE \updt_error_addr_reg[23] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [18]),
        .Q(\updt_error_addr_reg[31]_0 [17]),
        .R(SR));
  FDRE \updt_error_addr_reg[24] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [19]),
        .Q(\updt_error_addr_reg[31]_0 [18]),
        .R(SR));
  FDRE \updt_error_addr_reg[25] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [20]),
        .Q(\updt_error_addr_reg[31]_0 [19]),
        .R(SR));
  FDRE \updt_error_addr_reg[26] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [21]),
        .Q(\updt_error_addr_reg[31]_0 [20]),
        .R(SR));
  FDRE \updt_error_addr_reg[27] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [22]),
        .Q(\updt_error_addr_reg[31]_0 [21]),
        .R(SR));
  FDRE \updt_error_addr_reg[28] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [23]),
        .Q(\updt_error_addr_reg[31]_0 [22]),
        .R(SR));
  FDRE \updt_error_addr_reg[29] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [24]),
        .Q(\updt_error_addr_reg[31]_0 [23]),
        .R(SR));
  FDRE \updt_error_addr_reg[30] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [25]),
        .Q(\updt_error_addr_reg[31]_0 [24]),
        .R(SR));
  FDRE \updt_error_addr_reg[31] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [26]),
        .Q(\updt_error_addr_reg[31]_0 [25]),
        .R(SR));
  FDRE \updt_error_addr_reg[6] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [1]),
        .Q(\updt_error_addr_reg[31]_0 [0]),
        .R(SR));
  FDRE \updt_error_addr_reg[7] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [2]),
        .Q(\updt_error_addr_reg[31]_0 [1]),
        .R(SR));
  FDRE \updt_error_addr_reg[8] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [3]),
        .Q(\updt_error_addr_reg[31]_0 [2]),
        .R(SR));
  FDRE \updt_error_addr_reg[9] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\update_address_reg[31]_0 [4]),
        .Q(\updt_error_addr_reg[31]_0 [3]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wr_status_cntl
   (D,
    FIFO_Full_reg,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_init_done_3,
    sig_init_done_4,
    E,
    m_axi_sg_bready,
    sig_inhibit_rdy_n,
    sig_push_to_wsc_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ,
    m_axi_aclk,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_stat2wsc_status_ready,
    m_axi_sg_bvalid,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    m_axi_sg_bresp,
    in);
  output [3:0]D;
  output FIFO_Full_reg;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output sig_init_done_3;
  output sig_init_done_4;
  output [0:0]E;
  output m_axi_sg_bready;
  output sig_inhibit_rdy_n;
  output sig_push_to_wsc_reg;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  input m_axi_aclk;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input sig_stat2wsc_status_ready;
  input m_axi_sg_bvalid;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [1:0]m_axi_sg_bresp;
  input [2:0]in;

  wire [3:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ;
  wire [2:0]\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire [2:0]in;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_tlast_err_stop;
  wire [2:0]sig_wdc_statcnt;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire \sig_wdc_statcnt[1]_i_1_n_0 ;
  wire \sig_wdc_statcnt[2]_i_1_n_0 ;
  wire sig_wdc_status_going_full;
  wire [1:1]sig_wresp_sfifo_out;
  wire sig_wsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized2 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D(D[2:0]),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (sig_wresp_sfifo_out),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out [2],\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out [0]}),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done_4(sig_init_done_4),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_reg(sig_push_to_wsc_reg),
        .sig_tlast_err_stop(sig_tlast_err_stop));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_1),
        .Q(D[1]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(D[0]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2 ),
        .Q(D[3]),
        .S(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .Q(sig_coelsc_reg_empty),
        .S(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out [0]),
        .Q(sig_wsc2stat_status_valid),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(D[2]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized1 I_WRESP_STATUS_FIFO
       (.D(D[2:1]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_1),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_3),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .\m_axi_sg_bresp[1] (sig_wresp_sfifo_out),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out [2]),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h99D96664)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_push_coelsc_reg),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ),
        .I2(sig_wdc_statcnt[1]),
        .I3(sig_wdc_statcnt[2]),
        .I4(sig_wdc_statcnt[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hCCC27CCC)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(sig_wdc_statcnt[2]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[0]),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ),
        .I4(sig_push_coelsc_reg),
        .O(\sig_wdc_statcnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hAAA82AAA)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_wdc_statcnt[2]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[0]),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ),
        .I4(sig_push_coelsc_reg),
        .O(\sig_wdc_statcnt[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[0]),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[1]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[1]),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[2]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[2]),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt[2]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[0]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wrdata_cntl
   (sig_push_to_wsc,
    in,
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ,
    sig_tlast_err_stop,
    m_axi_sg_wvalid,
    sig_data2all_tlast_error,
    follower_full_mm2s0,
    m_axi_sg_wready_0,
    m_axi_sg_wlast,
    m_axi_aclk,
    sig_calc2dm_calc_err,
    \sig_addr_posted_cntr_reg[2]_0 ,
    sig_inhibit_rdy_n,
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_1 ,
    sig_push_to_wsc_reg_0,
    sig_push_to_wsc_reg_1,
    ch1_updt_active,
    follower_full_mm2s,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ,
    m_axi_sg_wready,
    Q,
    out,
    sig_mstr2data_cmd_valid,
    sig_wdc_status_going_full,
    sig_stat2wsc_status_ready,
    sig_wsc2stat_status_valid);
  output sig_push_to_wsc;
  output [2:0]in;
  output \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;
  output sig_tlast_err_stop;
  output m_axi_sg_wvalid;
  output sig_data2all_tlast_error;
  output follower_full_mm2s0;
  output m_axi_sg_wready_0;
  output m_axi_sg_wlast;
  input m_axi_aclk;
  input sig_calc2dm_calc_err;
  input \sig_addr_posted_cntr_reg[2]_0 ;
  input sig_inhibit_rdy_n;
  input \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_1 ;
  input sig_push_to_wsc_reg_0;
  input sig_push_to_wsc_reg_1;
  input ch1_updt_active;
  input follower_full_mm2s;
  input \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ;
  input m_axi_sg_wready;
  input [0:0]Q;
  input out;
  input sig_mstr2data_cmd_valid;
  input sig_wdc_status_going_full;
  input sig_stat2wsc_status_ready;
  input sig_wsc2stat_status_valid;

  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_1 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ;
  wire [0:0]Q;
  wire ch1_updt_active;
  wire follower_full_mm2s;
  wire follower_full_mm2s0;
  wire [2:0]in;
  wire m_axi_aclk;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wlast_INST_0_i_1_n_0;
  wire m_axi_sg_wlast_INST_0_i_2_n_0;
  wire m_axi_sg_wready;
  wire m_axi_sg_wready_0;
  wire m_axi_sg_wvalid;
  wire m_axi_sg_wvalid_INST_0_i_1_n_0;
  wire m_axi_sg_wvalid_INST_0_i_2_n_0;
  wire out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_calc2dm_calc_err;
  wire sig_data2all_tlast_error;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_last_err0;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[0]_i_1_n_0 ;
  wire \sig_dbeat_cntr[1]_i_1_n_0 ;
  wire \sig_dbeat_cntr[2]_i_1_n_0 ;
  wire \sig_dbeat_cntr[3]_i_1_n_0 ;
  wire \sig_dbeat_cntr[4]_i_1_n_0 ;
  wire \sig_dbeat_cntr[5]_i_1__1_n_0 ;
  wire \sig_dbeat_cntr[5]_i_2_n_0 ;
  wire \sig_dbeat_cntr[6]_i_1__1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_2__1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_i_1_n_0;
  wire sig_dqual_reg_full_i_3_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1_n_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1__0_n_0;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_i_1_n_0;
  wire sig_push_to_wsc_i_2_n_0;
  wire sig_push_to_wsc_reg_0;
  wire sig_push_to_wsc_reg_1;
  wire sig_stat2wsc_status_ready;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \FSM_sequential_pntr_cs[1]_i_2 
       (.I0(m_axi_sg_wready),
        .I1(m_axi_sg_wvalid_INST_0_i_1_n_0),
        .I2(ch1_updt_active),
        .I3(follower_full_mm2s),
        .I4(sig_data2all_tlast_error),
        .O(m_axi_sg_wready_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(sig_push_to_wsc),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_1 ),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_data2all_tlast_error),
        .I4(sig_tlast_err_stop),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ),
        .Q(sig_tlast_err_stop),
        .R(\sig_addr_posted_cntr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD2220000)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(sig_dqual_reg_full),
        .I1(m_axi_sg_wlast_INST_0_i_1_n_0),
        .I2(Q),
        .I3(ch1_updt_active),
        .I4(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I5(sig_data2all_tlast_error),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ),
        .Q(sig_data2all_tlast_error),
        .R(\sig_addr_posted_cntr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h5555755555555555)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_2 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ),
        .I1(sig_data2all_tlast_error),
        .I2(follower_full_mm2s),
        .I3(ch1_updt_active),
        .I4(m_axi_sg_wvalid_INST_0_i_1_n_0),
        .I5(m_axi_sg_wready),
        .O(follower_full_mm2s0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \INFERRED_GEN.data_reg[2][6]_srl3_i_1 
       (.I0(sig_tlast_err_stop),
        .I1(sig_inhibit_rdy_n),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_1 ),
        .I3(sig_push_to_wsc),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_sg_wlast_INST_0
       (.I0(sig_dqual_reg_full),
        .I1(m_axi_sg_wlast_INST_0_i_1_n_0),
        .O(m_axi_sg_wlast));
  LUT3 #(
    .INIT(8'hFE)) 
    m_axi_sg_wlast_INST_0_i_1
       (.I0(sig_dbeat_cntr[7]),
        .I1(m_axi_sg_wlast_INST_0_i_2_n_0),
        .I2(sig_dbeat_cntr[6]),
        .O(m_axi_sg_wlast_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    m_axi_sg_wlast_INST_0_i_2
       (.I0(sig_dbeat_cntr[5]),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[2]),
        .I5(sig_dbeat_cntr[4]),
        .O(m_axi_sg_wlast_INST_0_i_2_n_0));
  LUT4 #(
    .INIT(16'h00F8)) 
    m_axi_sg_wvalid_INST_0
       (.I0(ch1_updt_active),
        .I1(follower_full_mm2s),
        .I2(sig_data2all_tlast_error),
        .I3(m_axi_sg_wvalid_INST_0_i_1_n_0),
        .O(m_axi_sg_wvalid));
  LUT6 #(
    .INIT(64'hFFFF0075FFFFFFFF)) 
    m_axi_sg_wvalid_INST_0_i_1
       (.I0(sig_addr_posted_cntr[0]),
        .I1(out),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(m_axi_sg_wvalid_INST_0_i_2_n_0),
        .I4(sig_next_calc_error_reg),
        .I5(sig_dqual_reg_full),
        .O(m_axi_sg_wvalid_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'hE)) 
    m_axi_sg_wvalid_INST_0_i_2
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .O(m_axi_sg_wvalid_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hB9996662)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(out),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hF0DAA4F0)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(out),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hCCECC8CC)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(out),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(\sig_addr_posted_cntr_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(\sig_addr_posted_cntr_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(\sig_addr_posted_cntr_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_next_calc_error_reg),
        .Q(in[2]),
        .R(sig_push_to_wsc_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    sig_data2wsc_cmd_cmplt_i_1__0
       (.I0(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I1(ch1_updt_active),
        .I2(Q),
        .I3(sig_dqual_reg_full),
        .I4(sig_data2all_tlast_error),
        .O(sig_data2wsc_cmd_cmplt0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(in[0]),
        .R(sig_push_to_wsc_i_1_n_0));
  LUT6 #(
    .INIT(64'hFBAEAEAEAAAAAAAA)) 
    sig_data2wsc_last_err_i_1
       (.I0(sig_data2all_tlast_error),
        .I1(sig_dqual_reg_full),
        .I2(m_axi_sg_wlast_INST_0_i_1_n_0),
        .I3(Q),
        .I4(ch1_updt_active),
        .I5(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .O(sig_data2wsc_last_err0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_last_err_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_last_err0),
        .Q(in[1]),
        .R(sig_push_to_wsc_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_dbeat_cntr[0]),
        .I1(sig_data2mstr_cmd_ready),
        .O(\sig_dbeat_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[1]),
        .O(\sig_dbeat_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[2]),
        .I5(sig_dbeat_cntr[4]),
        .O(\sig_dbeat_cntr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[5]_i_1__1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(\sig_dbeat_cntr[5]_i_2_n_0 ),
        .I2(sig_dbeat_cntr[5]),
        .O(\sig_dbeat_cntr[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr[4]),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[6]_i_1__1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(m_axi_sg_wlast_INST_0_i_2_n_0),
        .I2(sig_dbeat_cntr[6]),
        .O(\sig_dbeat_cntr[6]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \sig_dbeat_cntr[7]_i_1__0 
       (.I0(m_axi_sg_wlast_INST_0_i_1_n_0),
        .I1(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I2(sig_data2mstr_cmd_ready),
        .O(\sig_dbeat_cntr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \sig_dbeat_cntr[7]_i_2__1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[6]),
        .I2(m_axi_sg_wlast_INST_0_i_2_n_0),
        .I3(sig_dbeat_cntr[7]),
        .O(\sig_dbeat_cntr[7]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h0000F800)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(ch1_updt_active),
        .I1(follower_full_mm2s),
        .I2(sig_data2all_tlast_error),
        .I3(m_axi_sg_wready),
        .I4(m_axi_sg_wvalid_INST_0_i_1_n_0),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[0]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[0]),
        .R(\sig_addr_posted_cntr_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[1]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[1]),
        .R(\sig_addr_posted_cntr_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[2]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[2]),
        .R(\sig_addr_posted_cntr_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[3]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[3]),
        .R(\sig_addr_posted_cntr_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[4]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[4]),
        .R(\sig_addr_posted_cntr_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[5]_i_1__1_n_0 ),
        .Q(sig_dbeat_cntr[5]),
        .R(\sig_addr_posted_cntr_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[6]_i_1__1_n_0 ),
        .Q(sig_dbeat_cntr[6]),
        .R(\sig_addr_posted_cntr_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[7]_i_2__1_n_0 ),
        .Q(sig_dbeat_cntr[7]),
        .R(\sig_addr_posted_cntr_reg[2]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_dqual_reg_full_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000400FFFFFFFF)) 
    sig_dqual_reg_full_i_1
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I4(m_axi_sg_wlast_INST_0_i_1_n_0),
        .I5(sig_push_to_wsc_reg_1),
        .O(sig_dqual_reg_full_i_1_n_0));
  LUT4 #(
    .INIT(16'h007F)) 
    sig_dqual_reg_full_i_2
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_dqual_reg_full_i_3_n_0),
        .O(sig_data2mstr_cmd_ready));
  LUT6 #(
    .INIT(64'hFBFFFFFFFBFFFBFF)) 
    sig_dqual_reg_full_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_wdc_status_going_full),
        .I3(sig_dqual_reg_empty),
        .I4(sig_stat2wsc_status_ready),
        .I5(sig_wsc2stat_status_valid),
        .O(sig_dqual_reg_full_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_dqual_reg_full),
        .R(sig_dqual_reg_full_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I1(m_axi_sg_wlast_INST_0_i_1_n_0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(\sig_addr_posted_cntr_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_push_to_wsc_reg_1),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_calc2dm_calc_err),
        .Q(sig_next_calc_error_reg),
        .R(sig_dqual_reg_full_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    sig_push_err2wsc_i_1__0
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_push_err2wsc),
        .I3(sig_push_to_wsc_reg_1),
        .O(sig_push_err2wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1__0_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h1011FFFF)) 
    sig_push_to_wsc_i_1
       (.I0(sig_push_to_wsc_reg_0),
        .I1(sig_push_err2wsc),
        .I2(m_axi_sg_wlast_INST_0_i_1_n_0),
        .I3(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I4(sig_push_to_wsc_reg_1),
        .O(sig_push_to_wsc_i_1_n_0));
  LUT4 #(
    .INIT(16'h5504)) 
    sig_push_to_wsc_i_2
       (.I0(sig_tlast_err_stop),
        .I1(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I2(m_axi_sg_wlast_INST_0_i_1_n_0),
        .I3(sig_push_err2wsc),
        .O(sig_push_to_wsc_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(1'b1),
        .Q(sig_push_to_wsc),
        .R(sig_push_to_wsc_i_1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f
   (fifo_full_p1,
    Q,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_push_coelsc_reg,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    m_axi_sg_bvalid,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    m_axi_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_push_coelsc_reg;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input m_axi_sg_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input m_axi_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [2:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire m_axi_sg_bvalid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;

  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h00610008)) 
    FIFO_Full_i_1
       (.I0(Q[0]),
        .I1(\USE_SRL_FIFO.sig_wr_fifo ),
        .I2(sig_push_coelsc_reg),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[2]),
        .I1(sig_push_coelsc_reg),
        .I2(m_axi_sg_bvalid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA6A69AA6A6A6A6A6)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(Q[0]),
        .I3(m_axi_sg_bvalid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I5(sig_inhibit_rdy_n),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h46CCCCDC)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(sig_push_coelsc_reg),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_0
   (fifo_full_p1,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    FIFO_Full_reg,
    FIFO_Full_reg_0,
    D,
    sig_push_coelsc_reg,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    m_axi_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input FIFO_Full_reg;
  input FIFO_Full_reg_0;
  input [0:0]D;
  input sig_push_coelsc_reg;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input m_axi_aclk;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [2:0]Q;
  wire [2:1]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_push_coelsc_reg;

  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h01122000)) 
    FIFO_Full_i_1__0
       (.I0(FIFO_Full_reg),
        .I1(Q[2]),
        .I2(FIFO_Full_reg_0),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT4 #(
    .INIT(16'h9AA6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(sig_push_coelsc_reg),
        .I2(FIFO_Full_reg_0),
        .I3(Q[0]),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \INFERRED_GEN.cnt_i[1]_i_2__0 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[2]),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h7870F0F1)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(FIFO_Full_reg_0),
        .I2(Q[2]),
        .I3(FIFO_Full_reg),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .S(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_12
   (SR,
    sig_last_dbeat_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    fifo_full_p1,
    Q,
    E,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_cmd_cmplt_reg_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    m_axi_rlast,
    sig_ld_new_cmd_reg_reg,
    \sig_dbeat_cntr[7]_i_3__0 ,
    \sig_dbeat_cntr[7]_i_3__0_0 ,
    \sig_dbeat_cntr[7]_i_3__0_1 ,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg,
    \sig_dbeat_cntr_reg[0] ,
    \sig_dbeat_cntr_reg[7] ,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_dqual_reg_empty_reg_0,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_rvalid,
    sig_data2rsc_valid,
    sig_dqual_reg_full,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_stream_rst,
    m_axi_aclk);
  output [0:0]SR;
  output sig_last_dbeat_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output fifo_full_p1;
  output [1:0]Q;
  output [0:0]E;
  output [3:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_coelsc_cmd_cmplt_reg_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input m_axi_rlast;
  input sig_ld_new_cmd_reg_reg;
  input \sig_dbeat_cntr[7]_i_3__0 ;
  input \sig_dbeat_cntr[7]_i_3__0_0 ;
  input \sig_dbeat_cntr[7]_i_3__0_1 ;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input [7:0]\sig_dbeat_cntr_reg[7] ;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_dqual_reg_empty_reg_0;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_rvalid;
  input sig_data2rsc_valid;
  input sig_dqual_reg_full;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_stream_rst;
  input m_axi_aclk;

  wire [3:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_coelsc_cmd_cmplt_reg_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr[7]_i_3__0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_1 ;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_sequential_reg;
  wire \sig_next_tag_reg[3]_i_4_n_0 ;
  wire \sig_next_tag_reg[3]_i_6_n_0 ;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hC0101000)) 
    FIFO_Full_i_1__1
       (.I0(\USE_SRL_FIFO.sig_rd_empty ),
        .I1(sig_last_dbeat_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\USE_SRL_FIFO.sig_wr_fifo ),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_last_dbeat_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF08F7FF00F70800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(Q[0]),
        .I4(sig_last_dbeat_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h017F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(\USE_SRL_FIFO.sig_wr_fifo ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_last_dbeat_reg),
        .I4(\USE_SRL_FIFO.sig_rd_empty ),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \sig_dbeat_cntr[4]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[7] [0]),
        .I1(\sig_dbeat_cntr_reg[7] [1]),
        .I2(\sig_dbeat_cntr_reg[7] [2]),
        .I3(\sig_dbeat_cntr_reg[7] [3]),
        .I4(\sig_dbeat_cntr_reg[7] [4]),
        .I5(sig_last_dbeat_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(\sig_dbeat_cntr_reg[5] ),
        .I1(\sig_dbeat_cntr_reg[7] [4]),
        .I2(\sig_dbeat_cntr_reg[7] [5]),
        .I3(sig_last_dbeat_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h0000FB04)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [4]),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(\sig_dbeat_cntr_reg[7] [5]),
        .I3(\sig_dbeat_cntr_reg[7] [6]),
        .I4(sig_last_dbeat_reg),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF54444444)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(\sig_next_tag_reg[3]_i_4_n_0 ),
        .I1(sig_dqual_reg_empty),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty_reg),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I5(\sig_dbeat_cntr_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFFB0004)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(\sig_dbeat_cntr_reg[7] [5]),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(\sig_dbeat_cntr_reg[7] [4]),
        .I3(\sig_dbeat_cntr_reg[7] [6]),
        .I4(\sig_dbeat_cntr_reg[7] [7]),
        .I5(sig_last_dbeat_reg),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hB8FF0000B8000000)) 
    sig_last_dbeat_i_1
       (.I0(sig_last_dbeat_reg_0),
        .I1(sig_last_dbeat_reg),
        .I2(sig_last_dbeat_reg_1),
        .I3(E),
        .I4(sig_ld_new_cmd_reg_reg),
        .I5(sig_dqual_reg_empty_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_last_dbeat_reg),
        .I1(sig_ld_new_cmd_reg_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_tag_reg[3]_i_1 
       (.I0(sig_last_dbeat_reg),
        .I1(m_axi_rlast),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I3(sig_ld_new_cmd_reg_reg),
        .O(SR));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \sig_next_tag_reg[3]_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty),
        .I4(\sig_next_tag_reg[3]_i_4_n_0 ),
        .O(sig_last_dbeat_reg));
  LUT4 #(
    .INIT(16'h00D0)) 
    \sig_next_tag_reg[3]_i_3 
       (.I0(full),
        .I1(sig_dqual_reg_empty_reg_1),
        .I2(m_axi_rvalid),
        .I3(sig_coelsc_cmd_cmplt_reg_reg),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \sig_next_tag_reg[3]_i_4 
       (.I0(\sig_next_tag_reg[3]_i_6_n_0 ),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(\USE_SRL_FIFO.sig_rd_empty ),
        .I4(sig_dqual_reg_empty_reg_0),
        .O(\sig_next_tag_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFFF)) 
    \sig_next_tag_reg[3]_i_5 
       (.I0(sig_data2rsc_valid),
        .I1(sig_dqual_reg_empty_reg_0),
        .I2(sig_dqual_reg_full),
        .I3(\sig_dbeat_cntr[7]_i_3__0_1 ),
        .I4(\sig_dbeat_cntr[7]_i_3__0 ),
        .I5(\sig_dbeat_cntr[7]_i_3__0_0 ),
        .O(sig_coelsc_cmd_cmplt_reg_reg));
  LUT3 #(
    .INIT(8'h80)) 
    \sig_next_tag_reg[3]_i_6 
       (.I0(\sig_dbeat_cntr[7]_i_3__0 ),
        .I1(\sig_dbeat_cntr[7]_i_3__0_0 ),
        .I2(\sig_dbeat_cntr[7]_i_3__0_1 ),
        .O(\sig_next_tag_reg[3]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_19
   (fifo_full_p1,
    Q,
    sig_ok_to_post_rd_addr_reg,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_mm2s_allow_addr_req,
    sig_addr_reg_empty,
    sig_data2addr_stop_req,
    sig_stream_rst,
    m_axi_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_ok_to_post_rd_addr_reg;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_mm2s_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_data2addr_stop_req;
  input sig_stream_rst;
  input m_axi_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [1:0]Q;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire sig_addr_reg_empty;
  wire sig_data2addr_stop_req;
  wire sig_mm2s_allow_addr_req;
  wire sig_mstr2addr_cmd_valid;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h80009200)) 
    FIFO_Full_i_1__2
       (.I0(Q[0]),
        .I1(sig_ok_to_post_rd_addr_reg),
        .I2(\USE_SRL_FIFO.sig_wr_fifo ),
        .I3(Q[1]),
        .I4(\USE_SRL_FIFO.sig_rd_empty ),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h40BFBF40)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_ok_to_post_rd_addr_reg),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA6A6A6A69AA6A6A6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[1]),
        .I1(sig_ok_to_post_rd_addr_reg),
        .I2(Q[0]),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(\USE_SRL_FIFO.sig_rd_empty ),
        .I1(Q[1]),
        .I2(\USE_SRL_FIFO.sig_wr_fifo ),
        .I3(sig_ok_to_post_rd_addr_reg),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .S(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0008)) 
    sig_addr_valid_reg_i_2__1
       (.I0(sig_mm2s_allow_addr_req),
        .I1(sig_addr_reg_empty),
        .I2(sig_data2addr_stop_req),
        .I3(\USE_SRL_FIFO.sig_rd_empty ),
        .O(sig_ok_to_post_rd_addr_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_8
   (E,
    sig_s_ready_out_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg,
    fifo_full_p1,
    Q,
    D,
    sig_ld_new_cmd_reg_reg,
    sig_push_dqual_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_first_dbeat_reg_0,
    sig_dqual_reg_empty,
    \sig_dbeat_cntr_reg[7] ,
    sig_next_sequential_reg,
    sig_last_mmap_dbeat,
    sig_first_dbeat_reg_1,
    sig_first_dbeat,
    sig_last_dbeat_reg,
    sel,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    \sig_dbeat_cntr_reg[7]_0 ,
    out,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[7]_1 ,
    sig_first_dbeat_reg_2,
    sig_first_dbeat_reg_3,
    sig_first_dbeat_reg_4,
    sig_last_mmap_dbeat_reg,
    \sig_dbeat_cntr[7]_i_4__0_0 ,
    sig_halt_reg,
    data_valid,
    sig_stat2wsc_status_ready,
    sig_wsc2stat_status_valid,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_addr_posted_cntr,
    sig_last_dbeat_reg_0,
    sig_stream_rst,
    m_axi_aclk);
  output [0:0]E;
  output sig_s_ready_out_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_first_dbeat_reg;
  output fifo_full_p1;
  output [1:0]Q;
  output [7:0]D;
  output sig_ld_new_cmd_reg_reg;
  output sig_push_dqual_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input sig_first_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input \sig_dbeat_cntr_reg[7] ;
  input sig_next_sequential_reg;
  input sig_last_mmap_dbeat;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat;
  input sig_last_dbeat_reg;
  input sel;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input [7:0]\sig_dbeat_cntr_reg[7]_0 ;
  input [3:0]out;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[7]_1 ;
  input sig_first_dbeat_reg_2;
  input sig_first_dbeat_reg_3;
  input sig_first_dbeat_reg_4;
  input sig_last_mmap_dbeat_reg;
  input \sig_dbeat_cntr[7]_i_4__0_0 ;
  input sig_halt_reg;
  input data_valid;
  input sig_stat2wsc_status_ready;
  input sig_wsc2stat_status_valid;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input [2:0]sig_addr_posted_cntr;
  input sig_last_dbeat_reg_0;
  input sig_stream_rst;
  input m_axi_aclk;

  wire [7:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [1:0]Q;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire [2:0]addr_i_p1;
  wire data_valid;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire [3:0]out;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr[7]_i_4__0_0 ;
  wire \sig_dbeat_cntr[7]_i_5__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_7_n_0 ;
  wire \sig_dbeat_cntr[7]_i_8_n_0 ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire [7:0]\sig_dbeat_cntr_reg[7]_0 ;
  wire \sig_dbeat_cntr_reg[7]_1 ;
  wire sig_dqual_reg_empty;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_first_dbeat_reg_2;
  wire sig_first_dbeat_reg_3;
  wire sig_first_dbeat_reg_4;
  wire sig_halt_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h30404000)) 
    FIFO_Full_i_1__5
       (.I0(\USE_SRL_FIFO.sig_rd_empty ),
        .I1(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sel),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hF7FFFF08080000F7)) 
    \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h7F018001)) 
    \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(sel),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I4(\USE_SRL_FIFO.sig_rd_empty ),
        .O(addr_i_p1[2]));
  LUT5 #(
    .INIT(32'hAAAAEFFF)) 
    \INFERRED_GEN.cnt_i[2]_i_2__1 
       (.I0(\sig_dbeat_cntr[7]_i_5__0_n_0 ),
        .I1(sig_s_ready_out_reg),
        .I2(sig_next_sequential_reg),
        .I3(\sig_dbeat_cntr_reg[7] ),
        .I4(sig_dqual_reg_empty),
        .O(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .S(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \sig_dbeat_cntr[0]_i_1__1 
       (.I0(\sig_dbeat_cntr_reg[7]_0 [0]),
        .I1(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I2(out[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \sig_dbeat_cntr[1]_i_1__1 
       (.I0(\sig_dbeat_cntr_reg[7]_0 [1]),
        .I1(\sig_dbeat_cntr_reg[7]_0 [0]),
        .I2(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I3(out[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \sig_dbeat_cntr[2]_i_1__1 
       (.I0(\sig_dbeat_cntr_reg[7]_0 [1]),
        .I1(\sig_dbeat_cntr_reg[7]_0 [0]),
        .I2(\sig_dbeat_cntr_reg[7]_0 [2]),
        .I3(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I4(out[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \sig_dbeat_cntr[3]_i_1__1 
       (.I0(\sig_dbeat_cntr_reg[7]_0 [2]),
        .I1(\sig_dbeat_cntr_reg[7]_0 [0]),
        .I2(\sig_dbeat_cntr_reg[7]_0 [1]),
        .I3(\sig_dbeat_cntr_reg[7]_0 [3]),
        .I4(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I5(out[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \sig_dbeat_cntr[4]_i_1__1 
       (.I0(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I1(\sig_dbeat_cntr_reg[7]_0 [3]),
        .I2(\sig_dbeat_cntr_reg[7]_0 [1]),
        .I3(\sig_dbeat_cntr_reg[7]_0 [0]),
        .I4(\sig_dbeat_cntr_reg[7]_0 [2]),
        .I5(\sig_dbeat_cntr_reg[7]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hA802)) 
    \sig_dbeat_cntr[5]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I1(\sig_dbeat_cntr_reg[7]_0 [4]),
        .I2(\sig_dbeat_cntr_reg[5] ),
        .I3(\sig_dbeat_cntr_reg[7]_0 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \sig_dbeat_cntr[6]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I1(\sig_dbeat_cntr_reg[7]_1 ),
        .I2(\sig_dbeat_cntr_reg[7]_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0000AAAACCCCFEEE)) 
    \sig_dbeat_cntr[7]_i_1__1 
       (.I0(sig_first_dbeat_reg_0),
        .I1(sig_dqual_reg_empty),
        .I2(\sig_dbeat_cntr_reg[7] ),
        .I3(sig_next_sequential_reg),
        .I4(sig_s_ready_out_reg),
        .I5(\sig_dbeat_cntr[7]_i_5__0_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hA802)) 
    \sig_dbeat_cntr[7]_i_2__0 
       (.I0(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I1(\sig_dbeat_cntr_reg[7]_0 [6]),
        .I2(\sig_dbeat_cntr_reg[7]_1 ),
        .I3(\sig_dbeat_cntr_reg[7]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \sig_dbeat_cntr[7]_i_4__0 
       (.I0(sig_first_dbeat_reg_2),
        .I1(sig_first_dbeat_reg_3),
        .I2(\sig_dbeat_cntr[7]_i_7_n_0 ),
        .I3(sig_first_dbeat_reg_4),
        .O(sig_s_ready_out_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBA)) 
    \sig_dbeat_cntr[7]_i_5__0 
       (.I0(\sig_dbeat_cntr[7]_i_8_n_0 ),
        .I1(sig_stat2wsc_status_ready),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_next_calc_error_reg),
        .I4(sig_wdc_status_going_full),
        .I5(\USE_SRL_FIFO.sig_rd_empty ),
        .O(\sig_dbeat_cntr[7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hA0A3)) 
    \sig_dbeat_cntr[7]_i_7 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(\sig_dbeat_cntr[7]_i_4__0_0 ),
        .I2(sig_halt_reg),
        .I3(data_valid),
        .O(\sig_dbeat_cntr[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \sig_dbeat_cntr[7]_i_8 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .O(\sig_dbeat_cntr[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD00000000000)) 
    sig_first_dbeat_i_1__0
       (.I0(sig_first_dbeat_reg_0),
        .I1(sig_s_ready_out_reg),
        .I2(sig_first_dbeat),
        .I3(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I4(sig_last_dbeat_reg),
        .I5(sig_first_dbeat_reg_1),
        .O(sig_first_dbeat_reg));
  LUT6 #(
    .INIT(64'h35FF303035003030)) 
    sig_last_dbeat_i_1__0
       (.I0(sig_last_dbeat_reg),
        .I1(sig_last_dbeat_reg_0),
        .I2(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I3(E),
        .I4(sig_first_dbeat_reg_1),
        .I5(\sig_dbeat_cntr_reg[7] ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h04)) 
    sig_ld_new_cmd_reg_i_1__1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_first_dbeat_reg_1),
        .I2(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .O(sig_ld_new_cmd_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_last_mmap_dbeat),
        .I1(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .I2(sig_first_dbeat_reg_1),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_next_calc_error_reg_i_2
       (.I0(\INFERRED_GEN.cnt_i[2]_i_2__1_n_0 ),
        .O(sig_push_dqual_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_9
   (fifo_full_p1,
    Q,
    sig_push_addr_reg1_out,
    FIFO_Full_reg,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_s2mm_allow_addr_req,
    sig_addr_reg_empty,
    sig_posted_to_axi_2_reg,
    sig_halt_reg,
    sig_stream_rst,
    m_axi_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_push_addr_reg1_out;
  input FIFO_Full_reg;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_s2mm_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_posted_to_axi_2_reg;
  input sig_halt_reg;
  input sig_stream_rst;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [1:0]Q;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire sig_addr_reg_empty;
  wire sig_halt_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sig_s2mm_allow_addr_req;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h21100000)) 
    FIFO_Full_i_1__6
       (.I0(FIFO_Full_reg),
        .I1(\USE_SRL_FIFO.sig_rd_empty ),
        .I2(Q[0]),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(sig_push_addr_reg1_out),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF08F7FF00F70800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(Q[0]),
        .I4(sig_push_addr_reg1_out),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h7F017F80)) 
    \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(Q[1]),
        .I1(\USE_SRL_FIFO.sig_wr_fifo ),
        .I2(Q[0]),
        .I3(\USE_SRL_FIFO.sig_rd_empty ),
        .I4(FIFO_Full_reg),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .S(sig_stream_rst));
  LUT5 #(
    .INIT(32'h00000008)) 
    sig_addr_valid_reg_i_2__2
       (.I0(sig_s2mm_allow_addr_req),
        .I1(sig_addr_reg_empty),
        .I2(sig_posted_to_axi_2_reg),
        .I3(sig_halt_reg),
        .I4(\USE_SRL_FIFO.sig_rd_empty ),
        .O(sig_push_addr_reg1_out));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0
   (fifo_full_p1,
    Q,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_push_coelsc_reg,
    m_axi_bvalid,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_stream_rst,
    m_axi_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_push_coelsc_reg;
  input m_axi_bvalid;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_stream_rst;
  input m_axi_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [3:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire m_axi_bvalid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h0042001400000000)) 
    FIFO_Full_i_1__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\USE_SRL_FIFO.sig_wr_fifo ),
        .I3(Q[3]),
        .I4(sig_push_coelsc_reg),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBBBB4BBB4444B444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(Q[3]),
        .I1(sig_push_coelsc_reg),
        .I2(m_axi_bvalid),
        .I3(sig_inhibit_rdy_n),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF08F7FF00F70800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(m_axi_bvalid),
        .I1(sig_inhibit_rdy_n),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h65AAAAAAAAAAAA9A)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(sig_push_coelsc_reg),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h52F0F0F0F0F0F0F4)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(Q[2]),
        .I1(sig_push_coelsc_reg),
        .I2(Q[3]),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[5][1]_srl6_i_1 
       (.I0(m_axi_bvalid),
        .I1(sig_inhibit_rdy_n),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_21
   (fifo_full_p1,
    Q,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_push_len_fifo,
    sig_ok_to_post_wr_addr_reg,
    sig_s2mm_ld_nxt_len,
    sig_len_fifo_full,
    CO,
    out,
    m_axi_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input sig_push_len_fifo;
  input sig_ok_to_post_wr_addr_reg;
  input sig_s2mm_ld_nxt_len;
  input sig_len_fifo_full;
  input [0:0]CO;
  input out;
  input m_axi_aclk;

  wire [0:0]CO;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [2:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire out;
  wire sig_len_fifo_empty;
  wire sig_len_fifo_full;
  wire sig_ok_to_post_wr_addr_reg;
  wire sig_push_len_fifo;
  wire sig_s2mm_ld_nxt_len;

  LUT6 #(
    .INIT(64'h0000802800000000)) 
    FIFO_Full_i_1__7
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_push_len_fifo),
        .I3(sig_ok_to_post_wr_addr_reg),
        .I4(sig_len_fifo_empty),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'hBB4B44B4)) 
    \INFERRED_GEN.cnt_i[0]_i_1__7 
       (.I0(sig_len_fifo_empty),
        .I1(sig_ok_to_post_wr_addr_reg),
        .I2(sig_s2mm_ld_nxt_len),
        .I3(sig_len_fifo_full),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF4FBBFB00B04404)) 
    \INFERRED_GEN.cnt_i[1]_i_1__7 
       (.I0(sig_len_fifo_empty),
        .I1(sig_ok_to_post_wr_addr_reg),
        .I2(sig_s2mm_ld_nxt_len),
        .I3(sig_len_fifo_full),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h4FFFFFFBB0000004)) 
    \INFERRED_GEN.cnt_i[2]_i_1__7 
       (.I0(sig_len_fifo_empty),
        .I1(sig_ok_to_post_wr_addr_reg),
        .I2(sig_push_len_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7F7F0080FFFF0100)) 
    \INFERRED_GEN.cnt_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_push_len_fifo),
        .I3(sig_ok_to_post_wr_addr_reg),
        .I4(sig_len_fifo_empty),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(out));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(out));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(out));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(sig_len_fifo_empty),
        .S(out));
  LUT4 #(
    .INIT(16'h0010)) 
    sig_ok_to_post_wr_addr_i_1
       (.I0(sig_len_fifo_empty),
        .I1(sig_ok_to_post_wr_addr_reg),
        .I2(CO),
        .I3(out),
        .O(\INFERRED_GEN.cnt_i_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_7
   (fifo_full_p1,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    FIFO_Full_reg,
    FIFO_Full_reg_0,
    D,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_stream_rst,
    m_axi_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input FIFO_Full_reg;
  input FIFO_Full_reg_0;
  input [0:0]D;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_stream_rst;
  input m_axi_aclk;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [3:0]Q;
  wire [3:1]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h0000000202080800)) 
    FIFO_Full_i_1__4
       (.I0(Q[2]),
        .I1(FIFO_Full_reg),
        .I2(Q[3]),
        .I3(FIFO_Full_reg_0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(FIFO_Full_reg_0),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I3(Q[1]),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[3]),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(FIFO_Full_reg_0),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7F807F00FF00FF01)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(FIFO_Full_reg_0),
        .I3(Q[3]),
        .I4(FIFO_Full_reg),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f
   (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \m_axi_sg_bresp[1] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    sel,
    out,
    D,
    m_axi_sg_bvalid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    m_axi_sg_bresp,
    addr,
    m_axi_aclk);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]\m_axi_sg_bresp[1] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output sel;
  input [0:0]out;
  input [1:0]D;
  input m_axi_sg_bvalid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [1:0]m_axi_sg_bresp;
  input [0:1]addr;
  input m_axi_aclk;

  wire [1:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:1]addr;
  wire m_axi_aclk;
  wire [1:0]m_axi_sg_bresp;
  wire [0:0]\m_axi_sg_bresp[1] ;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire sel;
  wire sig_inhibit_rdy_n;
  wire [0:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(out),
        .I1(sig_wresp_sfifo_out),
        .I2(\m_axi_sg_bresp[1] ),
        .I3(D[0]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h5504)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(out),
        .I1(\m_axi_sg_bresp[1] ),
        .I2(sig_wresp_sfifo_out),
        .I3(D[1]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][0]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(m_axi_sg_bresp[1]),
        .Q(\m_axi_sg_bresp[1] ));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][1]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(m_axi_sg_bresp[0]),
        .Q(sig_wresp_sfifo_out));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[2][1]_srl3_i_1 
       (.I0(m_axi_sg_bvalid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sel));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0
   (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    out,
    sig_coelsc_interr_reg0,
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg ,
    sig_push_coelsc_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_data2wsc_cmd_cmplt_reg,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    sig_tlast_err_stop,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_push_to_wsc,
    Q,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ,
    in,
    m_axi_aclk);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  output [1:0]out;
  output sig_coelsc_interr_reg0;
  output [0:0]\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg ;
  output sig_push_coelsc_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_data2wsc_cmd_cmplt_reg;
  input [2:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input sig_tlast_err_stop;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_push_to_wsc;
  input [2:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  input [2:0]in;
  input m_axi_aclk;

  wire [2:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  wire [1:1]\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [2:0]Q;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [1:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;

  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h44444404)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(Q[2]),
        .I1(sig_coelsc_reg_empty),
        .I2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I3(out[1]),
        .I4(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ),
        .O(sig_push_coelsc_reg));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ),
        .I1(out[1]),
        .I2(D[0]),
        .O(sig_coelsc_interr_reg0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1 
       (.I0(D[0]),
        .I1(out[1]),
        .I2(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ),
        .I3(D[2]),
        .I4(\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .I5(D[1]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(out[0]),
        .O(sig_data2wsc_cmd_cmplt_reg));
  LUT6 #(
    .INIT(64'h55655555AA9AAAAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(sig_push_coelsc_reg),
        .I1(sig_tlast_err_stop),
        .I2(\INFERRED_GEN.cnt_i_reg[0] ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(sig_push_to_wsc),
        .I5(Q[0]),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ),
        .I1(out[1]),
        .I2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I3(sig_coelsc_reg_empty),
        .O(\INFERRED_GEN.cnt_i_reg[2] ));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][4]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][5]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][6]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1
   (\USE_SRL_FIFO.sig_wr_fifo ,
    sig_calc_error_reg_reg,
    out,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_reg_reg_0,
    sig_calc_error_reg_reg_1,
    in,
    Q,
    m_axi_aclk);
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  input sig_mstr2addr_cmd_valid;
  input sig_calc_error_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input [37:0]in;
  input [1:0]Q;
  input m_axi_aclk;

  wire [1:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [38:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1__0 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_calc_error_reg_reg_1),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[37]),
        .Q(out[38]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_3__2
       (.I0(out[38]),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_20
   (\USE_SRL_FIFO.sig_wr_fifo ,
    sig_calc_error_reg_reg,
    out,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_reg_reg_0,
    sig_calc_error_reg_reg_1,
    in,
    Q,
    m_axi_aclk);
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  input sig_mstr2addr_cmd_valid;
  input sig_calc_error_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input [37:0]in;
  input [1:0]Q;
  input m_axi_aclk;

  wire [1:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [38:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_calc_error_reg_reg_1),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[37]),
        .Q(out[38]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_3__1
       (.I0(out[38]),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2
   (sig_first_dbeat_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \USE_SRL_FIFO.sig_wr_fifo ,
    D,
    out,
    sig_first_dbeat_reg_0,
    \sig_dbeat_cntr_reg[1] ,
    sig_first_dbeat_reg_1,
    sig_first_dbeat_reg_2,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    Q,
    in,
    sig_next_calc_error_reg_reg_1,
    m_axi_aclk);
  output sig_first_dbeat_reg;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output [3:0]D;
  output [15:0]out;
  input sig_first_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[1] ;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat_reg_2;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input [3:0]Q;
  input [19:0]in;
  input [1:0]sig_next_calc_error_reg_reg_1;
  input m_axi_aclk;

  wire [3:0]D;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [3:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [19:0]in;
  wire m_axi_aclk;
  wire [15:0]out;
  wire [9:6]sig_cmd_fifo_data_out;
  wire \sig_dbeat_cntr_reg[1] ;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_first_dbeat_reg_2;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [1:0]sig_next_calc_error_reg_reg_1;

  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[12]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[11]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[10]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[9]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[8]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[7]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(sig_cmd_fifo_data_out[6]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg_reg),
        .I2(sig_next_calc_error_reg_reg_0),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[19]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[18]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[17]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[16]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[15]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[14]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(in[13]),
        .Q(out[9]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[6]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h35300000)) 
    sig_first_dbeat_i_1
       (.I0(sig_first_dbeat_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[1] ),
        .I3(sig_first_dbeat_reg_1),
        .I4(sig_first_dbeat_reg_2),
        .O(sig_first_dbeat_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_last_dbeat_i_2
       (.I0(sig_cmd_fifo_data_out[6]),
        .I1(sig_cmd_fifo_data_out[8]),
        .I2(sig_cmd_fifo_data_out[9]),
        .I3(sig_cmd_fifo_data_out[7]),
        .O(\INFERRED_GEN.cnt_i_reg[0] ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3
   (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ,
    \USE_SRL_FIFO.sig_wr_fifo ,
    m_axi_bresp,
    addr,
    m_axi_aclk);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input [1:0]m_axi_bresp;
  input [0:2]addr;
  input m_axi_aclk;

  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [0:2]addr;
  wire m_axi_aclk;
  wire [1:0]m_axi_bresp;
  wire [1:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1__0 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 [0]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_wresp_sfifo_out[1]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1__0 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 [1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_wresp_sfifo_out[1]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(m_axi_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_aclk),
        .D(m_axi_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4
   (sig_coelsc_interr_reg0,
    out,
    E,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \sig_wdc_statcnt_reg[1] ,
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg ,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_data2wsc_cmd_cmplt_reg,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    Q,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_inhibit_rdy_n,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ,
    in,
    m_axi_aclk);
  output sig_coelsc_interr_reg0;
  output [5:0]out;
  output [0:0]E;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [2:0]\sig_wdc_statcnt_reg[1] ;
  output [0:0]\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg ;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output sig_data2wsc_cmd_cmplt_reg;
  input [0:0]D;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input [3:0]Q;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_inhibit_rdy_n;
  input [3:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ;
  input [0:6]in;
  input m_axi_aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [3:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ;
  wire [1:1]\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:6]in;
  wire m_axi_aclk;
  wire [5:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;
  wire [2:0]\sig_wdc_statcnt_reg[1] ;

  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(D),
        .I1(out[1]),
        .I2(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ),
        .O(sig_coelsc_interr_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0 
       (.I0(out[0]),
        .O(sig_data2wsc_cmd_cmplt_reg));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h44444404)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_2 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [3]),
        .I1(sig_coelsc_reg_empty),
        .I2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ),
        .I3(out[1]),
        .I4(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ),
        .O(\INFERRED_GEN.cnt_i_reg[3] ));
  LUT6 #(
    .INIT(64'h55655555AA9AAAAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(\INFERRED_GEN.cnt_i_reg[3] ),
        .I1(sig_tlast_err_stop),
        .I2(sig_push_to_wsc),
        .I3(\INFERRED_GEN.cnt_i_reg[0] ),
        .I4(sig_inhibit_rdy_n),
        .I5(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ),
        .I1(out[1]),
        .I2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 ),
        .I3(sig_coelsc_reg_empty),
        .O(\INFERRED_GEN.cnt_i_reg[3]_0 ));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][3]_srl6 
       (.A0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(out[0]));
  LUT6 #(
    .INIT(64'h99669926CC33CC33)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[3] ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .O(\sig_wdc_statcnt_reg[1] [0]));
  LUT5 #(
    .INIT(32'hF7CE0831)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[3] ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\sig_wdc_statcnt_reg[1] [1]));
  LUT6 #(
    .INIT(64'h55555554AAAAAA2A)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\INFERRED_GEN.cnt_i_reg[3] ),
        .O(E));
  LUT6 #(
    .INIT(64'hBFFD4002FFFC0003)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[3] ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .O(\sig_wdc_statcnt_reg[1] [2]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5
   (sel,
    \INFERRED_GEN.cnt_i_reg[0] ,
    out,
    sig_mstr2data_cmd_valid,
    sig_s2mm_ld_nxt_len_reg,
    sig_s2mm_ld_nxt_len_reg_0,
    sig_next_calc_error_reg_reg,
    Q,
    m_axi_aclk);
  output sel;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [19:0]out;
  input sig_mstr2data_cmd_valid;
  input sig_s2mm_ld_nxt_len_reg;
  input sig_s2mm_ld_nxt_len_reg_0;
  input [19:0]sig_next_calc_error_reg_reg;
  input [1:0]Q;
  input m_axi_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [1:0]Q;
  wire m_axi_aclk;
  wire [19:0]out;
  wire sel;
  wire sig_mstr2data_cmd_valid;
  wire [19:0]sig_next_calc_error_reg_reg;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_s2mm_ld_nxt_len_reg_0;

  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_s2mm_ld_nxt_len_reg),
        .I2(sig_s2mm_ld_nxt_len_reg_0),
        .O(sel));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(sig_next_calc_error_reg_reg[11]),
        .Q(out[11]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_2__0
       (.I0(out[4]),
        .I1(out[6]),
        .I2(out[7]),
        .I3(out[5]),
        .O(\INFERRED_GEN.cnt_i_reg[0] ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6
   (S,
    DI,
    \sig_uncom_wrcnt_reg[3] ,
    \sig_uncom_wrcnt_reg[4] ,
    Q,
    sig_good_sin_strm_dbeat,
    \sig_uncom_wrcnt_reg[7] ,
    sig_push_len_fifo,
    i__carry_i_1__0_0,
    i__carry_i_4__0_0,
    m_axi_aclk);
  output [2:0]S;
  output [2:0]DI;
  output [3:0]\sig_uncom_wrcnt_reg[3] ;
  output [0:0]\sig_uncom_wrcnt_reg[4] ;
  input [5:0]Q;
  input sig_good_sin_strm_dbeat;
  input \sig_uncom_wrcnt_reg[7] ;
  input sig_push_len_fifo;
  input [3:0]i__carry_i_1__0_0;
  input [2:0]i__carry_i_4__0_0;
  input m_axi_aclk;

  wire [2:0]DI;
  wire [5:0]Q;
  wire [2:0]S;
  wire i__carry__0_i_5_n_0;
  wire [3:0]i__carry_i_1__0_0;
  wire [2:0]i__carry_i_4__0_0;
  wire i__carry_i_5__0_n_0;
  wire m_axi_aclk;
  wire sig_good_sin_strm_dbeat;
  wire [3:0]sig_len_fifo_data_out;
  wire sig_push_len_fifo;
  wire [3:0]\sig_uncom_wrcnt_reg[3] ;
  wire [0:0]\sig_uncom_wrcnt_reg[4] ;
  wire \sig_uncom_wrcnt_reg[7] ;

  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][4]_srl8 
       (.A0(i__carry_i_4__0_0[0]),
        .A1(i__carry_i_4__0_0[1]),
        .A2(i__carry_i_4__0_0[2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_aclk),
        .D(i__carry_i_1__0_0[3]),
        .Q(sig_len_fifo_data_out[3]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][5]_srl8 
       (.A0(i__carry_i_4__0_0[0]),
        .A1(i__carry_i_4__0_0[1]),
        .A2(i__carry_i_4__0_0[2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_aclk),
        .D(i__carry_i_1__0_0[2]),
        .Q(sig_len_fifo_data_out[2]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][6]_srl8 
       (.A0(i__carry_i_4__0_0[0]),
        .A1(i__carry_i_4__0_0[1]),
        .A2(i__carry_i_4__0_0[2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_aclk),
        .D(i__carry_i_1__0_0[1]),
        .Q(sig_len_fifo_data_out[1]));
  (* srl_bus_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\\GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][7]_srl8 
       (.A0(i__carry_i_4__0_0[0]),
        .A1(i__carry_i_4__0_0[1]),
        .A2(i__carry_i_4__0_0[2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_aclk),
        .D(i__carry_i_1__0_0[0]),
        .Q(sig_len_fifo_data_out[0]));
  LUT4 #(
    .INIT(16'h59A9)) 
    i__carry__0_i_4__0
       (.I0(Q[4]),
        .I1(i__carry__0_i_5_n_0),
        .I2(sig_good_sin_strm_dbeat),
        .I3(\sig_uncom_wrcnt_reg[7] ),
        .O(\sig_uncom_wrcnt_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    i__carry__0_i_5
       (.I0(sig_len_fifo_data_out[3]),
        .I1(sig_len_fifo_data_out[1]),
        .I2(sig_len_fifo_data_out[0]),
        .I3(sig_len_fifo_data_out[2]),
        .O(i__carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'hA9A965A9)) 
    i__carry_i_1__0
       (.I0(Q[3]),
        .I1(sig_good_sin_strm_dbeat),
        .I2(i__carry_i_5__0_n_0),
        .I3(\sig_uncom_wrcnt_reg[7] ),
        .I4(sig_len_fifo_data_out[3]),
        .O(\sig_uncom_wrcnt_reg[3] [3]));
  LUT6 #(
    .INIT(64'h9AAA65559AAAA999)) 
    i__carry_i_2__0
       (.I0(Q[2]),
        .I1(sig_good_sin_strm_dbeat),
        .I2(sig_len_fifo_data_out[1]),
        .I3(sig_len_fifo_data_out[0]),
        .I4(sig_len_fifo_data_out[2]),
        .I5(\sig_uncom_wrcnt_reg[7] ),
        .O(\sig_uncom_wrcnt_reg[3] [2]));
  LUT5 #(
    .INIT(32'h9A659AA9)) 
    i__carry_i_3__0
       (.I0(Q[1]),
        .I1(sig_good_sin_strm_dbeat),
        .I2(sig_len_fifo_data_out[0]),
        .I3(sig_len_fifo_data_out[1]),
        .I4(\sig_uncom_wrcnt_reg[7] ),
        .O(\sig_uncom_wrcnt_reg[3] [1]));
  LUT4 #(
    .INIT(16'h96A6)) 
    i__carry_i_4__0
       (.I0(Q[0]),
        .I1(sig_len_fifo_data_out[0]),
        .I2(sig_good_sin_strm_dbeat),
        .I3(\sig_uncom_wrcnt_reg[7] ),
        .O(\sig_uncom_wrcnt_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    i__carry_i_5__0
       (.I0(sig_len_fifo_data_out[3]),
        .I1(sig_len_fifo_data_out[1]),
        .I2(sig_len_fifo_data_out[0]),
        .I3(sig_len_fifo_data_out[2]),
        .O(i__carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
    sig_enough_dbeats_rcvd0_carry_i_2
       (.I0(Q[5]),
        .I1(sig_len_fifo_data_out[3]),
        .I2(sig_len_fifo_data_out[1]),
        .I3(sig_len_fifo_data_out[0]),
        .I4(sig_len_fifo_data_out[2]),
        .I5(Q[4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC222ABBB80002AAA)) 
    sig_enough_dbeats_rcvd0_carry_i_3
       (.I0(Q[3]),
        .I1(sig_len_fifo_data_out[2]),
        .I2(sig_len_fifo_data_out[0]),
        .I3(sig_len_fifo_data_out[1]),
        .I4(sig_len_fifo_data_out[3]),
        .I5(Q[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hCA82)) 
    sig_enough_dbeats_rcvd0_carry_i_4
       (.I0(Q[1]),
        .I1(sig_len_fifo_data_out[0]),
        .I2(sig_len_fifo_data_out[1]),
        .I3(Q[0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h4000000015555555)) 
    sig_enough_dbeats_rcvd0_carry_i_6
       (.I0(Q[5]),
        .I1(sig_len_fifo_data_out[3]),
        .I2(sig_len_fifo_data_out[1]),
        .I3(sig_len_fifo_data_out[0]),
        .I4(sig_len_fifo_data_out[2]),
        .I5(Q[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0990909060090909)) 
    sig_enough_dbeats_rcvd0_carry_i_7
       (.I0(sig_len_fifo_data_out[3]),
        .I1(Q[3]),
        .I2(sig_len_fifo_data_out[2]),
        .I3(sig_len_fifo_data_out[0]),
        .I4(sig_len_fifo_data_out[1]),
        .I5(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h0690)) 
    sig_enough_dbeats_rcvd0_carry_i_8
       (.I0(sig_len_fifo_data_out[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sig_len_fifo_data_out[0]),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f
   (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \m_axi_sg_bresp[1] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    Q,
    m_axi_sg_bready,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_aclk,
    out,
    D,
    sig_push_coelsc_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_sg_bvalid,
    sig_inhibit_rdy_n,
    m_axi_sg_bresp);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]\m_axi_sg_bresp[1] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [0:0]Q;
  output m_axi_sg_bready;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_aclk;
  input [0:0]out;
  input [1:0]D;
  input sig_push_coelsc_reg;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_sg_bvalid;
  input sig_inhibit_rdy_n;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire [0:0]\m_axi_sg_bresp[1] ;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .\m_axi_sg_bresp[1] (\m_axi_sg_bresp[1] ),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0
   (FIFO_Full_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    out,
    sig_coelsc_interr_reg0,
    sig_push_coelsc_reg,
    sig_push_to_wsc_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_data2wsc_cmd_cmplt_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_aclk,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_tlast_err_stop,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_push_to_wsc,
    sig_coelsc_reg_empty,
    Q,
    in);
  output FIFO_Full_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  output [1:0]out;
  output sig_coelsc_interr_reg0;
  output sig_push_coelsc_reg;
  output sig_push_to_wsc_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_data2wsc_cmd_cmplt_reg;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_aclk;
  input [2:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_tlast_err_stop;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_push_to_wsc;
  input sig_coelsc_reg_empty;
  input [0:0]Q;
  input [2:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [1:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_reg;
  wire sig_tlast_err_stop;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_reg(sig_push_to_wsc_reg),
        .sig_tlast_err_stop(sig_tlast_err_stop));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1
   (FIFO_Full_reg,
    sig_push_addr_reg1_out,
    FIFO_Full_reg_0,
    sig_calc_error_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    FIFO_Full_reg_1,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_s2mm_allow_addr_req,
    sig_addr_reg_empty,
    sig_posted_to_axi_2_reg,
    sig_halt_reg,
    in);
  output FIFO_Full_reg;
  output sig_push_addr_reg1_out;
  output FIFO_Full_reg_0;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input FIFO_Full_reg_1;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_s2mm_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_posted_to_axi_2_reg;
  input sig_halt_reg;
  input [37:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_halt_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sig_s2mm_allow_addr_req;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .FIFO_Full_reg_2(FIFO_Full_reg_1),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_s2mm_allow_addr_req(sig_s2mm_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_17
   (FIFO_Full_reg,
    sig_ok_to_post_rd_addr_reg,
    FIFO_Full_reg_0,
    sig_calc_error_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mm2s_allow_addr_req,
    sig_addr_reg_empty,
    sig_data2addr_stop_req,
    in);
  output FIFO_Full_reg;
  output sig_ok_to_post_rd_addr_reg;
  output FIFO_Full_reg_0;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mm2s_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_data2addr_stop_req;
  input [37:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_mm2s_allow_addr_req;
  wire sig_mstr2addr_cmd_valid;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_18 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_mm2s_allow_addr_req(sig_mm2s_allow_addr_req),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2
   (FIFO_Full_reg,
    SR,
    sig_last_dbeat_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_first_dbeat_reg,
    D,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_cmd_cmplt_reg_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    out,
    sig_stream_rst,
    m_axi_aclk,
    m_axi_rlast,
    sig_first_dbeat_reg_0,
    \sig_dbeat_cntr[7]_i_3__0 ,
    \sig_dbeat_cntr[7]_i_3__0_0 ,
    \sig_dbeat_cntr[7]_i_3__0_1 ,
    sig_first_dbeat_reg_1,
    sig_first_dbeat_reg_2,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    Q,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_dqual_reg_empty_reg_0,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_rvalid,
    sig_data2rsc_valid,
    sig_dqual_reg_full,
    sig_last_dbeat_reg_0,
    in);
  output FIFO_Full_reg;
  output [0:0]SR;
  output sig_last_dbeat_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_first_dbeat_reg;
  output [7:0]D;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_coelsc_cmd_cmplt_reg_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [15:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input m_axi_rlast;
  input sig_first_dbeat_reg_0;
  input \sig_dbeat_cntr[7]_i_3__0 ;
  input \sig_dbeat_cntr[7]_i_3__0_0 ;
  input \sig_dbeat_cntr[7]_i_3__0_1 ;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat_reg_2;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [7:0]Q;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_dqual_reg_empty_reg_0;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_rvalid;
  input sig_data2rsc_valid;
  input sig_dqual_reg_full;
  input sig_last_dbeat_reg_0;
  input [19:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [19:0]in;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rvalid;
  wire [15:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_coelsc_cmd_cmplt_reg_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr[7]_i_3__0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_1 ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_first_dbeat_reg_2;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .SR(SR),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_coelsc_cmd_cmplt_reg_reg(sig_coelsc_cmd_cmplt_reg_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr[7]_i_3__0 (\sig_dbeat_cntr[7]_i_3__0 ),
        .\sig_dbeat_cntr[7]_i_3__0_0 (\sig_dbeat_cntr[7]_i_3__0_0 ),
        .\sig_dbeat_cntr[7]_i_3__0_1 (\sig_dbeat_cntr[7]_i_3__0_1 ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_first_dbeat_reg_2(sig_first_dbeat_reg_2),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3
   (m_axi_bready,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    sig_stream_rst,
    m_axi_aclk,
    m_axi_bready_0,
    sig_inhibit_rdy_n,
    out,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ,
    sig_push_coelsc_reg,
    m_axi_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_bresp);
  output m_axi_bready;
  output [2:0]D;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_aclk;
  input m_axi_bready_0;
  input sig_inhibit_rdy_n;
  input out;
  input [3:0]Q;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  input sig_push_coelsc_reg;
  input m_axi_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [1:0]m_axi_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire m_axi_bready_0;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire out;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bready_0(m_axi_bready_0),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4
   (FIFO_Full_reg,
    sig_coelsc_interr_reg0,
    out,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    \sig_wdc_statcnt_reg[1] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_data2wsc_cmd_cmplt_reg,
    sig_stream_rst,
    m_axi_aclk,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    Q,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_inhibit_rdy_n,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ,
    in);
  output FIFO_Full_reg;
  output sig_coelsc_interr_reg0;
  output [5:0]out;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output [2:0]\sig_wdc_statcnt_reg[1] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_data2wsc_cmd_cmplt_reg;
  input sig_stream_rst;
  input m_axi_aclk;
  input [0:0]D;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input [3:0]Q;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_inhibit_rdy_n;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  input [0:6]in;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:6]in;
  wire m_axi_aclk;
  wire [5:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_to_wsc;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire [2:0]\sig_wdc_statcnt_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[1] (\sig_wdc_statcnt_reg[1] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5
   (FIFO_Full_reg,
    E,
    sig_s_ready_out_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg,
    sel,
    D,
    sig_ld_new_cmd_reg_reg,
    sig_push_dqual_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_first_dbeat_reg_0,
    sig_dqual_reg_empty,
    \sig_dbeat_cntr_reg[7] ,
    sig_next_sequential_reg,
    sig_last_mmap_dbeat,
    sig_first_dbeat_reg_1,
    sig_first_dbeat,
    sig_mstr2data_cmd_valid,
    sig_s2mm_ld_nxt_len_reg,
    Q,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[7]_0 ,
    sig_first_dbeat_reg_2,
    sig_first_dbeat_reg_3,
    sig_first_dbeat_reg_4,
    sig_last_mmap_dbeat_reg,
    \sig_dbeat_cntr[7]_i_4__0 ,
    sig_halt_reg,
    data_valid,
    sig_stat2wsc_status_ready,
    sig_wsc2stat_status_valid,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_addr_posted_cntr,
    sig_last_dbeat_reg,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg;
  output [0:0]E;
  output sig_s_ready_out_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_first_dbeat_reg;
  output sel;
  output [7:0]D;
  output sig_ld_new_cmd_reg_reg;
  output sig_push_dqual_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [15:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_first_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input \sig_dbeat_cntr_reg[7] ;
  input sig_next_sequential_reg;
  input sig_last_mmap_dbeat;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat;
  input sig_mstr2data_cmd_valid;
  input sig_s2mm_ld_nxt_len_reg;
  input [7:0]Q;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[7]_0 ;
  input sig_first_dbeat_reg_2;
  input sig_first_dbeat_reg_3;
  input sig_first_dbeat_reg_4;
  input sig_last_mmap_dbeat_reg;
  input \sig_dbeat_cntr[7]_i_4__0 ;
  input sig_halt_reg;
  input data_valid;
  input sig_stat2wsc_status_ready;
  input sig_wsc2stat_status_valid;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input [2:0]sig_addr_posted_cntr;
  input sig_last_dbeat_reg;
  input [19:0]sig_next_calc_error_reg_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [7:0]Q;
  wire data_valid;
  wire m_axi_aclk;
  wire [15:0]out;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr[7]_i_4__0 ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire \sig_dbeat_cntr_reg[7]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_first_dbeat_reg_2;
  wire sig_first_dbeat_reg_3;
  wire sig_first_dbeat_reg_4;
  wire sig_halt_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire [19:0]sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .Q(Q),
        .data_valid(data_valid),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd2data_valid_reg(sel),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr[7]_i_4__0 (\sig_dbeat_cntr[7]_i_4__0 ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .\sig_dbeat_cntr_reg[7]_0 (\sig_dbeat_cntr_reg[7]_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_first_dbeat_reg_2(sig_first_dbeat_reg_2),
        .sig_first_dbeat_reg_3(sig_first_dbeat_reg_3),
        .sig_first_dbeat_reg_4(sig_first_dbeat_reg_4),
        .sig_halt_reg(sig_halt_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s2mm_ld_nxt_len_reg(sig_s2mm_ld_nxt_len_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6
   (sig_len_fifo_full,
    S,
    DI,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \sig_uncom_wrcnt_reg[3] ,
    \sig_uncom_wrcnt_reg[4] ,
    out,
    m_axi_aclk,
    sig_push_len_fifo,
    sig_ok_to_post_wr_addr_reg,
    sig_s2mm_ld_nxt_len,
    Q,
    CO,
    sig_good_sin_strm_dbeat,
    i__carry_i_1__0);
  output sig_len_fifo_full;
  output [2:0]S;
  output [2:0]DI;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [3:0]\sig_uncom_wrcnt_reg[3] ;
  output [0:0]\sig_uncom_wrcnt_reg[4] ;
  input out;
  input m_axi_aclk;
  input sig_push_len_fifo;
  input sig_ok_to_post_wr_addr_reg;
  input sig_s2mm_ld_nxt_len;
  input [5:0]Q;
  input [0:0]CO;
  input sig_good_sin_strm_dbeat;
  input [3:0]i__carry_i_1__0;

  wire [0:0]CO;
  wire [2:0]DI;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [5:0]Q;
  wire [2:0]S;
  wire [3:0]i__carry_i_1__0;
  wire m_axi_aclk;
  wire out;
  wire sig_good_sin_strm_dbeat;
  wire sig_len_fifo_full;
  wire sig_ok_to_post_wr_addr_reg;
  wire sig_push_len_fifo;
  wire sig_s2mm_ld_nxt_len;
  wire [3:0]\sig_uncom_wrcnt_reg[3] ;
  wire [0:0]\sig_uncom_wrcnt_reg[4] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.CO(CO),
        .DI(DI),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .S(S),
        .i__carry_i_1__0(i__carry_i_1__0),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_ok_to_post_wr_addr_reg(sig_ok_to_post_wr_addr_reg),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len),
        .\sig_uncom_wrcnt_reg[3] (\sig_uncom_wrcnt_reg[3] ),
        .\sig_uncom_wrcnt_reg[4] (\sig_uncom_wrcnt_reg[4] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f
   (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \m_axi_sg_bresp[1] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    Q,
    m_axi_sg_bready,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_aclk,
    out,
    D,
    sig_push_coelsc_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_sg_bvalid,
    sig_inhibit_rdy_n,
    m_axi_sg_bresp);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]\m_axi_sg_bresp[1] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [0:0]Q;
  output m_axi_sg_bready;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_aclk;
  input [0:0]out;
  input [1:0]D;
  input sig_push_coelsc_reg;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_sg_bvalid;
  input sig_inhibit_rdy_n;
  input [1:0]m_axi_sg_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [1:0]D;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire [0:0]\m_axi_sg_bresp[1] ;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f DYNSHREG_F_I
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .\m_axi_sg_bresp[1] (\m_axi_sg_bresp[1] ),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .sel(\USE_SRL_FIFO.sig_wr_fifo ),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_sg_bready_INST_0
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .O(m_axi_sg_bready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0
   (FIFO_Full_reg_0,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    out,
    sig_coelsc_interr_reg0,
    sig_push_coelsc_reg,
    sig_push_to_wsc_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_data2wsc_cmd_cmplt_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_aclk,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_tlast_err_stop,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_push_to_wsc,
    sig_coelsc_reg_empty,
    Q,
    in);
  output FIFO_Full_reg_0;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  output [1:0]out;
  output sig_coelsc_interr_reg0;
  output sig_push_coelsc_reg;
  output sig_push_to_wsc_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_data2wsc_cmd_cmplt_reg;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_aclk;
  input [2:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_tlast_err_stop;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_push_to_wsc;
  input sig_coelsc_reg_empty;
  input [0:0]Q;
  input [2:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire DYNSHREG_F_I_n_6;
  wire FIFO_Full_reg_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire [0:0]addr_i_p1;
  wire fifo_full_p1;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [1:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_reg;
  wire sig_tlast_err_stop;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_0 CNTR_INCR_DECR_ADDN_F_I
       (.D(addr_i_p1),
        .FIFO_Full_reg(DYNSHREG_F_I_n_6),
        .FIFO_Full_reg_0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (Q),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({\USE_SRL_FIFO.sig_rd_empty ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_coelsc_reg(sig_push_coelsc_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (Q),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg (addr_i_p1),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (DYNSHREG_F_I_n_6),
        .Q({\USE_SRL_FIFO.sig_rd_empty ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(\INFERRED_GEN.cnt_i_reg[2] ));
  LUT3 #(
    .INIT(8'hDF)) 
    sig_push_to_wsc_i_3
       (.I0(sig_push_to_wsc),
        .I1(FIFO_Full_reg_0),
        .I2(\INFERRED_GEN.cnt_i_reg[0] ),
        .O(sig_push_to_wsc_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1
   (FIFO_Full_reg_0,
    sig_push_addr_reg1_out,
    FIFO_Full_reg_1,
    sig_calc_error_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    FIFO_Full_reg_2,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_s2mm_allow_addr_req,
    sig_addr_reg_empty,
    sig_posted_to_axi_2_reg,
    sig_halt_reg,
    in);
  output FIFO_Full_reg_0;
  output sig_push_addr_reg1_out;
  output FIFO_Full_reg_1;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input FIFO_Full_reg_2;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_s2mm_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_posted_to_axi_2_reg;
  input sig_halt_reg;
  input [37:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire FIFO_Full_reg_2;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire fifo_full_p1;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_halt_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sig_s2mm_allow_addr_req;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_9 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_2),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_s2mm_allow_addr_req(sig_s2mm_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_calc_error_reg_reg_1(FIFO_Full_reg_0),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_3__0 
       (.I0(FIFO_Full_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[1] ),
        .O(FIFO_Full_reg_1));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_18
   (FIFO_Full_reg_0,
    sig_ok_to_post_rd_addr_reg,
    FIFO_Full_reg_1,
    sig_calc_error_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mm2s_allow_addr_req,
    sig_addr_reg_empty,
    sig_data2addr_stop_req,
    in);
  output FIFO_Full_reg_0;
  output sig_ok_to_post_rd_addr_reg;
  output FIFO_Full_reg_1;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mm2s_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_data2addr_stop_req;
  input [37:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire fifo_full_p1;
  wire [37:0]in;
  wire m_axi_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_mm2s_allow_addr_req;
  wire sig_mstr2addr_cmd_valid;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_19 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_mm2s_allow_addr_req(sig_mm2s_allow_addr_req),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_20 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_calc_error_reg_reg_1(FIFO_Full_reg_0),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_3 
       (.I0(FIFO_Full_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[1] ),
        .O(FIFO_Full_reg_1));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2
   (FIFO_Full_reg_0,
    SR,
    sig_last_dbeat_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_first_dbeat_reg,
    D,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_cmd_cmplt_reg_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    out,
    sig_stream_rst,
    m_axi_aclk,
    m_axi_rlast,
    sig_first_dbeat_reg_0,
    \sig_dbeat_cntr[7]_i_3__0 ,
    \sig_dbeat_cntr[7]_i_3__0_0 ,
    \sig_dbeat_cntr[7]_i_3__0_1 ,
    sig_first_dbeat_reg_1,
    sig_first_dbeat_reg_2,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    Q,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_dqual_reg_empty_reg_0,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_rvalid,
    sig_data2rsc_valid,
    sig_dqual_reg_full,
    sig_last_dbeat_reg_0,
    in);
  output FIFO_Full_reg_0;
  output [0:0]SR;
  output sig_last_dbeat_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_first_dbeat_reg;
  output [7:0]D;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_coelsc_cmd_cmplt_reg_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [15:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input m_axi_rlast;
  input sig_first_dbeat_reg_0;
  input \sig_dbeat_cntr[7]_i_3__0 ;
  input \sig_dbeat_cntr[7]_i_3__0_0 ;
  input \sig_dbeat_cntr[7]_i_3__0_1 ;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat_reg_2;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [7:0]Q;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_dqual_reg_empty_reg_0;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_rvalid;
  input sig_data2rsc_valid;
  input sig_dqual_reg_full;
  input sig_last_dbeat_reg_0;
  input [19:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire [7:0]D;
  wire DYNSHREG_F_I_n_1;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [19:0]in;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rvalid;
  wire [15:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_coelsc_cmd_cmplt_reg_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr[7]_i_3__0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_1 ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_first_dbeat_reg_2;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_12 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:4]),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .SR(SR),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rvalid(m_axi_rvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_coelsc_cmd_cmplt_reg_reg(sig_coelsc_cmd_cmplt_reg_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr[7]_i_3__0 (\sig_dbeat_cntr[7]_i_3__0 ),
        .\sig_dbeat_cntr[7]_i_3__0_0 (\sig_dbeat_cntr[7]_i_3__0_0 ),
        .\sig_dbeat_cntr[7]_i_3__0_1 (\sig_dbeat_cntr[7]_i_3__0_1 ),
        .\sig_dbeat_cntr_reg[0] (sig_first_dbeat_reg_1),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[7] (Q),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(DYNSHREG_F_I_n_1),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_first_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.D(D[3:0]),
        .\INFERRED_GEN.cnt_i_reg[0] (DYNSHREG_F_I_n_1),
        .Q(Q[3:0]),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .\sig_dbeat_cntr_reg[1] (sig_last_dbeat_reg),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_1),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_2),
        .sig_first_dbeat_reg_2(sig_first_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_next_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_1({CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3
   (m_axi_bready,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    sig_stream_rst,
    m_axi_aclk,
    m_axi_bready_0,
    sig_inhibit_rdy_n,
    out,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ,
    sig_push_coelsc_reg,
    m_axi_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_bresp);
  output m_axi_bready;
  output [2:0]D;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_aclk;
  input m_axi_bready_0;
  input sig_inhibit_rdy_n;
  input out;
  input [3:0]Q;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  input sig_push_coelsc_reg;
  input m_axi_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [1:0]m_axi_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire m_axi_bready_0;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire out;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({\INFERRED_GEN.cnt_i_reg[3] ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bvalid(m_axi_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_1 ),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bresp(m_axi_bresp));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hAE)) 
    m_axi_bready_INST_0
       (.I0(m_axi_bready_0),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg_n_0),
        .O(m_axi_bready));
  LUT6 #(
    .INIT(64'hFBBB44444444BBBB)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(\USE_SRL_FIFO.sig_wr_fifo ),
        .I1(out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hE1E1E1E1F878E1E1)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(out),
        .I5(\USE_SRL_FIFO.sig_wr_fifo ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4666666666666662)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(out),
        .I1(\USE_SRL_FIFO.sig_wr_fifo ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFEEFE00801101)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(out),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4
   (FIFO_Full_reg_0,
    sig_coelsc_interr_reg0,
    out,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    \sig_wdc_statcnt_reg[1] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_data2wsc_cmd_cmplt_reg,
    sig_stream_rst,
    m_axi_aclk,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    Q,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_inhibit_rdy_n,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ,
    in);
  output FIFO_Full_reg_0;
  output sig_coelsc_interr_reg0;
  output [5:0]out;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output [2:0]\sig_wdc_statcnt_reg[1] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_data2wsc_cmd_cmplt_reg;
  input sig_stream_rst;
  input m_axi_aclk;
  input [0:0]D;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input [3:0]Q;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_inhibit_rdy_n;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  input [0:6]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [0:0]D;
  wire DYNSHREG_F_I_n_13;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire [0:0]addr_i_p1;
  wire fifo_full_p1;
  wire [0:6]in;
  wire m_axi_aclk;
  wire [5:0]out;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_to_wsc;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire [2:0]\sig_wdc_statcnt_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_7 CNTR_INCR_DECR_ADDN_F_I
       (.D(addr_i_p1),
        .FIFO_Full_reg(DYNSHREG_F_I_n_13),
        .FIFO_Full_reg_0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({\USE_SRL_FIFO.sig_rd_empty ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ({\USE_SRL_FIFO.sig_rd_empty ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg (addr_i_p1),
        .\INFERRED_GEN.cnt_i_reg[0] (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (DYNSHREG_F_I_n_13),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[1] (\sig_wdc_statcnt_reg[1] ));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5
   (FIFO_Full_reg_0,
    E,
    sig_s_ready_out_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg,
    sig_cmd2data_valid_reg,
    D,
    sig_ld_new_cmd_reg_reg,
    sig_push_dqual_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_first_dbeat_reg_0,
    sig_dqual_reg_empty,
    \sig_dbeat_cntr_reg[7] ,
    sig_next_sequential_reg,
    sig_last_mmap_dbeat,
    sig_first_dbeat_reg_1,
    sig_first_dbeat,
    sig_mstr2data_cmd_valid,
    sig_s2mm_ld_nxt_len_reg,
    Q,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[7]_0 ,
    sig_first_dbeat_reg_2,
    sig_first_dbeat_reg_3,
    sig_first_dbeat_reg_4,
    sig_last_mmap_dbeat_reg,
    \sig_dbeat_cntr[7]_i_4__0 ,
    sig_halt_reg,
    data_valid,
    sig_stat2wsc_status_ready,
    sig_wsc2stat_status_valid,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_addr_posted_cntr,
    sig_last_dbeat_reg,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg_0;
  output [0:0]E;
  output sig_s_ready_out_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_first_dbeat_reg;
  output sig_cmd2data_valid_reg;
  output [7:0]D;
  output sig_ld_new_cmd_reg_reg;
  output sig_push_dqual_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [15:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_first_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input \sig_dbeat_cntr_reg[7] ;
  input sig_next_sequential_reg;
  input sig_last_mmap_dbeat;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat;
  input sig_mstr2data_cmd_valid;
  input sig_s2mm_ld_nxt_len_reg;
  input [7:0]Q;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[7]_0 ;
  input sig_first_dbeat_reg_2;
  input sig_first_dbeat_reg_3;
  input sig_first_dbeat_reg_4;
  input sig_last_mmap_dbeat_reg;
  input \sig_dbeat_cntr[7]_i_4__0 ;
  input sig_halt_reg;
  input data_valid;
  input sig_stat2wsc_status_ready;
  input sig_wsc2stat_status_valid;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input [2:0]sig_addr_posted_cntr;
  input sig_last_dbeat_reg;
  input [19:0]sig_next_calc_error_reg_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire CNTR_INCR_DECR_ADDN_F_I_n_6;
  wire [7:0]D;
  wire DYNSHREG_F_I_n_1;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire [7:0]Q;
  wire data_valid;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire [15:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd2data_valid_reg;
  wire [9:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr[7]_i_4__0 ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire \sig_dbeat_cntr_reg[7]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_first_dbeat_reg_2;
  wire sig_first_dbeat_reg_3;
  wire sig_first_dbeat_reg_4;
  wire sig_halt_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire [19:0]sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_8 CNTR_INCR_DECR_ADDN_F_I
       (.D(D),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (sig_s2mm_ld_nxt_len_reg),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6}),
        .data_valid(data_valid),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .out(sig_cmd_fifo_data_out),
        .sel(sig_cmd2data_valid_reg),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr[7]_i_4__0_0 (\sig_dbeat_cntr[7]_i_4__0 ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .\sig_dbeat_cntr_reg[7]_0 (Q),
        .\sig_dbeat_cntr_reg[7]_1 (\sig_dbeat_cntr_reg[7]_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_first_dbeat_reg_2(sig_first_dbeat_reg_2),
        .sig_first_dbeat_reg_3(sig_first_dbeat_reg_3),
        .sig_first_dbeat_reg_4(sig_first_dbeat_reg_4),
        .sig_halt_reg(sig_halt_reg),
        .sig_last_dbeat_reg(DYNSHREG_F_I_n_1),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.\INFERRED_GEN.cnt_i_reg[0] (DYNSHREG_F_I_n_1),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6}),
        .m_axi_aclk(m_axi_aclk),
        .out({out[15:4],sig_cmd_fifo_data_out,out[3:0]}),
        .sel(sig_cmd2data_valid_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_s2mm_ld_nxt_len_reg(sig_s2mm_ld_nxt_len_reg),
        .sig_s2mm_ld_nxt_len_reg_0(FIFO_Full_reg_0));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6
   (sig_len_fifo_full,
    S,
    DI,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \sig_uncom_wrcnt_reg[3] ,
    \sig_uncom_wrcnt_reg[4] ,
    out,
    m_axi_aclk,
    sig_push_len_fifo,
    sig_ok_to_post_wr_addr_reg,
    sig_s2mm_ld_nxt_len,
    Q,
    CO,
    sig_good_sin_strm_dbeat,
    i__carry_i_1__0);
  output sig_len_fifo_full;
  output [2:0]S;
  output [2:0]DI;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [3:0]\sig_uncom_wrcnt_reg[3] ;
  output [0:0]\sig_uncom_wrcnt_reg[4] ;
  input out;
  input m_axi_aclk;
  input sig_push_len_fifo;
  input sig_ok_to_post_wr_addr_reg;
  input sig_s2mm_ld_nxt_len;
  input [5:0]Q;
  input [0:0]CO;
  input sig_good_sin_strm_dbeat;
  input [3:0]i__carry_i_1__0;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [0:0]CO;
  wire [2:0]DI;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [5:0]Q;
  wire [2:0]S;
  wire fifo_full_p1;
  wire [3:0]i__carry_i_1__0;
  wire m_axi_aclk;
  wire out;
  wire sig_good_sin_strm_dbeat;
  wire sig_len_fifo_full;
  wire sig_ok_to_post_wr_addr_reg;
  wire sig_push_len_fifo;
  wire sig_s2mm_ld_nxt_len;
  wire [3:0]\sig_uncom_wrcnt_reg[3] ;
  wire [0:0]\sig_uncom_wrcnt_reg[4] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_21 CNTR_INCR_DECR_ADDN_F_I
       (.CO(CO),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_ok_to_post_wr_addr_reg(sig_ok_to_post_wr_addr_reg),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_s2mm_ld_nxt_len(sig_s2mm_ld_nxt_len));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6 DYNSHREG_F_I
       (.DI(DI),
        .Q(Q),
        .S(S),
        .i__carry_i_1__0_0(i__carry_i_1__0),
        .i__carry_i_4__0_0({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_aclk(m_axi_aclk),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_push_len_fifo(sig_push_len_fifo),
        .\sig_uncom_wrcnt_reg[3] (\sig_uncom_wrcnt_reg[3] ),
        .\sig_uncom_wrcnt_reg[4] (\sig_uncom_wrcnt_reg[4] ),
        .\sig_uncom_wrcnt_reg[7] (sig_ok_to_post_wr_addr_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(sig_len_fifo_full),
        .R(out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg
   (full,
    dout,
    data_valid,
    \sig_next_last_strb_reg_reg[2] ,
    \sig_token_cntr_reg[3] ,
    out,
    m_axi_aclk,
    sig_good_sin_strm_dbeat,
    din,
    rd_en,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ,
    Q,
    sig_ok_to_post_rd_addr_reg,
    sig_ok_to_post_rd_addr_reg_0);
  output full;
  output [32:0]dout;
  output data_valid;
  output \sig_next_last_strb_reg_reg[2] ;
  output \sig_token_cntr_reg[3] ;
  input out;
  input m_axi_aclk;
  input sig_good_sin_strm_dbeat;
  input [36:0]din;
  input rd_en;
  input [3:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ;
  input [3:0]Q;
  input sig_ok_to_post_rd_addr_reg;
  input sig_ok_to_post_rd_addr_reg_0;

  wire [3:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5_n_0 ;
  wire [3:0]Q;
  wire data_valid;
  wire [36:0]din;
  wire [32:0]dout;
  wire full;
  wire m_axi_aclk;
  wire out;
  wire rd_en;
  wire [7:4]sig_data_fifo_wr_cnt;
  wire sig_good_sin_strm_dbeat;
  wire \sig_next_last_strb_reg_reg[2] ;
  wire sig_ok_to_post_rd_addr_i_2_n_0;
  wire sig_ok_to_post_rd_addr_i_4_n_0;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_ok_to_post_rd_addr_reg_0;
  wire [3:0]sig_s2mm_axis_tkeep;
  wire \sig_token_cntr_reg[3] ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h00009009)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4 
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 [2]),
        .I1(sig_s2mm_axis_tkeep[2]),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 [3]),
        .I3(sig_s2mm_axis_tkeep[3]),
        .I4(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5_n_0 ),
        .O(\sig_next_last_strb_reg_reg[2] ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5 
       (.I0(sig_s2mm_axis_tkeep[0]),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 [0]),
        .I2(sig_s2mm_axis_tkeep[1]),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 [1]),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000822080008222A)) 
    sig_ok_to_post_rd_addr_i_1
       (.I0(sig_ok_to_post_rd_addr_i_2_n_0),
        .I1(Q[3]),
        .I2(sig_ok_to_post_rd_addr_reg),
        .I3(Q[2]),
        .I4(sig_ok_to_post_rd_addr_i_4_n_0),
        .I5(sig_data_fifo_wr_cnt[6]),
        .O(\sig_token_cntr_reg[3] ));
  LUT6 #(
    .INIT(64'h000000000000007F)) 
    sig_ok_to_post_rd_addr_i_2
       (.I0(sig_data_fifo_wr_cnt[6]),
        .I1(sig_data_fifo_wr_cnt[5]),
        .I2(sig_data_fifo_wr_cnt[4]),
        .I3(out),
        .I4(sig_ok_to_post_rd_addr_reg_0),
        .I5(sig_data_fifo_wr_cnt[7]),
        .O(sig_ok_to_post_rd_addr_i_2_n_0));
  LUT6 #(
    .INIT(64'hBBBFBBBB0BBB00BB)) 
    sig_ok_to_post_rd_addr_i_4
       (.I0(sig_data_fifo_wr_cnt[6]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(sig_data_fifo_wr_cnt[4]),
        .I5(sig_data_fifo_wr_cnt[5]),
        .O(sig_ok_to_post_rd_addr_i_4_n_0));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* EN_SIM_ASSERT_ERR = "warning" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "37" *) 
  (* READ_MODE = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "37" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(data_valid),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout({dout[32],sig_s2mm_axis_tkeep,dout[31:0]}),
        .empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_empty_UNCONNECTED ),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(out),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_aclk),
        .wr_data_count({sig_data_fifo_wr_cnt,\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [3:0]}),
        .wr_en(sig_good_sin_strm_dbeat),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* CHECK_LICENSE_TYPE = "system_axi_cdma_0_0,axi_cdma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_cdma,Vivado 2024.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (m_axi_aclk,
    s_axi_lite_aclk,
    s_axi_lite_aresetn,
    cdma_introut,
    s_axi_lite_awready,
    s_axi_lite_awvalid,
    s_axi_lite_awaddr,
    s_axi_lite_wready,
    s_axi_lite_wvalid,
    s_axi_lite_wdata,
    s_axi_lite_bready,
    s_axi_lite_bvalid,
    s_axi_lite_bresp,
    s_axi_lite_arready,
    s_axi_lite_arvalid,
    s_axi_lite_araddr,
    s_axi_lite_rready,
    s_axi_lite_rvalid,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arprot,
    m_axi_arcache,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awprot,
    m_axi_awcache,
    m_axi_wready,
    m_axi_wvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_bresp,
    m_axi_sg_awready,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_wready,
    m_axi_sg_wvalid,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_bready,
    m_axi_sg_bvalid,
    m_axi_sg_bresp,
    m_axi_sg_arready,
    m_axi_sg_arvalid,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_rready,
    m_axi_sg_rvalid,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    cdma_tvect_out);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_ACLK, ASSOCIATED_BUSIF M_AXI:M_AXI_SG, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN system_mig_7series_0_0_ui_clk, INSERT_VIP 0" *) input m_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE, ASSOCIATED_RESET s_axi_lite_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN system_mig_7series_0_0_ui_clk, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_lite_aresetn;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 CDMA_INTERRUPT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME CDMA_INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output cdma_introut;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN system_mig_7series_0_0_ui_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [5:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [5:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, MAX_BURST_LENGTH 16, PHASE 0, CLK_DOMAIN system_mig_7series_0_0_ui_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLEN" *) output [7:0]m_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE" *) output [2:0]m_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARBURST" *) output [1:0]m_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE" *) output [3:0]m_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *) output [7:0]m_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *) output [2:0]m_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *) output [1:0]m_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *) output [3:0]m_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWREADY" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_SG, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0, CLK_DOMAIN system_mig_7series_0_0_ui_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input m_axi_sg_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWVALID" *) output m_axi_sg_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWADDR" *) output [31:0]m_axi_sg_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWLEN" *) output [7:0]m_axi_sg_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWSIZE" *) output [2:0]m_axi_sg_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWBURST" *) output [1:0]m_axi_sg_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWPROT" *) output [2:0]m_axi_sg_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWCACHE" *) output [3:0]m_axi_sg_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WREADY" *) input m_axi_sg_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WVALID" *) output m_axi_sg_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WDATA" *) output [31:0]m_axi_sg_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WSTRB" *) output [3:0]m_axi_sg_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WLAST" *) output m_axi_sg_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BREADY" *) output m_axi_sg_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BVALID" *) input m_axi_sg_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BRESP" *) input [1:0]m_axi_sg_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARREADY" *) input m_axi_sg_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARVALID" *) output m_axi_sg_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARADDR" *) output [31:0]m_axi_sg_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARLEN" *) output [7:0]m_axi_sg_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARSIZE" *) output [2:0]m_axi_sg_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARBURST" *) output [1:0]m_axi_sg_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARPROT" *) output [2:0]m_axi_sg_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARCACHE" *) output [3:0]m_axi_sg_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RREADY" *) output m_axi_sg_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RVALID" *) input m_axi_sg_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RDATA" *) input [31:0]m_axi_sg_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RRESP" *) input [1:0]m_axi_sg_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RLAST" *) input m_axi_sg_rlast;
  output [31:0]cdma_tvect_out;

  wire \<const0> ;
  wire \<const1> ;
  wire cdma_introut;
  wire [24:0]\^cdma_tvect_out ;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [0:0]\^m_axi_arburst ;
  wire [3:0]\^m_axi_arlen ;
  wire m_axi_arready;
  wire [1:1]\^m_axi_arsize ;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]\^m_axi_awburst ;
  wire [3:0]\^m_axi_awlen ;
  wire m_axi_awready;
  wire [1:1]\^m_axi_awsize ;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:6]\^m_axi_sg_araddr ;
  wire [0:0]\^m_axi_sg_arburst ;
  wire [2:0]\^m_axi_sg_arlen ;
  wire m_axi_sg_arready;
  wire [1:1]\^m_axi_sg_arsize ;
  wire m_axi_sg_arvalid;
  wire [31:2]\^m_axi_sg_awaddr ;
  wire [0:0]\^m_axi_sg_awburst ;
  wire m_axi_sg_awready;
  wire [1:1]\^m_axi_sg_awsize ;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:28]\^m_axi_sg_wdata ;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [3:0]m_axi_sg_wstrb;
  wire m_axi_sg_wvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [31:7]NLW_U0_cdma_tvect_out_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [7:4]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [7:4]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [5:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:3]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;
  wire [5:0]NLW_U0_m_axi_sg_awaddr_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_sg_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_awprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_awsize_UNCONNECTED;
  wire [27:0]NLW_U0_m_axi_sg_wdata_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_bresp_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_rresp_UNCONNECTED;

  assign cdma_tvect_out[31] = \<const0> ;
  assign cdma_tvect_out[30] = \<const0> ;
  assign cdma_tvect_out[29] = \<const0> ;
  assign cdma_tvect_out[28] = \<const0> ;
  assign cdma_tvect_out[27] = \<const0> ;
  assign cdma_tvect_out[26] = \<const0> ;
  assign cdma_tvect_out[25] = \<const0> ;
  assign cdma_tvect_out[24:8] = \^cdma_tvect_out [24:8];
  assign cdma_tvect_out[7] = \<const0> ;
  assign cdma_tvect_out[6:0] = \^cdma_tvect_out [6:0];
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \^m_axi_arburst [0];
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const1> ;
  assign m_axi_arcache[0] = \<const1> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3:0] = \^m_axi_arlen [3:0];
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \^m_axi_arsize [1];
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \^m_axi_awburst [0];
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const1> ;
  assign m_axi_awcache[0] = \<const1> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3:0] = \^m_axi_awlen [3:0];
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \^m_axi_awsize [1];
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_sg_araddr[31:6] = \^m_axi_sg_araddr [31:6];
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \^m_axi_sg_arburst [0];
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const1> ;
  assign m_axi_sg_arcache[0] = \<const1> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2:0] = \^m_axi_sg_arlen [2:0];
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \^m_axi_sg_arsize [1];
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_awaddr[31:6] = \^m_axi_sg_awaddr [31:6];
  assign m_axi_sg_awaddr[5] = \<const0> ;
  assign m_axi_sg_awaddr[4:2] = \^m_axi_sg_awaddr [4:2];
  assign m_axi_sg_awaddr[1] = \<const0> ;
  assign m_axi_sg_awaddr[0] = \<const0> ;
  assign m_axi_sg_awburst[1] = \<const0> ;
  assign m_axi_sg_awburst[0] = \^m_axi_sg_awburst [0];
  assign m_axi_sg_awcache[3] = \<const0> ;
  assign m_axi_sg_awcache[2] = \<const0> ;
  assign m_axi_sg_awcache[1] = \<const1> ;
  assign m_axi_sg_awcache[0] = \<const1> ;
  assign m_axi_sg_awlen[7] = \<const0> ;
  assign m_axi_sg_awlen[6] = \<const0> ;
  assign m_axi_sg_awlen[5] = \<const0> ;
  assign m_axi_sg_awlen[4] = \<const0> ;
  assign m_axi_sg_awlen[3] = \<const0> ;
  assign m_axi_sg_awlen[2] = \<const0> ;
  assign m_axi_sg_awlen[1] = \<const0> ;
  assign m_axi_sg_awlen[0] = \<const0> ;
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_awsize[2] = \<const0> ;
  assign m_axi_sg_awsize[1] = \^m_axi_sg_awsize [1];
  assign m_axi_sg_awsize[0] = \<const0> ;
  assign m_axi_sg_wdata[31:28] = \^m_axi_sg_wdata [31:28];
  assign m_axi_sg_wdata[27] = \<const0> ;
  assign m_axi_sg_wdata[26] = \<const0> ;
  assign m_axi_sg_wdata[25] = \<const0> ;
  assign m_axi_sg_wdata[24] = \<const0> ;
  assign m_axi_sg_wdata[23] = \<const0> ;
  assign m_axi_sg_wdata[22] = \<const0> ;
  assign m_axi_sg_wdata[21] = \<const0> ;
  assign m_axi_sg_wdata[20] = \<const0> ;
  assign m_axi_sg_wdata[19] = \<const0> ;
  assign m_axi_sg_wdata[18] = \<const0> ;
  assign m_axi_sg_wdata[17] = \<const0> ;
  assign m_axi_sg_wdata[16] = \<const0> ;
  assign m_axi_sg_wdata[15] = \<const0> ;
  assign m_axi_sg_wdata[14] = \<const0> ;
  assign m_axi_sg_wdata[13] = \<const0> ;
  assign m_axi_sg_wdata[12] = \<const0> ;
  assign m_axi_sg_wdata[11] = \<const0> ;
  assign m_axi_sg_wdata[10] = \<const0> ;
  assign m_axi_sg_wdata[9] = \<const0> ;
  assign m_axi_sg_wdata[8] = \<const0> ;
  assign m_axi_sg_wdata[7] = \<const0> ;
  assign m_axi_sg_wdata[6] = \<const0> ;
  assign m_axi_sg_wdata[5] = \<const0> ;
  assign m_axi_sg_wdata[4] = \<const0> ;
  assign m_axi_sg_wdata[3] = \<const0> ;
  assign m_axi_sg_wdata[2] = \<const0> ;
  assign m_axi_sg_wdata[1] = \<const0> ;
  assign m_axi_sg_wdata[0] = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_AXI_LITE_IS_ASYNC = "0" *) 
  (* C_DLYTMR_RESOLUTION = "256" *) 
  (* C_FAMILY = "kintex7" *) 
  (* C_INCLUDE_DRE = "0" *) 
  (* C_INCLUDE_SF = "1" *) 
  (* C_INCLUDE_SG = "1" *) 
  (* C_INSTANCE = "axi_cdma" *) 
  (* C_M_AXI_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_MAX_BURST_LEN = "16" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_READ_ADDR_PIPE_DEPTH = "4" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* C_USE_DATAMOVER_LITE = "0" *) 
  (* C_WRITE_ADDR_PIPE_DEPTH = "4" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_cdma U0
       (.cdma_introut(cdma_introut),
        .cdma_tvect_out({NLW_U0_cdma_tvect_out_UNCONNECTED[31:25],\^cdma_tvect_out }),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst({NLW_U0_m_axi_arburst_UNCONNECTED[1],\^m_axi_arburst }),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arlen({NLW_U0_m_axi_arlen_UNCONNECTED[7:4],\^m_axi_arlen }),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize({NLW_U0_m_axi_arsize_UNCONNECTED[2],\^m_axi_arsize ,NLW_U0_m_axi_arsize_UNCONNECTED[0]}),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst({NLW_U0_m_axi_awburst_UNCONNECTED[1],\^m_axi_awburst }),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awlen({NLW_U0_m_axi_awlen_UNCONNECTED[7:4],\^m_axi_awlen }),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize({NLW_U0_m_axi_awsize_UNCONNECTED[2],\^m_axi_awsize ,NLW_U0_m_axi_awsize_UNCONNECTED[0]}),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_sg_araddr({\^m_axi_sg_araddr ,NLW_U0_m_axi_sg_araddr_UNCONNECTED[5:0]}),
        .m_axi_sg_arburst({NLW_U0_m_axi_sg_arburst_UNCONNECTED[1],\^m_axi_sg_arburst }),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen({NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:3],\^m_axi_sg_arlen }),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize({NLW_U0_m_axi_sg_arsize_UNCONNECTED[2],\^m_axi_sg_arsize ,NLW_U0_m_axi_sg_arsize_UNCONNECTED[0]}),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr({\^m_axi_sg_awaddr ,NLW_U0_m_axi_sg_awaddr_UNCONNECTED[1:0]}),
        .m_axi_sg_awburst({NLW_U0_m_axi_sg_awburst_UNCONNECTED[1],\^m_axi_sg_awburst }),
        .m_axi_sg_awcache(NLW_U0_m_axi_sg_awcache_UNCONNECTED[3:0]),
        .m_axi_sg_awlen(NLW_U0_m_axi_sg_awlen_UNCONNECTED[7:0]),
        .m_axi_sg_awprot(NLW_U0_m_axi_sg_awprot_UNCONNECTED[2:0]),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize({NLW_U0_m_axi_sg_awsize_UNCONNECTED[2],\^m_axi_sg_awsize ,NLW_U0_m_axi_sg_awsize_UNCONNECTED[0]}),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata({\^m_axi_sg_wdata ,NLW_U0_m_axi_sg_wdata_UNCONNECTED[27:0]}),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wstrb(m_axi_sg_wstrb),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr({s_axi_lite_araddr[5:2],1'b0,1'b0}),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr({s_axi_lite_awaddr[5:2],1'b0,1'b0}),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(NLW_U0_s_axi_lite_bresp_UNCONNECTED[1:0]),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(NLW_U0_s_axi_lite_rresp_UNCONNECTED[1:0]),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1
   (S,
    DI,
    \count_value_i_reg[1]_0 ,
    Q,
    \gwdc.wr_data_count_i_reg[7]_i_2 ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [1:0]S;
  output [0:0]DI;
  output [0:0]\count_value_i_reg[1]_0 ;
  input [1:0]Q;
  input [1:0]\gwdc.wr_data_count_i_reg[7]_i_2 ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [1:0]\gwdc.wr_data_count_i_reg[7]_i_2 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h000000005A88A655)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[1]_0 ),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[1]_0 ),
        .R(1'b0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[7]_i_12 
       (.I0(count_value_i),
        .I1(Q[0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[7]_i_15 
       (.I0(DI),
        .I1(Q[1]),
        .I2(\count_value_i_reg[1]_0 ),
        .I3(\gwdc.wr_data_count_i_reg[7]_i_2 [1]),
        .O(S[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[7]_i_16 
       (.I0(count_value_i),
        .I1(Q[0]),
        .I2(\gwdc.wr_data_count_i_reg[7]_i_2 [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2
   (DI,
    Q,
    S,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    leaving_empty0,
    \count_value_i_reg[2]_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gwdc.wr_data_count_i_reg[7]_i_2 ,
    \gwdc.wr_data_count_i_reg[7] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    ram_wr_en_pf,
    clr_full,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [0:0]DI;
  output [6:0]Q;
  output [3:0]S;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output leaving_empty0;
  output [0:0]\count_value_i_reg[2]_0 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]\gwdc.wr_data_count_i_reg[7]_i_2 ;
  input [7:0]\gwdc.wr_data_count_i_reg[7] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input ram_wr_en_pf;
  input clr_full;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]DI;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [6:0]Q;
  wire [3:0]S;
  wire clr_full;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[2]_0 ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [6:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire going_full1;
  wire [7:0]\gwdc.wr_data_count_i_reg[7] ;
  wire [0:0]\gwdc.wr_data_count_i_reg[7]_i_2 ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(ram_wr_en_pf),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[7] [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .O(leaving_empty0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[7] [3]),
        .I2(\gwdc.wr_data_count_i_reg[7] [5]),
        .I3(Q[5]),
        .I4(\gwdc.wr_data_count_i_reg[7] [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[7] [0]),
        .I2(\gwdc.wr_data_count_i_reg[7] [2]),
        .I3(Q[2]),
        .I4(\gwdc.wr_data_count_i_reg[7] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  LUT3 #(
    .INIT(8'hD4)) 
    \gwdc.wr_data_count_i[7]_i_11 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[7]_i_2 ),
        .I2(\gwdc.wr_data_count_i_reg[7] [1]),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_13 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[7] [2]),
        .I2(Q[3]),
        .I3(\gwdc.wr_data_count_i_reg[7] [3]),
        .O(\count_value_i_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[7] [6]),
        .I2(\count_value_i_reg_n_0_[7] ),
        .I3(\gwdc.wr_data_count_i_reg[7] [7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[7] [5]),
        .I2(Q[6]),
        .I3(\gwdc.wr_data_count_i_reg[7] [6]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[7] [4]),
        .I2(Q[5]),
        .I3(\gwdc.wr_data_count_i_reg[7] [5]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_9 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[7] [3]),
        .I2(Q[4]),
        .I3(\gwdc.wr_data_count_i_reg[7] [4]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_22
   (ram_empty_i0,
    Q,
    D,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    leaving_empty0,
    ram_wr_en_pf,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[7]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    DI,
    S,
    \gwdc.wr_data_count_i_reg[7] ,
    \gwdc.wr_data_count_i_reg[7]_i_2_0 ,
    \gwdc.wr_data_count_i_reg[7]_0 ,
    wr_clk);
  output ram_empty_i0;
  output [7:0]Q;
  output [3:0]D;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input leaving_empty0;
  input ram_wr_en_pf;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[7]_0 ;
  input rst_d1;
  input [6:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [1:0]DI;
  input [2:0]S;
  input [3:0]\gwdc.wr_data_count_i_reg[7] ;
  input [0:0]\gwdc.wr_data_count_i_reg[7]_i_2_0 ;
  input [4:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  input wr_clk;

  wire [3:0]D;
  wire [1:0]DI;
  wire [7:0]Q;
  wire [2:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [0:0]\count_value_i_reg[7]_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [6:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire going_empty1;
  wire \gwdc.wr_data_count_i[7]_i_10_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_14_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire [3:0]\gwdc.wr_data_count_i_reg[7] ;
  wire [4:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[7]_i_2_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_2_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_2_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_2_n_3 ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [3:3]\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gwdc.wr_data_count_i_reg[7]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[7]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(ram_wr_en_pf),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_10 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .O(\gwdc.wr_data_count_i[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[7]_i_14 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[7]_i_2_0 ),
        .I2(\gwdc.wr_data_count_i_reg[7]_0 [0]),
        .I3(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .I4(Q[2]),
        .O(\gwdc.wr_data_count_i[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [4]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [3]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [2]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[7]_i_2_n_0 ),
        .CO({\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED [3],\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 }),
        .O(D),
        .S(\gwdc.wr_data_count_i_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[7]_i_2_n_0 ,\gwdc.wr_data_count_i_reg[7]_i_2_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_2_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[7]_i_10_n_0 ,DI,Q[0]}),
        .O(\NLW_gwdc.wr_data_count_i_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({S[2],\gwdc.wr_data_count_i[7]_i_14_n_0 ,S[1:0]}));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [6:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_23
   (Q,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    E,
    wr_clk);
  output [6:0]Q;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_SIM_ASSERT_ERR = "warning" *) 
(* EN_UF = "1'b1" *) (* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) 
(* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) 
(* FIFO_READ_DEPTH = "128" *) (* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "4736" *) 
(* FIFO_WRITE_DEPTH = "128" *) (* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "123" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "123" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "8" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "7" *) (* READ_DATA_WIDTH = "37" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "37" *) 
(* WR_DATA_COUNT_WIDTH = "8" *) (* WR_DC_WIDTH_EXT = "8" *) (* WR_DEPTH_LOG = "7" *) 
(* WR_PNTR_WIDTH = "7" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "6" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [36:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [36:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [36:0]din;
  wire [36:0]dout;
  wire full;
  wire \gen_fwft.empty_fwft_i_reg_n_0 ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire [7:4]\grdc.diff_wr_rd_pntr_rdc ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [6:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_14;
  wire rdp_inst_n_15;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire [7:4]\^wr_data_count ;
  wire wr_en;
  wire [6:0]wr_pntr_ext;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [36:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign dbiterr = \<const0> ;
  assign empty = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7:4] = \^wr_data_count [7:4];
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(rd_pntr_ext[1:0]),
        .S({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\gwdc.wr_data_count_i_reg[7]_i_2 (wr_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_15),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "7" *) 
  (* ADDR_WIDTH_B = "7" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "37" *) 
  (* BYTE_WRITE_WIDTH_B = "37" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "36" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "37" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "4736" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "128" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "37" *) 
  (* P_MIN_WIDTH_DATA_A = "37" *) 
  (* P_MIN_WIDTH_DATA_B = "37" *) 
  (* P_MIN_WIDTH_DATA_ECC = "37" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "37" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "7" *) 
  (* P_WIDTH_ADDR_READ_B = "7" *) 
  (* P_WIDTH_ADDR_WRITE_A = "7" *) 
  (* P_WIDTH_ADDR_WRITE_B = "7" *) 
  (* P_WIDTH_COL_WRITE_A = "37" *) 
  (* P_WIDTH_COL_WRITE_B = "37" *) 
  (* RAM_DECOMP = "auto" *) 
  (* READ_DATA_WIDTH_A = "37" *) 
  (* READ_DATA_WIDTH_B = "37" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "37" *) 
  (* WRITE_DATA_WIDTH_B = "37" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "40" *) 
  (* rstb_loop_iter = "40" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [36:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_12),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(\^wr_data_count [4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(\^wr_data_count [5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(\^wr_data_count [6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(\^wr_data_count [7]),
        .R(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2 rdp_inst
       (.DI(rdp_inst_n_0),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_12),
        .Q(rd_pntr_ext),
        .S({rdp_inst_n_8,rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11}),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (rdp_inst_n_14),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_15),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (full),
        .\gwdc.wr_data_count_i_reg[7] ({wrp_inst_n_1,wr_pntr_ext}),
        .\gwdc.wr_data_count_i_reg[7]_i_2 (count_value_i),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3 rdpp1_inst
       (.E(rdp_inst_n_12),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_22 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI({rdp_inst_n_0,\gen_fwft.rdpp1_inst_n_2 }),
        .Q({wrp_inst_n_1,wr_pntr_ext}),
        .S({rdp_inst_n_14,\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[5]_0 (full),
        .\count_value_i_reg[7]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_12),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .\gwdc.wr_data_count_i_reg[7] ({rdp_inst_n_8,rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11}),
        .\gwdc.wr_data_count_i_reg[7]_0 (rd_pntr_ext[5:1]),
        .\gwdc.wr_data_count_i_reg[7]_i_2_0 (count_value_i),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_23 wrpp1_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (full),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[6] (full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_int_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
   (E,
    Q,
    rst,
    wr_en,
    \count_value_i_reg[6] ,
    rst_d1,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  input rst;
  input wr_en;
  input \count_value_i_reg[6] ;
  input rst_d1;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i_reg[6] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[6] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* EN_SIM_ASSERT_ERR = "warning" *) (* FIFO_MEMORY_TYPE = "block" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "128" *) (* FULL_RESET_VALUE = "1" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "37" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "37" *) (* WR_DATA_COUNT_WIDTH = "8" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [36:0]din;
  output full;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [36:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire data_valid;
  wire [36:0]din;
  wire [36:0]dout;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire [7:4]\^wr_data_count ;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign dbiterr = \<const0> ;
  assign empty = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7:4] = \^wr_data_count [7:4];
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_SIM_ASSERT_ERR = "warning" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "128" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "4736" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "123" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "123" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "8" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "7" *) 
  (* READ_DATA_WIDTH = "37" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "37" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "8" *) 
  (* WR_DEPTH_LOG = "7" *) 
  (* WR_PNTR_WIDTH = "7" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(NLW_xpm_fifo_base_inst_empty_UNCONNECTED),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count({\^wr_data_count ,NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[3:0]}),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* ADDR_WIDTH_A = "7" *) (* ADDR_WIDTH_B = "7" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "37" *) (* BYTE_WRITE_WIDTH_B = "37" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "4736" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "0" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "128" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "37" *) 
(* P_MIN_WIDTH_DATA_A = "37" *) (* P_MIN_WIDTH_DATA_B = "37" *) (* P_MIN_WIDTH_DATA_ECC = "37" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "37" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "7" *) (* P_WIDTH_ADDR_READ_B = "7" *) 
(* P_WIDTH_ADDR_WRITE_A = "7" *) (* P_WIDTH_ADDR_WRITE_B = "7" *) (* P_WIDTH_COL_WRITE_A = "37" *) 
(* P_WIDTH_COL_WRITE_B = "37" *) (* RAM_DECOMP = "auto" *) (* READ_DATA_WIDTH_A = "37" *) 
(* READ_DATA_WIDTH_B = "37" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "37" *) (* WRITE_DATA_WIDTH_B = "37" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "40" *) 
(* rstb_loop_iter = "40" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [6:0]addra;
  input [36:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [36:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [6:0]addrb;
  input [36:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [36:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [6:0]addra;
  wire [6:0]addrb;
  wire clka;
  wire [36:0]dina;
  wire [36:0]doutb;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ;
  wire [31:5]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d37" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "36" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d37" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "36" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4736" *) 
  (* RTL_RAM_NAME = "U0/GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "36" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[36:32]}),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(doutb[31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [31:5],doutb[36:32]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
