
userapptest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08008000  08008000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ca4  08008198  08008198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08009e3c  08009e3c  00002e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e54  08009e54  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009e54  08009e54  00002e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e5c  08009e5c  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e5c  08009e5c  00002e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e60  08009e60  00002e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08009e64  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  08009e70  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  08009e70  00003074  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000072ac  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000012be  00000000  00000000  0000a2e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000628  00000000  00000000  0000b5a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004b3  00000000  00000000  0000bbd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000148cf  00000000  00000000  0000c083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000074a2  00000000  00000000  00020952  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081f13  00000000  00000000  00027df4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a9d07  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000183c  00000000  00000000  000a9d4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000ab588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08008198 <__do_global_dtors_aux>:
 8008198:	b510      	push	{r4, lr}
 800819a:	4c05      	ldr	r4, [pc, #20]	@ (80081b0 <__do_global_dtors_aux+0x18>)
 800819c:	7823      	ldrb	r3, [r4, #0]
 800819e:	b933      	cbnz	r3, 80081ae <__do_global_dtors_aux+0x16>
 80081a0:	4b04      	ldr	r3, [pc, #16]	@ (80081b4 <__do_global_dtors_aux+0x1c>)
 80081a2:	b113      	cbz	r3, 80081aa <__do_global_dtors_aux+0x12>
 80081a4:	4804      	ldr	r0, [pc, #16]	@ (80081b8 <__do_global_dtors_aux+0x20>)
 80081a6:	f3af 8000 	nop.w
 80081aa:	2301      	movs	r3, #1
 80081ac:	7023      	strb	r3, [r4, #0]
 80081ae:	bd10      	pop	{r4, pc}
 80081b0:	2000000c 	.word	0x2000000c
 80081b4:	00000000 	.word	0x00000000
 80081b8:	08009e24 	.word	0x08009e24

080081bc <frame_dummy>:
 80081bc:	b508      	push	{r3, lr}
 80081be:	4b03      	ldr	r3, [pc, #12]	@ (80081cc <frame_dummy+0x10>)
 80081c0:	b11b      	cbz	r3, 80081ca <frame_dummy+0xe>
 80081c2:	4903      	ldr	r1, [pc, #12]	@ (80081d0 <frame_dummy+0x14>)
 80081c4:	4803      	ldr	r0, [pc, #12]	@ (80081d4 <frame_dummy+0x18>)
 80081c6:	f3af 8000 	nop.w
 80081ca:	bd08      	pop	{r3, pc}
 80081cc:	00000000 	.word	0x00000000
 80081d0:	20000010 	.word	0x20000010
 80081d4:	08009e24 	.word	0x08009e24

080081d8 <__aeabi_uldivmod>:
 80081d8:	b953      	cbnz	r3, 80081f0 <__aeabi_uldivmod+0x18>
 80081da:	b94a      	cbnz	r2, 80081f0 <__aeabi_uldivmod+0x18>
 80081dc:	2900      	cmp	r1, #0
 80081de:	bf08      	it	eq
 80081e0:	2800      	cmpeq	r0, #0
 80081e2:	bf1c      	itt	ne
 80081e4:	f04f 31ff 	movne.w	r1, #4294967295
 80081e8:	f04f 30ff 	movne.w	r0, #4294967295
 80081ec:	f000 b988 	b.w	8008500 <__aeabi_idiv0>
 80081f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80081f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80081f8:	f000 f806 	bl	8008208 <__udivmoddi4>
 80081fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008204:	b004      	add	sp, #16
 8008206:	4770      	bx	lr

08008208 <__udivmoddi4>:
 8008208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800820c:	9d08      	ldr	r5, [sp, #32]
 800820e:	468e      	mov	lr, r1
 8008210:	4604      	mov	r4, r0
 8008212:	4688      	mov	r8, r1
 8008214:	2b00      	cmp	r3, #0
 8008216:	d14a      	bne.n	80082ae <__udivmoddi4+0xa6>
 8008218:	428a      	cmp	r2, r1
 800821a:	4617      	mov	r7, r2
 800821c:	d962      	bls.n	80082e4 <__udivmoddi4+0xdc>
 800821e:	fab2 f682 	clz	r6, r2
 8008222:	b14e      	cbz	r6, 8008238 <__udivmoddi4+0x30>
 8008224:	f1c6 0320 	rsb	r3, r6, #32
 8008228:	fa01 f806 	lsl.w	r8, r1, r6
 800822c:	fa20 f303 	lsr.w	r3, r0, r3
 8008230:	40b7      	lsls	r7, r6
 8008232:	ea43 0808 	orr.w	r8, r3, r8
 8008236:	40b4      	lsls	r4, r6
 8008238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800823c:	fa1f fc87 	uxth.w	ip, r7
 8008240:	fbb8 f1fe 	udiv	r1, r8, lr
 8008244:	0c23      	lsrs	r3, r4, #16
 8008246:	fb0e 8811 	mls	r8, lr, r1, r8
 800824a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800824e:	fb01 f20c 	mul.w	r2, r1, ip
 8008252:	429a      	cmp	r2, r3
 8008254:	d909      	bls.n	800826a <__udivmoddi4+0x62>
 8008256:	18fb      	adds	r3, r7, r3
 8008258:	f101 30ff 	add.w	r0, r1, #4294967295
 800825c:	f080 80ea 	bcs.w	8008434 <__udivmoddi4+0x22c>
 8008260:	429a      	cmp	r2, r3
 8008262:	f240 80e7 	bls.w	8008434 <__udivmoddi4+0x22c>
 8008266:	3902      	subs	r1, #2
 8008268:	443b      	add	r3, r7
 800826a:	1a9a      	subs	r2, r3, r2
 800826c:	b2a3      	uxth	r3, r4
 800826e:	fbb2 f0fe 	udiv	r0, r2, lr
 8008272:	fb0e 2210 	mls	r2, lr, r0, r2
 8008276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800827a:	fb00 fc0c 	mul.w	ip, r0, ip
 800827e:	459c      	cmp	ip, r3
 8008280:	d909      	bls.n	8008296 <__udivmoddi4+0x8e>
 8008282:	18fb      	adds	r3, r7, r3
 8008284:	f100 32ff 	add.w	r2, r0, #4294967295
 8008288:	f080 80d6 	bcs.w	8008438 <__udivmoddi4+0x230>
 800828c:	459c      	cmp	ip, r3
 800828e:	f240 80d3 	bls.w	8008438 <__udivmoddi4+0x230>
 8008292:	443b      	add	r3, r7
 8008294:	3802      	subs	r0, #2
 8008296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800829a:	eba3 030c 	sub.w	r3, r3, ip
 800829e:	2100      	movs	r1, #0
 80082a0:	b11d      	cbz	r5, 80082aa <__udivmoddi4+0xa2>
 80082a2:	40f3      	lsrs	r3, r6
 80082a4:	2200      	movs	r2, #0
 80082a6:	e9c5 3200 	strd	r3, r2, [r5]
 80082aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082ae:	428b      	cmp	r3, r1
 80082b0:	d905      	bls.n	80082be <__udivmoddi4+0xb6>
 80082b2:	b10d      	cbz	r5, 80082b8 <__udivmoddi4+0xb0>
 80082b4:	e9c5 0100 	strd	r0, r1, [r5]
 80082b8:	2100      	movs	r1, #0
 80082ba:	4608      	mov	r0, r1
 80082bc:	e7f5      	b.n	80082aa <__udivmoddi4+0xa2>
 80082be:	fab3 f183 	clz	r1, r3
 80082c2:	2900      	cmp	r1, #0
 80082c4:	d146      	bne.n	8008354 <__udivmoddi4+0x14c>
 80082c6:	4573      	cmp	r3, lr
 80082c8:	d302      	bcc.n	80082d0 <__udivmoddi4+0xc8>
 80082ca:	4282      	cmp	r2, r0
 80082cc:	f200 8105 	bhi.w	80084da <__udivmoddi4+0x2d2>
 80082d0:	1a84      	subs	r4, r0, r2
 80082d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80082d6:	2001      	movs	r0, #1
 80082d8:	4690      	mov	r8, r2
 80082da:	2d00      	cmp	r5, #0
 80082dc:	d0e5      	beq.n	80082aa <__udivmoddi4+0xa2>
 80082de:	e9c5 4800 	strd	r4, r8, [r5]
 80082e2:	e7e2      	b.n	80082aa <__udivmoddi4+0xa2>
 80082e4:	2a00      	cmp	r2, #0
 80082e6:	f000 8090 	beq.w	800840a <__udivmoddi4+0x202>
 80082ea:	fab2 f682 	clz	r6, r2
 80082ee:	2e00      	cmp	r6, #0
 80082f0:	f040 80a4 	bne.w	800843c <__udivmoddi4+0x234>
 80082f4:	1a8a      	subs	r2, r1, r2
 80082f6:	0c03      	lsrs	r3, r0, #16
 80082f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80082fc:	b280      	uxth	r0, r0
 80082fe:	b2bc      	uxth	r4, r7
 8008300:	2101      	movs	r1, #1
 8008302:	fbb2 fcfe 	udiv	ip, r2, lr
 8008306:	fb0e 221c 	mls	r2, lr, ip, r2
 800830a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800830e:	fb04 f20c 	mul.w	r2, r4, ip
 8008312:	429a      	cmp	r2, r3
 8008314:	d907      	bls.n	8008326 <__udivmoddi4+0x11e>
 8008316:	18fb      	adds	r3, r7, r3
 8008318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800831c:	d202      	bcs.n	8008324 <__udivmoddi4+0x11c>
 800831e:	429a      	cmp	r2, r3
 8008320:	f200 80e0 	bhi.w	80084e4 <__udivmoddi4+0x2dc>
 8008324:	46c4      	mov	ip, r8
 8008326:	1a9b      	subs	r3, r3, r2
 8008328:	fbb3 f2fe 	udiv	r2, r3, lr
 800832c:	fb0e 3312 	mls	r3, lr, r2, r3
 8008330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8008334:	fb02 f404 	mul.w	r4, r2, r4
 8008338:	429c      	cmp	r4, r3
 800833a:	d907      	bls.n	800834c <__udivmoddi4+0x144>
 800833c:	18fb      	adds	r3, r7, r3
 800833e:	f102 30ff 	add.w	r0, r2, #4294967295
 8008342:	d202      	bcs.n	800834a <__udivmoddi4+0x142>
 8008344:	429c      	cmp	r4, r3
 8008346:	f200 80ca 	bhi.w	80084de <__udivmoddi4+0x2d6>
 800834a:	4602      	mov	r2, r0
 800834c:	1b1b      	subs	r3, r3, r4
 800834e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8008352:	e7a5      	b.n	80082a0 <__udivmoddi4+0x98>
 8008354:	f1c1 0620 	rsb	r6, r1, #32
 8008358:	408b      	lsls	r3, r1
 800835a:	fa22 f706 	lsr.w	r7, r2, r6
 800835e:	431f      	orrs	r7, r3
 8008360:	fa0e f401 	lsl.w	r4, lr, r1
 8008364:	fa20 f306 	lsr.w	r3, r0, r6
 8008368:	fa2e fe06 	lsr.w	lr, lr, r6
 800836c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8008370:	4323      	orrs	r3, r4
 8008372:	fa00 f801 	lsl.w	r8, r0, r1
 8008376:	fa1f fc87 	uxth.w	ip, r7
 800837a:	fbbe f0f9 	udiv	r0, lr, r9
 800837e:	0c1c      	lsrs	r4, r3, #16
 8008380:	fb09 ee10 	mls	lr, r9, r0, lr
 8008384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8008388:	fb00 fe0c 	mul.w	lr, r0, ip
 800838c:	45a6      	cmp	lr, r4
 800838e:	fa02 f201 	lsl.w	r2, r2, r1
 8008392:	d909      	bls.n	80083a8 <__udivmoddi4+0x1a0>
 8008394:	193c      	adds	r4, r7, r4
 8008396:	f100 3aff 	add.w	sl, r0, #4294967295
 800839a:	f080 809c 	bcs.w	80084d6 <__udivmoddi4+0x2ce>
 800839e:	45a6      	cmp	lr, r4
 80083a0:	f240 8099 	bls.w	80084d6 <__udivmoddi4+0x2ce>
 80083a4:	3802      	subs	r0, #2
 80083a6:	443c      	add	r4, r7
 80083a8:	eba4 040e 	sub.w	r4, r4, lr
 80083ac:	fa1f fe83 	uxth.w	lr, r3
 80083b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80083b4:	fb09 4413 	mls	r4, r9, r3, r4
 80083b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80083bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80083c0:	45a4      	cmp	ip, r4
 80083c2:	d908      	bls.n	80083d6 <__udivmoddi4+0x1ce>
 80083c4:	193c      	adds	r4, r7, r4
 80083c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80083ca:	f080 8082 	bcs.w	80084d2 <__udivmoddi4+0x2ca>
 80083ce:	45a4      	cmp	ip, r4
 80083d0:	d97f      	bls.n	80084d2 <__udivmoddi4+0x2ca>
 80083d2:	3b02      	subs	r3, #2
 80083d4:	443c      	add	r4, r7
 80083d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80083da:	eba4 040c 	sub.w	r4, r4, ip
 80083de:	fba0 ec02 	umull	lr, ip, r0, r2
 80083e2:	4564      	cmp	r4, ip
 80083e4:	4673      	mov	r3, lr
 80083e6:	46e1      	mov	r9, ip
 80083e8:	d362      	bcc.n	80084b0 <__udivmoddi4+0x2a8>
 80083ea:	d05f      	beq.n	80084ac <__udivmoddi4+0x2a4>
 80083ec:	b15d      	cbz	r5, 8008406 <__udivmoddi4+0x1fe>
 80083ee:	ebb8 0203 	subs.w	r2, r8, r3
 80083f2:	eb64 0409 	sbc.w	r4, r4, r9
 80083f6:	fa04 f606 	lsl.w	r6, r4, r6
 80083fa:	fa22 f301 	lsr.w	r3, r2, r1
 80083fe:	431e      	orrs	r6, r3
 8008400:	40cc      	lsrs	r4, r1
 8008402:	e9c5 6400 	strd	r6, r4, [r5]
 8008406:	2100      	movs	r1, #0
 8008408:	e74f      	b.n	80082aa <__udivmoddi4+0xa2>
 800840a:	fbb1 fcf2 	udiv	ip, r1, r2
 800840e:	0c01      	lsrs	r1, r0, #16
 8008410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8008414:	b280      	uxth	r0, r0
 8008416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800841a:	463b      	mov	r3, r7
 800841c:	4638      	mov	r0, r7
 800841e:	463c      	mov	r4, r7
 8008420:	46b8      	mov	r8, r7
 8008422:	46be      	mov	lr, r7
 8008424:	2620      	movs	r6, #32
 8008426:	fbb1 f1f7 	udiv	r1, r1, r7
 800842a:	eba2 0208 	sub.w	r2, r2, r8
 800842e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8008432:	e766      	b.n	8008302 <__udivmoddi4+0xfa>
 8008434:	4601      	mov	r1, r0
 8008436:	e718      	b.n	800826a <__udivmoddi4+0x62>
 8008438:	4610      	mov	r0, r2
 800843a:	e72c      	b.n	8008296 <__udivmoddi4+0x8e>
 800843c:	f1c6 0220 	rsb	r2, r6, #32
 8008440:	fa2e f302 	lsr.w	r3, lr, r2
 8008444:	40b7      	lsls	r7, r6
 8008446:	40b1      	lsls	r1, r6
 8008448:	fa20 f202 	lsr.w	r2, r0, r2
 800844c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8008450:	430a      	orrs	r2, r1
 8008452:	fbb3 f8fe 	udiv	r8, r3, lr
 8008456:	b2bc      	uxth	r4, r7
 8008458:	fb0e 3318 	mls	r3, lr, r8, r3
 800845c:	0c11      	lsrs	r1, r2, #16
 800845e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008462:	fb08 f904 	mul.w	r9, r8, r4
 8008466:	40b0      	lsls	r0, r6
 8008468:	4589      	cmp	r9, r1
 800846a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800846e:	b280      	uxth	r0, r0
 8008470:	d93e      	bls.n	80084f0 <__udivmoddi4+0x2e8>
 8008472:	1879      	adds	r1, r7, r1
 8008474:	f108 3cff 	add.w	ip, r8, #4294967295
 8008478:	d201      	bcs.n	800847e <__udivmoddi4+0x276>
 800847a:	4589      	cmp	r9, r1
 800847c:	d81f      	bhi.n	80084be <__udivmoddi4+0x2b6>
 800847e:	eba1 0109 	sub.w	r1, r1, r9
 8008482:	fbb1 f9fe 	udiv	r9, r1, lr
 8008486:	fb09 f804 	mul.w	r8, r9, r4
 800848a:	fb0e 1119 	mls	r1, lr, r9, r1
 800848e:	b292      	uxth	r2, r2
 8008490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8008494:	4542      	cmp	r2, r8
 8008496:	d229      	bcs.n	80084ec <__udivmoddi4+0x2e4>
 8008498:	18ba      	adds	r2, r7, r2
 800849a:	f109 31ff 	add.w	r1, r9, #4294967295
 800849e:	d2c4      	bcs.n	800842a <__udivmoddi4+0x222>
 80084a0:	4542      	cmp	r2, r8
 80084a2:	d2c2      	bcs.n	800842a <__udivmoddi4+0x222>
 80084a4:	f1a9 0102 	sub.w	r1, r9, #2
 80084a8:	443a      	add	r2, r7
 80084aa:	e7be      	b.n	800842a <__udivmoddi4+0x222>
 80084ac:	45f0      	cmp	r8, lr
 80084ae:	d29d      	bcs.n	80083ec <__udivmoddi4+0x1e4>
 80084b0:	ebbe 0302 	subs.w	r3, lr, r2
 80084b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80084b8:	3801      	subs	r0, #1
 80084ba:	46e1      	mov	r9, ip
 80084bc:	e796      	b.n	80083ec <__udivmoddi4+0x1e4>
 80084be:	eba7 0909 	sub.w	r9, r7, r9
 80084c2:	4449      	add	r1, r9
 80084c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80084c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80084cc:	fb09 f804 	mul.w	r8, r9, r4
 80084d0:	e7db      	b.n	800848a <__udivmoddi4+0x282>
 80084d2:	4673      	mov	r3, lr
 80084d4:	e77f      	b.n	80083d6 <__udivmoddi4+0x1ce>
 80084d6:	4650      	mov	r0, sl
 80084d8:	e766      	b.n	80083a8 <__udivmoddi4+0x1a0>
 80084da:	4608      	mov	r0, r1
 80084dc:	e6fd      	b.n	80082da <__udivmoddi4+0xd2>
 80084de:	443b      	add	r3, r7
 80084e0:	3a02      	subs	r2, #2
 80084e2:	e733      	b.n	800834c <__udivmoddi4+0x144>
 80084e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80084e8:	443b      	add	r3, r7
 80084ea:	e71c      	b.n	8008326 <__udivmoddi4+0x11e>
 80084ec:	4649      	mov	r1, r9
 80084ee:	e79c      	b.n	800842a <__udivmoddi4+0x222>
 80084f0:	eba1 0109 	sub.w	r1, r1, r9
 80084f4:	46c4      	mov	ip, r8
 80084f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80084fa:	fb09 f804 	mul.w	r8, r9, r4
 80084fe:	e7c4      	b.n	800848a <__udivmoddi4+0x282>

08008500 <__aeabi_idiv0>:
 8008500:	4770      	bx	lr
 8008502:	bf00      	nop

08008504 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  // Vector Table 재배치. FLASH_BASE는 0x08000000,
  // VECT_TAB_OFFSET은 0x8000 (링커 스크립트의 ORIGIN과 일치)
  SCB->VTOR = FLASH_BASE | 0x8000;
 8008508:	4b08      	ldr	r3, [pc, #32]	@ (800852c <main+0x28>)
 800850a:	4a09      	ldr	r2, [pc, #36]	@ (8008530 <main+0x2c>)
 800850c:	609a      	str	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800850e:	f000 fa0b 	bl	8008928 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008512:	f000 f811 	bl	8008538 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008516:	f000 f8a3 	bl	8008660 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800851a:	f000 f877 	bl	800860c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 800851e:	2201      	movs	r2, #1
 8008520:	2108      	movs	r1, #8
 8008522:	4804      	ldr	r0, [pc, #16]	@ (8008534 <main+0x30>)
 8008524:	f000 fcdc 	bl	8008ee0 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8008528:	bf00      	nop
 800852a:	e7fd      	b.n	8008528 <main+0x24>
 800852c:	e000ed00 	.word	0xe000ed00
 8008530:	08008000 	.word	0x08008000
 8008534:	40020800 	.word	0x40020800

08008538 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b094      	sub	sp, #80	@ 0x50
 800853c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800853e:	f107 0320 	add.w	r3, r7, #32
 8008542:	2230      	movs	r2, #48	@ 0x30
 8008544:	2100      	movs	r1, #0
 8008546:	4618      	mov	r0, r3
 8008548:	f001 fc40 	bl	8009dcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800854c:	f107 030c 	add.w	r3, r7, #12
 8008550:	2200      	movs	r2, #0
 8008552:	601a      	str	r2, [r3, #0]
 8008554:	605a      	str	r2, [r3, #4]
 8008556:	609a      	str	r2, [r3, #8]
 8008558:	60da      	str	r2, [r3, #12]
 800855a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800855c:	2300      	movs	r3, #0
 800855e:	60bb      	str	r3, [r7, #8]
 8008560:	4b28      	ldr	r3, [pc, #160]	@ (8008604 <SystemClock_Config+0xcc>)
 8008562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008564:	4a27      	ldr	r2, [pc, #156]	@ (8008604 <SystemClock_Config+0xcc>)
 8008566:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800856a:	6413      	str	r3, [r2, #64]	@ 0x40
 800856c:	4b25      	ldr	r3, [pc, #148]	@ (8008604 <SystemClock_Config+0xcc>)
 800856e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008570:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008574:	60bb      	str	r3, [r7, #8]
 8008576:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8008578:	2300      	movs	r3, #0
 800857a:	607b      	str	r3, [r7, #4]
 800857c:	4b22      	ldr	r3, [pc, #136]	@ (8008608 <SystemClock_Config+0xd0>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a21      	ldr	r2, [pc, #132]	@ (8008608 <SystemClock_Config+0xd0>)
 8008582:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008586:	6013      	str	r3, [r2, #0]
 8008588:	4b1f      	ldr	r3, [pc, #124]	@ (8008608 <SystemClock_Config+0xd0>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008590:	607b      	str	r3, [r7, #4]
 8008592:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8008594:	2302      	movs	r3, #2
 8008596:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8008598:	2301      	movs	r3, #1
 800859a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800859c:	2310      	movs	r3, #16
 800859e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80085a0:	2302      	movs	r3, #2
 80085a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80085a4:	2300      	movs	r3, #0
 80085a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80085a8:	2310      	movs	r3, #16
 80085aa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80085ac:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80085b0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80085b2:	2304      	movs	r3, #4
 80085b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80085b6:	2304      	movs	r3, #4
 80085b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80085ba:	f107 0320 	add.w	r3, r7, #32
 80085be:	4618      	mov	r0, r3
 80085c0:	f000 fca8 	bl	8008f14 <HAL_RCC_OscConfig>
 80085c4:	4603      	mov	r3, r0
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d001      	beq.n	80085ce <SystemClock_Config+0x96>
  {
    Error_Handler();
 80085ca:	f000 f8cb 	bl	8008764 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80085ce:	230f      	movs	r3, #15
 80085d0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80085d2:	2302      	movs	r3, #2
 80085d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80085d6:	2300      	movs	r3, #0
 80085d8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80085da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80085de:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80085e0:	2300      	movs	r3, #0
 80085e2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80085e4:	f107 030c 	add.w	r3, r7, #12
 80085e8:	2102      	movs	r1, #2
 80085ea:	4618      	mov	r0, r3
 80085ec:	f000 ff0a 	bl	8009404 <HAL_RCC_ClockConfig>
 80085f0:	4603      	mov	r3, r0
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d001      	beq.n	80085fa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80085f6:	f000 f8b5 	bl	8008764 <Error_Handler>
  }
}
 80085fa:	bf00      	nop
 80085fc:	3750      	adds	r7, #80	@ 0x50
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}
 8008602:	bf00      	nop
 8008604:	40023800 	.word	0x40023800
 8008608:	40007000 	.word	0x40007000

0800860c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8008610:	4b11      	ldr	r3, [pc, #68]	@ (8008658 <MX_USART2_UART_Init+0x4c>)
 8008612:	4a12      	ldr	r2, [pc, #72]	@ (800865c <MX_USART2_UART_Init+0x50>)
 8008614:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8008616:	4b10      	ldr	r3, [pc, #64]	@ (8008658 <MX_USART2_UART_Init+0x4c>)
 8008618:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800861c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800861e:	4b0e      	ldr	r3, [pc, #56]	@ (8008658 <MX_USART2_UART_Init+0x4c>)
 8008620:	2200      	movs	r2, #0
 8008622:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8008624:	4b0c      	ldr	r3, [pc, #48]	@ (8008658 <MX_USART2_UART_Init+0x4c>)
 8008626:	2200      	movs	r2, #0
 8008628:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800862a:	4b0b      	ldr	r3, [pc, #44]	@ (8008658 <MX_USART2_UART_Init+0x4c>)
 800862c:	2200      	movs	r2, #0
 800862e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8008630:	4b09      	ldr	r3, [pc, #36]	@ (8008658 <MX_USART2_UART_Init+0x4c>)
 8008632:	220c      	movs	r2, #12
 8008634:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008636:	4b08      	ldr	r3, [pc, #32]	@ (8008658 <MX_USART2_UART_Init+0x4c>)
 8008638:	2200      	movs	r2, #0
 800863a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800863c:	4b06      	ldr	r3, [pc, #24]	@ (8008658 <MX_USART2_UART_Init+0x4c>)
 800863e:	2200      	movs	r2, #0
 8008640:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8008642:	4805      	ldr	r0, [pc, #20]	@ (8008658 <MX_USART2_UART_Init+0x4c>)
 8008644:	f001 f8fe 	bl	8009844 <HAL_UART_Init>
 8008648:	4603      	mov	r3, r0
 800864a:	2b00      	cmp	r3, #0
 800864c:	d001      	beq.n	8008652 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800864e:	f000 f889 	bl	8008764 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8008652:	bf00      	nop
 8008654:	bd80      	pop	{r7, pc}
 8008656:	bf00      	nop
 8008658:	20000028 	.word	0x20000028
 800865c:	40004400 	.word	0x40004400

08008660 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b08a      	sub	sp, #40	@ 0x28
 8008664:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008666:	f107 0314 	add.w	r3, r7, #20
 800866a:	2200      	movs	r2, #0
 800866c:	601a      	str	r2, [r3, #0]
 800866e:	605a      	str	r2, [r3, #4]
 8008670:	609a      	str	r2, [r3, #8]
 8008672:	60da      	str	r2, [r3, #12]
 8008674:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008676:	2300      	movs	r3, #0
 8008678:	613b      	str	r3, [r7, #16]
 800867a:	4b37      	ldr	r3, [pc, #220]	@ (8008758 <MX_GPIO_Init+0xf8>)
 800867c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800867e:	4a36      	ldr	r2, [pc, #216]	@ (8008758 <MX_GPIO_Init+0xf8>)
 8008680:	f043 0304 	orr.w	r3, r3, #4
 8008684:	6313      	str	r3, [r2, #48]	@ 0x30
 8008686:	4b34      	ldr	r3, [pc, #208]	@ (8008758 <MX_GPIO_Init+0xf8>)
 8008688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800868a:	f003 0304 	and.w	r3, r3, #4
 800868e:	613b      	str	r3, [r7, #16]
 8008690:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8008692:	2300      	movs	r3, #0
 8008694:	60fb      	str	r3, [r7, #12]
 8008696:	4b30      	ldr	r3, [pc, #192]	@ (8008758 <MX_GPIO_Init+0xf8>)
 8008698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800869a:	4a2f      	ldr	r2, [pc, #188]	@ (8008758 <MX_GPIO_Init+0xf8>)
 800869c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80086a2:	4b2d      	ldr	r3, [pc, #180]	@ (8008758 <MX_GPIO_Init+0xf8>)
 80086a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086aa:	60fb      	str	r3, [r7, #12]
 80086ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80086ae:	2300      	movs	r3, #0
 80086b0:	60bb      	str	r3, [r7, #8]
 80086b2:	4b29      	ldr	r3, [pc, #164]	@ (8008758 <MX_GPIO_Init+0xf8>)
 80086b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086b6:	4a28      	ldr	r2, [pc, #160]	@ (8008758 <MX_GPIO_Init+0xf8>)
 80086b8:	f043 0301 	orr.w	r3, r3, #1
 80086bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80086be:	4b26      	ldr	r3, [pc, #152]	@ (8008758 <MX_GPIO_Init+0xf8>)
 80086c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086c2:	f003 0301 	and.w	r3, r3, #1
 80086c6:	60bb      	str	r3, [r7, #8]
 80086c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80086ca:	2300      	movs	r3, #0
 80086cc:	607b      	str	r3, [r7, #4]
 80086ce:	4b22      	ldr	r3, [pc, #136]	@ (8008758 <MX_GPIO_Init+0xf8>)
 80086d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086d2:	4a21      	ldr	r2, [pc, #132]	@ (8008758 <MX_GPIO_Init+0xf8>)
 80086d4:	f043 0302 	orr.w	r3, r3, #2
 80086d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80086da:	4b1f      	ldr	r3, [pc, #124]	@ (8008758 <MX_GPIO_Init+0xf8>)
 80086dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086de:	f003 0302 	and.w	r3, r3, #2
 80086e2:	607b      	str	r3, [r7, #4]
 80086e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 80086e6:	2200      	movs	r2, #0
 80086e8:	2108      	movs	r1, #8
 80086ea:	481c      	ldr	r0, [pc, #112]	@ (800875c <MX_GPIO_Init+0xfc>)
 80086ec:	f000 fbf8 	bl	8008ee0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80086f0:	2200      	movs	r2, #0
 80086f2:	2120      	movs	r1, #32
 80086f4:	481a      	ldr	r0, [pc, #104]	@ (8008760 <MX_GPIO_Init+0x100>)
 80086f6:	f000 fbf3 	bl	8008ee0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80086fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80086fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8008700:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8008704:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008706:	2300      	movs	r3, #0
 8008708:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800870a:	f107 0314 	add.w	r3, r7, #20
 800870e:	4619      	mov	r1, r3
 8008710:	4812      	ldr	r0, [pc, #72]	@ (800875c <MX_GPIO_Init+0xfc>)
 8008712:	f000 fa61 	bl	8008bd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8008716:	2308      	movs	r3, #8
 8008718:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800871a:	2301      	movs	r3, #1
 800871c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800871e:	2300      	movs	r3, #0
 8008720:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008722:	2300      	movs	r3, #0
 8008724:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008726:	f107 0314 	add.w	r3, r7, #20
 800872a:	4619      	mov	r1, r3
 800872c:	480b      	ldr	r0, [pc, #44]	@ (800875c <MX_GPIO_Init+0xfc>)
 800872e:	f000 fa53 	bl	8008bd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8008732:	2320      	movs	r3, #32
 8008734:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008736:	2301      	movs	r3, #1
 8008738:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800873a:	2300      	movs	r3, #0
 800873c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800873e:	2300      	movs	r3, #0
 8008740:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8008742:	f107 0314 	add.w	r3, r7, #20
 8008746:	4619      	mov	r1, r3
 8008748:	4805      	ldr	r0, [pc, #20]	@ (8008760 <MX_GPIO_Init+0x100>)
 800874a:	f000 fa45 	bl	8008bd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800874e:	bf00      	nop
 8008750:	3728      	adds	r7, #40	@ 0x28
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}
 8008756:	bf00      	nop
 8008758:	40023800 	.word	0x40023800
 800875c:	40020800 	.word	0x40020800
 8008760:	40020000 	.word	0x40020000

08008764 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008764:	b480      	push	{r7}
 8008766:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8008768:	b672      	cpsid	i
}
 800876a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800876c:	bf00      	nop
 800876e:	e7fd      	b.n	800876c <Error_Handler+0x8>

08008770 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b082      	sub	sp, #8
 8008774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008776:	2300      	movs	r3, #0
 8008778:	607b      	str	r3, [r7, #4]
 800877a:	4b10      	ldr	r3, [pc, #64]	@ (80087bc <HAL_MspInit+0x4c>)
 800877c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800877e:	4a0f      	ldr	r2, [pc, #60]	@ (80087bc <HAL_MspInit+0x4c>)
 8008780:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008784:	6453      	str	r3, [r2, #68]	@ 0x44
 8008786:	4b0d      	ldr	r3, [pc, #52]	@ (80087bc <HAL_MspInit+0x4c>)
 8008788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800878a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800878e:	607b      	str	r3, [r7, #4]
 8008790:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008792:	2300      	movs	r3, #0
 8008794:	603b      	str	r3, [r7, #0]
 8008796:	4b09      	ldr	r3, [pc, #36]	@ (80087bc <HAL_MspInit+0x4c>)
 8008798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800879a:	4a08      	ldr	r2, [pc, #32]	@ (80087bc <HAL_MspInit+0x4c>)
 800879c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80087a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80087a2:	4b06      	ldr	r3, [pc, #24]	@ (80087bc <HAL_MspInit+0x4c>)
 80087a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087aa:	603b      	str	r3, [r7, #0]
 80087ac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80087ae:	2007      	movs	r0, #7
 80087b0:	f000 f9de 	bl	8008b70 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80087b4:	bf00      	nop
 80087b6:	3708      	adds	r7, #8
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bd80      	pop	{r7, pc}
 80087bc:	40023800 	.word	0x40023800

080087c0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b08a      	sub	sp, #40	@ 0x28
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80087c8:	f107 0314 	add.w	r3, r7, #20
 80087cc:	2200      	movs	r2, #0
 80087ce:	601a      	str	r2, [r3, #0]
 80087d0:	605a      	str	r2, [r3, #4]
 80087d2:	609a      	str	r2, [r3, #8]
 80087d4:	60da      	str	r2, [r3, #12]
 80087d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4a19      	ldr	r2, [pc, #100]	@ (8008844 <HAL_UART_MspInit+0x84>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d12b      	bne.n	800883a <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80087e2:	2300      	movs	r3, #0
 80087e4:	613b      	str	r3, [r7, #16]
 80087e6:	4b18      	ldr	r3, [pc, #96]	@ (8008848 <HAL_UART_MspInit+0x88>)
 80087e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087ea:	4a17      	ldr	r2, [pc, #92]	@ (8008848 <HAL_UART_MspInit+0x88>)
 80087ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80087f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80087f2:	4b15      	ldr	r3, [pc, #84]	@ (8008848 <HAL_UART_MspInit+0x88>)
 80087f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087fa:	613b      	str	r3, [r7, #16]
 80087fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80087fe:	2300      	movs	r3, #0
 8008800:	60fb      	str	r3, [r7, #12]
 8008802:	4b11      	ldr	r3, [pc, #68]	@ (8008848 <HAL_UART_MspInit+0x88>)
 8008804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008806:	4a10      	ldr	r2, [pc, #64]	@ (8008848 <HAL_UART_MspInit+0x88>)
 8008808:	f043 0301 	orr.w	r3, r3, #1
 800880c:	6313      	str	r3, [r2, #48]	@ 0x30
 800880e:	4b0e      	ldr	r3, [pc, #56]	@ (8008848 <HAL_UART_MspInit+0x88>)
 8008810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008812:	f003 0301 	and.w	r3, r3, #1
 8008816:	60fb      	str	r3, [r7, #12]
 8008818:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800881a:	230c      	movs	r3, #12
 800881c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800881e:	2302      	movs	r3, #2
 8008820:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008822:	2300      	movs	r3, #0
 8008824:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008826:	2303      	movs	r3, #3
 8008828:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800882a:	2307      	movs	r3, #7
 800882c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800882e:	f107 0314 	add.w	r3, r7, #20
 8008832:	4619      	mov	r1, r3
 8008834:	4805      	ldr	r0, [pc, #20]	@ (800884c <HAL_UART_MspInit+0x8c>)
 8008836:	f000 f9cf 	bl	8008bd8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800883a:	bf00      	nop
 800883c:	3728      	adds	r7, #40	@ 0x28
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}
 8008842:	bf00      	nop
 8008844:	40004400 	.word	0x40004400
 8008848:	40023800 	.word	0x40023800
 800884c:	40020000 	.word	0x40020000

08008850 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008850:	b480      	push	{r7}
 8008852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8008854:	bf00      	nop
 8008856:	e7fd      	b.n	8008854 <NMI_Handler+0x4>

08008858 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008858:	b480      	push	{r7}
 800885a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800885c:	bf00      	nop
 800885e:	e7fd      	b.n	800885c <HardFault_Handler+0x4>

08008860 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008860:	b480      	push	{r7}
 8008862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008864:	bf00      	nop
 8008866:	e7fd      	b.n	8008864 <MemManage_Handler+0x4>

08008868 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008868:	b480      	push	{r7}
 800886a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800886c:	bf00      	nop
 800886e:	e7fd      	b.n	800886c <BusFault_Handler+0x4>

08008870 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008870:	b480      	push	{r7}
 8008872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008874:	bf00      	nop
 8008876:	e7fd      	b.n	8008874 <UsageFault_Handler+0x4>

08008878 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008878:	b480      	push	{r7}
 800887a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800887c:	bf00      	nop
 800887e:	46bd      	mov	sp, r7
 8008880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008884:	4770      	bx	lr

08008886 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008886:	b480      	push	{r7}
 8008888:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800888a:	bf00      	nop
 800888c:	46bd      	mov	sp, r7
 800888e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008892:	4770      	bx	lr

08008894 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008894:	b480      	push	{r7}
 8008896:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008898:	bf00      	nop
 800889a:	46bd      	mov	sp, r7
 800889c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a0:	4770      	bx	lr

080088a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80088a2:	b580      	push	{r7, lr}
 80088a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80088a6:	f000 f891 	bl	80089cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80088aa:	bf00      	nop
 80088ac:	bd80      	pop	{r7, pc}
	...

080088b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80088b0:	b480      	push	{r7}
 80088b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80088b4:	4b06      	ldr	r3, [pc, #24]	@ (80088d0 <SystemInit+0x20>)
 80088b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088ba:	4a05      	ldr	r2, [pc, #20]	@ (80088d0 <SystemInit+0x20>)
 80088bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80088c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80088c4:	bf00      	nop
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr
 80088ce:	bf00      	nop
 80088d0:	e000ed00 	.word	0xe000ed00

080088d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80088d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800890c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80088d8:	f7ff ffea 	bl	80088b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80088dc:	480c      	ldr	r0, [pc, #48]	@ (8008910 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80088de:	490d      	ldr	r1, [pc, #52]	@ (8008914 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80088e0:	4a0d      	ldr	r2, [pc, #52]	@ (8008918 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80088e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80088e4:	e002      	b.n	80088ec <LoopCopyDataInit>

080088e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80088e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80088e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80088ea:	3304      	adds	r3, #4

080088ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80088ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80088ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80088f0:	d3f9      	bcc.n	80088e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80088f2:	4a0a      	ldr	r2, [pc, #40]	@ (800891c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80088f4:	4c0a      	ldr	r4, [pc, #40]	@ (8008920 <LoopFillZerobss+0x22>)
  movs r3, #0
 80088f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80088f8:	e001      	b.n	80088fe <LoopFillZerobss>

080088fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80088fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80088fc:	3204      	adds	r2, #4

080088fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80088fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008900:	d3fb      	bcc.n	80088fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8008902:	f001 fa6b 	bl	8009ddc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008906:	f7ff fdfd 	bl	8008504 <main>
  bx  lr    
 800890a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800890c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008910:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008914:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8008918:	08009e64 	.word	0x08009e64
  ldr r2, =_sbss
 800891c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8008920:	20000074 	.word	0x20000074

08008924 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008924:	e7fe      	b.n	8008924 <ADC_IRQHandler>
	...

08008928 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800892c:	4b0e      	ldr	r3, [pc, #56]	@ (8008968 <HAL_Init+0x40>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a0d      	ldr	r2, [pc, #52]	@ (8008968 <HAL_Init+0x40>)
 8008932:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008936:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008938:	4b0b      	ldr	r3, [pc, #44]	@ (8008968 <HAL_Init+0x40>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a0a      	ldr	r2, [pc, #40]	@ (8008968 <HAL_Init+0x40>)
 800893e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008942:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008944:	4b08      	ldr	r3, [pc, #32]	@ (8008968 <HAL_Init+0x40>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4a07      	ldr	r2, [pc, #28]	@ (8008968 <HAL_Init+0x40>)
 800894a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800894e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008950:	2003      	movs	r0, #3
 8008952:	f000 f90d 	bl	8008b70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008956:	2000      	movs	r0, #0
 8008958:	f000 f808 	bl	800896c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800895c:	f7ff ff08 	bl	8008770 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008960:	2300      	movs	r3, #0
}
 8008962:	4618      	mov	r0, r3
 8008964:	bd80      	pop	{r7, pc}
 8008966:	bf00      	nop
 8008968:	40023c00 	.word	0x40023c00

0800896c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b082      	sub	sp, #8
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8008974:	4b12      	ldr	r3, [pc, #72]	@ (80089c0 <HAL_InitTick+0x54>)
 8008976:	681a      	ldr	r2, [r3, #0]
 8008978:	4b12      	ldr	r3, [pc, #72]	@ (80089c4 <HAL_InitTick+0x58>)
 800897a:	781b      	ldrb	r3, [r3, #0]
 800897c:	4619      	mov	r1, r3
 800897e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008982:	fbb3 f3f1 	udiv	r3, r3, r1
 8008986:	fbb2 f3f3 	udiv	r3, r2, r3
 800898a:	4618      	mov	r0, r3
 800898c:	f000 f917 	bl	8008bbe <HAL_SYSTICK_Config>
 8008990:	4603      	mov	r3, r0
 8008992:	2b00      	cmp	r3, #0
 8008994:	d001      	beq.n	800899a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8008996:	2301      	movs	r3, #1
 8008998:	e00e      	b.n	80089b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2b0f      	cmp	r3, #15
 800899e:	d80a      	bhi.n	80089b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80089a0:	2200      	movs	r2, #0
 80089a2:	6879      	ldr	r1, [r7, #4]
 80089a4:	f04f 30ff 	mov.w	r0, #4294967295
 80089a8:	f000 f8ed 	bl	8008b86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80089ac:	4a06      	ldr	r2, [pc, #24]	@ (80089c8 <HAL_InitTick+0x5c>)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80089b2:	2300      	movs	r3, #0
 80089b4:	e000      	b.n	80089b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80089b6:	2301      	movs	r3, #1
}
 80089b8:	4618      	mov	r0, r3
 80089ba:	3708      	adds	r7, #8
 80089bc:	46bd      	mov	sp, r7
 80089be:	bd80      	pop	{r7, pc}
 80089c0:	20000000 	.word	0x20000000
 80089c4:	20000008 	.word	0x20000008
 80089c8:	20000004 	.word	0x20000004

080089cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80089cc:	b480      	push	{r7}
 80089ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80089d0:	4b06      	ldr	r3, [pc, #24]	@ (80089ec <HAL_IncTick+0x20>)
 80089d2:	781b      	ldrb	r3, [r3, #0]
 80089d4:	461a      	mov	r2, r3
 80089d6:	4b06      	ldr	r3, [pc, #24]	@ (80089f0 <HAL_IncTick+0x24>)
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4413      	add	r3, r2
 80089dc:	4a04      	ldr	r2, [pc, #16]	@ (80089f0 <HAL_IncTick+0x24>)
 80089de:	6013      	str	r3, [r2, #0]
}
 80089e0:	bf00      	nop
 80089e2:	46bd      	mov	sp, r7
 80089e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e8:	4770      	bx	lr
 80089ea:	bf00      	nop
 80089ec:	20000008 	.word	0x20000008
 80089f0:	20000070 	.word	0x20000070

080089f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80089f4:	b480      	push	{r7}
 80089f6:	af00      	add	r7, sp, #0
  return uwTick;
 80089f8:	4b03      	ldr	r3, [pc, #12]	@ (8008a08 <HAL_GetTick+0x14>)
 80089fa:	681b      	ldr	r3, [r3, #0]
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	46bd      	mov	sp, r7
 8008a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a04:	4770      	bx	lr
 8008a06:	bf00      	nop
 8008a08:	20000070 	.word	0x20000070

08008a0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b085      	sub	sp, #20
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	f003 0307 	and.w	r3, r3, #7
 8008a1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8008a50 <__NVIC_SetPriorityGrouping+0x44>)
 8008a1e:	68db      	ldr	r3, [r3, #12]
 8008a20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008a22:	68ba      	ldr	r2, [r7, #8]
 8008a24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008a28:	4013      	ands	r3, r2
 8008a2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008a34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8008a38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008a3e:	4a04      	ldr	r2, [pc, #16]	@ (8008a50 <__NVIC_SetPriorityGrouping+0x44>)
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	60d3      	str	r3, [r2, #12]
}
 8008a44:	bf00      	nop
 8008a46:	3714      	adds	r7, #20
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4e:	4770      	bx	lr
 8008a50:	e000ed00 	.word	0xe000ed00

08008a54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008a54:	b480      	push	{r7}
 8008a56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008a58:	4b04      	ldr	r3, [pc, #16]	@ (8008a6c <__NVIC_GetPriorityGrouping+0x18>)
 8008a5a:	68db      	ldr	r3, [r3, #12]
 8008a5c:	0a1b      	lsrs	r3, r3, #8
 8008a5e:	f003 0307 	and.w	r3, r3, #7
}
 8008a62:	4618      	mov	r0, r3
 8008a64:	46bd      	mov	sp, r7
 8008a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6a:	4770      	bx	lr
 8008a6c:	e000ed00 	.word	0xe000ed00

08008a70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008a70:	b480      	push	{r7}
 8008a72:	b083      	sub	sp, #12
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	4603      	mov	r3, r0
 8008a78:	6039      	str	r1, [r7, #0]
 8008a7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008a7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	db0a      	blt.n	8008a9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	b2da      	uxtb	r2, r3
 8008a88:	490c      	ldr	r1, [pc, #48]	@ (8008abc <__NVIC_SetPriority+0x4c>)
 8008a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a8e:	0112      	lsls	r2, r2, #4
 8008a90:	b2d2      	uxtb	r2, r2
 8008a92:	440b      	add	r3, r1
 8008a94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008a98:	e00a      	b.n	8008ab0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	b2da      	uxtb	r2, r3
 8008a9e:	4908      	ldr	r1, [pc, #32]	@ (8008ac0 <__NVIC_SetPriority+0x50>)
 8008aa0:	79fb      	ldrb	r3, [r7, #7]
 8008aa2:	f003 030f 	and.w	r3, r3, #15
 8008aa6:	3b04      	subs	r3, #4
 8008aa8:	0112      	lsls	r2, r2, #4
 8008aaa:	b2d2      	uxtb	r2, r2
 8008aac:	440b      	add	r3, r1
 8008aae:	761a      	strb	r2, [r3, #24]
}
 8008ab0:	bf00      	nop
 8008ab2:	370c      	adds	r7, #12
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aba:	4770      	bx	lr
 8008abc:	e000e100 	.word	0xe000e100
 8008ac0:	e000ed00 	.word	0xe000ed00

08008ac4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008ac4:	b480      	push	{r7}
 8008ac6:	b089      	sub	sp, #36	@ 0x24
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	60f8      	str	r0, [r7, #12]
 8008acc:	60b9      	str	r1, [r7, #8]
 8008ace:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	f003 0307 	and.w	r3, r3, #7
 8008ad6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008ad8:	69fb      	ldr	r3, [r7, #28]
 8008ada:	f1c3 0307 	rsb	r3, r3, #7
 8008ade:	2b04      	cmp	r3, #4
 8008ae0:	bf28      	it	cs
 8008ae2:	2304      	movcs	r3, #4
 8008ae4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008ae6:	69fb      	ldr	r3, [r7, #28]
 8008ae8:	3304      	adds	r3, #4
 8008aea:	2b06      	cmp	r3, #6
 8008aec:	d902      	bls.n	8008af4 <NVIC_EncodePriority+0x30>
 8008aee:	69fb      	ldr	r3, [r7, #28]
 8008af0:	3b03      	subs	r3, #3
 8008af2:	e000      	b.n	8008af6 <NVIC_EncodePriority+0x32>
 8008af4:	2300      	movs	r3, #0
 8008af6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008af8:	f04f 32ff 	mov.w	r2, #4294967295
 8008afc:	69bb      	ldr	r3, [r7, #24]
 8008afe:	fa02 f303 	lsl.w	r3, r2, r3
 8008b02:	43da      	mvns	r2, r3
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	401a      	ands	r2, r3
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008b0c:	f04f 31ff 	mov.w	r1, #4294967295
 8008b10:	697b      	ldr	r3, [r7, #20]
 8008b12:	fa01 f303 	lsl.w	r3, r1, r3
 8008b16:	43d9      	mvns	r1, r3
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008b1c:	4313      	orrs	r3, r2
         );
}
 8008b1e:	4618      	mov	r0, r3
 8008b20:	3724      	adds	r7, #36	@ 0x24
 8008b22:	46bd      	mov	sp, r7
 8008b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b28:	4770      	bx	lr
	...

08008b2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b082      	sub	sp, #8
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	3b01      	subs	r3, #1
 8008b38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008b3c:	d301      	bcc.n	8008b42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008b3e:	2301      	movs	r3, #1
 8008b40:	e00f      	b.n	8008b62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008b42:	4a0a      	ldr	r2, [pc, #40]	@ (8008b6c <SysTick_Config+0x40>)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	3b01      	subs	r3, #1
 8008b48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008b4a:	210f      	movs	r1, #15
 8008b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b50:	f7ff ff8e 	bl	8008a70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008b54:	4b05      	ldr	r3, [pc, #20]	@ (8008b6c <SysTick_Config+0x40>)
 8008b56:	2200      	movs	r2, #0
 8008b58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008b5a:	4b04      	ldr	r3, [pc, #16]	@ (8008b6c <SysTick_Config+0x40>)
 8008b5c:	2207      	movs	r2, #7
 8008b5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008b60:	2300      	movs	r3, #0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3708      	adds	r7, #8
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}
 8008b6a:	bf00      	nop
 8008b6c:	e000e010 	.word	0xe000e010

08008b70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b082      	sub	sp, #8
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f7ff ff47 	bl	8008a0c <__NVIC_SetPriorityGrouping>
}
 8008b7e:	bf00      	nop
 8008b80:	3708      	adds	r7, #8
 8008b82:	46bd      	mov	sp, r7
 8008b84:	bd80      	pop	{r7, pc}

08008b86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008b86:	b580      	push	{r7, lr}
 8008b88:	b086      	sub	sp, #24
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	60b9      	str	r1, [r7, #8]
 8008b90:	607a      	str	r2, [r7, #4]
 8008b92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008b94:	2300      	movs	r3, #0
 8008b96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008b98:	f7ff ff5c 	bl	8008a54 <__NVIC_GetPriorityGrouping>
 8008b9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008b9e:	687a      	ldr	r2, [r7, #4]
 8008ba0:	68b9      	ldr	r1, [r7, #8]
 8008ba2:	6978      	ldr	r0, [r7, #20]
 8008ba4:	f7ff ff8e 	bl	8008ac4 <NVIC_EncodePriority>
 8008ba8:	4602      	mov	r2, r0
 8008baa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008bae:	4611      	mov	r1, r2
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	f7ff ff5d 	bl	8008a70 <__NVIC_SetPriority>
}
 8008bb6:	bf00      	nop
 8008bb8:	3718      	adds	r7, #24
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}

08008bbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008bbe:	b580      	push	{r7, lr}
 8008bc0:	b082      	sub	sp, #8
 8008bc2:	af00      	add	r7, sp, #0
 8008bc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f7ff ffb0 	bl	8008b2c <SysTick_Config>
 8008bcc:	4603      	mov	r3, r0
}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	3708      	adds	r7, #8
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}
	...

08008bd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008bd8:	b480      	push	{r7}
 8008bda:	b089      	sub	sp, #36	@ 0x24
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
 8008be0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008be2:	2300      	movs	r3, #0
 8008be4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008be6:	2300      	movs	r3, #0
 8008be8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008bea:	2300      	movs	r3, #0
 8008bec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008bee:	2300      	movs	r3, #0
 8008bf0:	61fb      	str	r3, [r7, #28]
 8008bf2:	e159      	b.n	8008ea8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	69fb      	ldr	r3, [r7, #28]
 8008bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8008bfc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	697a      	ldr	r2, [r7, #20]
 8008c04:	4013      	ands	r3, r2
 8008c06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008c08:	693a      	ldr	r2, [r7, #16]
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	429a      	cmp	r2, r3
 8008c0e:	f040 8148 	bne.w	8008ea2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	685b      	ldr	r3, [r3, #4]
 8008c16:	f003 0303 	and.w	r3, r3, #3
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d005      	beq.n	8008c2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	685b      	ldr	r3, [r3, #4]
 8008c22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008c26:	2b02      	cmp	r3, #2
 8008c28:	d130      	bne.n	8008c8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	689b      	ldr	r3, [r3, #8]
 8008c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008c30:	69fb      	ldr	r3, [r7, #28]
 8008c32:	005b      	lsls	r3, r3, #1
 8008c34:	2203      	movs	r2, #3
 8008c36:	fa02 f303 	lsl.w	r3, r2, r3
 8008c3a:	43db      	mvns	r3, r3
 8008c3c:	69ba      	ldr	r2, [r7, #24]
 8008c3e:	4013      	ands	r3, r2
 8008c40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	68da      	ldr	r2, [r3, #12]
 8008c46:	69fb      	ldr	r3, [r7, #28]
 8008c48:	005b      	lsls	r3, r3, #1
 8008c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c4e:	69ba      	ldr	r2, [r7, #24]
 8008c50:	4313      	orrs	r3, r2
 8008c52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	69ba      	ldr	r2, [r7, #24]
 8008c58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	685b      	ldr	r3, [r3, #4]
 8008c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008c60:	2201      	movs	r2, #1
 8008c62:	69fb      	ldr	r3, [r7, #28]
 8008c64:	fa02 f303 	lsl.w	r3, r2, r3
 8008c68:	43db      	mvns	r3, r3
 8008c6a:	69ba      	ldr	r2, [r7, #24]
 8008c6c:	4013      	ands	r3, r2
 8008c6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	685b      	ldr	r3, [r3, #4]
 8008c74:	091b      	lsrs	r3, r3, #4
 8008c76:	f003 0201 	and.w	r2, r3, #1
 8008c7a:	69fb      	ldr	r3, [r7, #28]
 8008c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8008c80:	69ba      	ldr	r2, [r7, #24]
 8008c82:	4313      	orrs	r3, r2
 8008c84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	69ba      	ldr	r2, [r7, #24]
 8008c8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	f003 0303 	and.w	r3, r3, #3
 8008c94:	2b03      	cmp	r3, #3
 8008c96:	d017      	beq.n	8008cc8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	68db      	ldr	r3, [r3, #12]
 8008c9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008c9e:	69fb      	ldr	r3, [r7, #28]
 8008ca0:	005b      	lsls	r3, r3, #1
 8008ca2:	2203      	movs	r2, #3
 8008ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ca8:	43db      	mvns	r3, r3
 8008caa:	69ba      	ldr	r2, [r7, #24]
 8008cac:	4013      	ands	r3, r2
 8008cae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	689a      	ldr	r2, [r3, #8]
 8008cb4:	69fb      	ldr	r3, [r7, #28]
 8008cb6:	005b      	lsls	r3, r3, #1
 8008cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8008cbc:	69ba      	ldr	r2, [r7, #24]
 8008cbe:	4313      	orrs	r3, r2
 8008cc0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	69ba      	ldr	r2, [r7, #24]
 8008cc6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	f003 0303 	and.w	r3, r3, #3
 8008cd0:	2b02      	cmp	r3, #2
 8008cd2:	d123      	bne.n	8008d1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008cd4:	69fb      	ldr	r3, [r7, #28]
 8008cd6:	08da      	lsrs	r2, r3, #3
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	3208      	adds	r2, #8
 8008cdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ce0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008ce2:	69fb      	ldr	r3, [r7, #28]
 8008ce4:	f003 0307 	and.w	r3, r3, #7
 8008ce8:	009b      	lsls	r3, r3, #2
 8008cea:	220f      	movs	r2, #15
 8008cec:	fa02 f303 	lsl.w	r3, r2, r3
 8008cf0:	43db      	mvns	r3, r3
 8008cf2:	69ba      	ldr	r2, [r7, #24]
 8008cf4:	4013      	ands	r3, r2
 8008cf6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	691a      	ldr	r2, [r3, #16]
 8008cfc:	69fb      	ldr	r3, [r7, #28]
 8008cfe:	f003 0307 	and.w	r3, r3, #7
 8008d02:	009b      	lsls	r3, r3, #2
 8008d04:	fa02 f303 	lsl.w	r3, r2, r3
 8008d08:	69ba      	ldr	r2, [r7, #24]
 8008d0a:	4313      	orrs	r3, r2
 8008d0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008d0e:	69fb      	ldr	r3, [r7, #28]
 8008d10:	08da      	lsrs	r2, r3, #3
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	3208      	adds	r2, #8
 8008d16:	69b9      	ldr	r1, [r7, #24]
 8008d18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008d22:	69fb      	ldr	r3, [r7, #28]
 8008d24:	005b      	lsls	r3, r3, #1
 8008d26:	2203      	movs	r2, #3
 8008d28:	fa02 f303 	lsl.w	r3, r2, r3
 8008d2c:	43db      	mvns	r3, r3
 8008d2e:	69ba      	ldr	r2, [r7, #24]
 8008d30:	4013      	ands	r3, r2
 8008d32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	f003 0203 	and.w	r2, r3, #3
 8008d3c:	69fb      	ldr	r3, [r7, #28]
 8008d3e:	005b      	lsls	r3, r3, #1
 8008d40:	fa02 f303 	lsl.w	r3, r2, r3
 8008d44:	69ba      	ldr	r2, [r7, #24]
 8008d46:	4313      	orrs	r3, r2
 8008d48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	69ba      	ldr	r2, [r7, #24]
 8008d4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	685b      	ldr	r3, [r3, #4]
 8008d54:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	f000 80a2 	beq.w	8008ea2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d5e:	2300      	movs	r3, #0
 8008d60:	60fb      	str	r3, [r7, #12]
 8008d62:	4b57      	ldr	r3, [pc, #348]	@ (8008ec0 <HAL_GPIO_Init+0x2e8>)
 8008d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d66:	4a56      	ldr	r2, [pc, #344]	@ (8008ec0 <HAL_GPIO_Init+0x2e8>)
 8008d68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008d6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8008d6e:	4b54      	ldr	r3, [pc, #336]	@ (8008ec0 <HAL_GPIO_Init+0x2e8>)
 8008d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008d76:	60fb      	str	r3, [r7, #12]
 8008d78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008d7a:	4a52      	ldr	r2, [pc, #328]	@ (8008ec4 <HAL_GPIO_Init+0x2ec>)
 8008d7c:	69fb      	ldr	r3, [r7, #28]
 8008d7e:	089b      	lsrs	r3, r3, #2
 8008d80:	3302      	adds	r3, #2
 8008d82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008d88:	69fb      	ldr	r3, [r7, #28]
 8008d8a:	f003 0303 	and.w	r3, r3, #3
 8008d8e:	009b      	lsls	r3, r3, #2
 8008d90:	220f      	movs	r2, #15
 8008d92:	fa02 f303 	lsl.w	r3, r2, r3
 8008d96:	43db      	mvns	r3, r3
 8008d98:	69ba      	ldr	r2, [r7, #24]
 8008d9a:	4013      	ands	r3, r2
 8008d9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	4a49      	ldr	r2, [pc, #292]	@ (8008ec8 <HAL_GPIO_Init+0x2f0>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d019      	beq.n	8008dda <HAL_GPIO_Init+0x202>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	4a48      	ldr	r2, [pc, #288]	@ (8008ecc <HAL_GPIO_Init+0x2f4>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d013      	beq.n	8008dd6 <HAL_GPIO_Init+0x1fe>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	4a47      	ldr	r2, [pc, #284]	@ (8008ed0 <HAL_GPIO_Init+0x2f8>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d00d      	beq.n	8008dd2 <HAL_GPIO_Init+0x1fa>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	4a46      	ldr	r2, [pc, #280]	@ (8008ed4 <HAL_GPIO_Init+0x2fc>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d007      	beq.n	8008dce <HAL_GPIO_Init+0x1f6>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	4a45      	ldr	r2, [pc, #276]	@ (8008ed8 <HAL_GPIO_Init+0x300>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d101      	bne.n	8008dca <HAL_GPIO_Init+0x1f2>
 8008dc6:	2304      	movs	r3, #4
 8008dc8:	e008      	b.n	8008ddc <HAL_GPIO_Init+0x204>
 8008dca:	2307      	movs	r3, #7
 8008dcc:	e006      	b.n	8008ddc <HAL_GPIO_Init+0x204>
 8008dce:	2303      	movs	r3, #3
 8008dd0:	e004      	b.n	8008ddc <HAL_GPIO_Init+0x204>
 8008dd2:	2302      	movs	r3, #2
 8008dd4:	e002      	b.n	8008ddc <HAL_GPIO_Init+0x204>
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	e000      	b.n	8008ddc <HAL_GPIO_Init+0x204>
 8008dda:	2300      	movs	r3, #0
 8008ddc:	69fa      	ldr	r2, [r7, #28]
 8008dde:	f002 0203 	and.w	r2, r2, #3
 8008de2:	0092      	lsls	r2, r2, #2
 8008de4:	4093      	lsls	r3, r2
 8008de6:	69ba      	ldr	r2, [r7, #24]
 8008de8:	4313      	orrs	r3, r2
 8008dea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008dec:	4935      	ldr	r1, [pc, #212]	@ (8008ec4 <HAL_GPIO_Init+0x2ec>)
 8008dee:	69fb      	ldr	r3, [r7, #28]
 8008df0:	089b      	lsrs	r3, r3, #2
 8008df2:	3302      	adds	r3, #2
 8008df4:	69ba      	ldr	r2, [r7, #24]
 8008df6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008dfa:	4b38      	ldr	r3, [pc, #224]	@ (8008edc <HAL_GPIO_Init+0x304>)
 8008dfc:	689b      	ldr	r3, [r3, #8]
 8008dfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e00:	693b      	ldr	r3, [r7, #16]
 8008e02:	43db      	mvns	r3, r3
 8008e04:	69ba      	ldr	r2, [r7, #24]
 8008e06:	4013      	ands	r3, r2
 8008e08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	685b      	ldr	r3, [r3, #4]
 8008e0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d003      	beq.n	8008e1e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8008e16:	69ba      	ldr	r2, [r7, #24]
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008e1e:	4a2f      	ldr	r2, [pc, #188]	@ (8008edc <HAL_GPIO_Init+0x304>)
 8008e20:	69bb      	ldr	r3, [r7, #24]
 8008e22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008e24:	4b2d      	ldr	r3, [pc, #180]	@ (8008edc <HAL_GPIO_Init+0x304>)
 8008e26:	68db      	ldr	r3, [r3, #12]
 8008e28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	43db      	mvns	r3, r3
 8008e2e:	69ba      	ldr	r2, [r7, #24]
 8008e30:	4013      	ands	r3, r2
 8008e32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d003      	beq.n	8008e48 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8008e40:	69ba      	ldr	r2, [r7, #24]
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	4313      	orrs	r3, r2
 8008e46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008e48:	4a24      	ldr	r2, [pc, #144]	@ (8008edc <HAL_GPIO_Init+0x304>)
 8008e4a:	69bb      	ldr	r3, [r7, #24]
 8008e4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008e4e:	4b23      	ldr	r3, [pc, #140]	@ (8008edc <HAL_GPIO_Init+0x304>)
 8008e50:	685b      	ldr	r3, [r3, #4]
 8008e52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e54:	693b      	ldr	r3, [r7, #16]
 8008e56:	43db      	mvns	r3, r3
 8008e58:	69ba      	ldr	r2, [r7, #24]
 8008e5a:	4013      	ands	r3, r2
 8008e5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d003      	beq.n	8008e72 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8008e6a:	69ba      	ldr	r2, [r7, #24]
 8008e6c:	693b      	ldr	r3, [r7, #16]
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008e72:	4a1a      	ldr	r2, [pc, #104]	@ (8008edc <HAL_GPIO_Init+0x304>)
 8008e74:	69bb      	ldr	r3, [r7, #24]
 8008e76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008e78:	4b18      	ldr	r3, [pc, #96]	@ (8008edc <HAL_GPIO_Init+0x304>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e7e:	693b      	ldr	r3, [r7, #16]
 8008e80:	43db      	mvns	r3, r3
 8008e82:	69ba      	ldr	r2, [r7, #24]
 8008e84:	4013      	ands	r3, r2
 8008e86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d003      	beq.n	8008e9c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8008e94:	69ba      	ldr	r2, [r7, #24]
 8008e96:	693b      	ldr	r3, [r7, #16]
 8008e98:	4313      	orrs	r3, r2
 8008e9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008e9c:	4a0f      	ldr	r2, [pc, #60]	@ (8008edc <HAL_GPIO_Init+0x304>)
 8008e9e:	69bb      	ldr	r3, [r7, #24]
 8008ea0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008ea2:	69fb      	ldr	r3, [r7, #28]
 8008ea4:	3301      	adds	r3, #1
 8008ea6:	61fb      	str	r3, [r7, #28]
 8008ea8:	69fb      	ldr	r3, [r7, #28]
 8008eaa:	2b0f      	cmp	r3, #15
 8008eac:	f67f aea2 	bls.w	8008bf4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008eb0:	bf00      	nop
 8008eb2:	bf00      	nop
 8008eb4:	3724      	adds	r7, #36	@ 0x24
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebc:	4770      	bx	lr
 8008ebe:	bf00      	nop
 8008ec0:	40023800 	.word	0x40023800
 8008ec4:	40013800 	.word	0x40013800
 8008ec8:	40020000 	.word	0x40020000
 8008ecc:	40020400 	.word	0x40020400
 8008ed0:	40020800 	.word	0x40020800
 8008ed4:	40020c00 	.word	0x40020c00
 8008ed8:	40021000 	.word	0x40021000
 8008edc:	40013c00 	.word	0x40013c00

08008ee0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b083      	sub	sp, #12
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
 8008ee8:	460b      	mov	r3, r1
 8008eea:	807b      	strh	r3, [r7, #2]
 8008eec:	4613      	mov	r3, r2
 8008eee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008ef0:	787b      	ldrb	r3, [r7, #1]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d003      	beq.n	8008efe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008ef6:	887a      	ldrh	r2, [r7, #2]
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008efc:	e003      	b.n	8008f06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008efe:	887b      	ldrh	r3, [r7, #2]
 8008f00:	041a      	lsls	r2, r3, #16
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	619a      	str	r2, [r3, #24]
}
 8008f06:	bf00      	nop
 8008f08:	370c      	adds	r7, #12
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr
	...

08008f14 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b086      	sub	sp, #24
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d101      	bne.n	8008f26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008f22:	2301      	movs	r3, #1
 8008f24:	e267      	b.n	80093f6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f003 0301 	and.w	r3, r3, #1
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d075      	beq.n	800901e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008f32:	4b88      	ldr	r3, [pc, #544]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8008f34:	689b      	ldr	r3, [r3, #8]
 8008f36:	f003 030c 	and.w	r3, r3, #12
 8008f3a:	2b04      	cmp	r3, #4
 8008f3c:	d00c      	beq.n	8008f58 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008f3e:	4b85      	ldr	r3, [pc, #532]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8008f40:	689b      	ldr	r3, [r3, #8]
 8008f42:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008f46:	2b08      	cmp	r3, #8
 8008f48:	d112      	bne.n	8008f70 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008f4a:	4b82      	ldr	r3, [pc, #520]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008f52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f56:	d10b      	bne.n	8008f70 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f58:	4b7e      	ldr	r3, [pc, #504]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d05b      	beq.n	800901c <HAL_RCC_OscConfig+0x108>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	685b      	ldr	r3, [r3, #4]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d157      	bne.n	800901c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	e242      	b.n	80093f6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f78:	d106      	bne.n	8008f88 <HAL_RCC_OscConfig+0x74>
 8008f7a:	4b76      	ldr	r3, [pc, #472]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	4a75      	ldr	r2, [pc, #468]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8008f80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008f84:	6013      	str	r3, [r2, #0]
 8008f86:	e01d      	b.n	8008fc4 <HAL_RCC_OscConfig+0xb0>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008f90:	d10c      	bne.n	8008fac <HAL_RCC_OscConfig+0x98>
 8008f92:	4b70      	ldr	r3, [pc, #448]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	4a6f      	ldr	r2, [pc, #444]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8008f98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008f9c:	6013      	str	r3, [r2, #0]
 8008f9e:	4b6d      	ldr	r3, [pc, #436]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	4a6c      	ldr	r2, [pc, #432]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8008fa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008fa8:	6013      	str	r3, [r2, #0]
 8008faa:	e00b      	b.n	8008fc4 <HAL_RCC_OscConfig+0xb0>
 8008fac:	4b69      	ldr	r3, [pc, #420]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4a68      	ldr	r2, [pc, #416]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8008fb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008fb6:	6013      	str	r3, [r2, #0]
 8008fb8:	4b66      	ldr	r3, [pc, #408]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4a65      	ldr	r2, [pc, #404]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8008fbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008fc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	685b      	ldr	r3, [r3, #4]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d013      	beq.n	8008ff4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008fcc:	f7ff fd12 	bl	80089f4 <HAL_GetTick>
 8008fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008fd2:	e008      	b.n	8008fe6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008fd4:	f7ff fd0e 	bl	80089f4 <HAL_GetTick>
 8008fd8:	4602      	mov	r2, r0
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	1ad3      	subs	r3, r2, r3
 8008fde:	2b64      	cmp	r3, #100	@ 0x64
 8008fe0:	d901      	bls.n	8008fe6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008fe2:	2303      	movs	r3, #3
 8008fe4:	e207      	b.n	80093f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008fe6:	4b5b      	ldr	r3, [pc, #364]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d0f0      	beq.n	8008fd4 <HAL_RCC_OscConfig+0xc0>
 8008ff2:	e014      	b.n	800901e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008ff4:	f7ff fcfe 	bl	80089f4 <HAL_GetTick>
 8008ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008ffa:	e008      	b.n	800900e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008ffc:	f7ff fcfa 	bl	80089f4 <HAL_GetTick>
 8009000:	4602      	mov	r2, r0
 8009002:	693b      	ldr	r3, [r7, #16]
 8009004:	1ad3      	subs	r3, r2, r3
 8009006:	2b64      	cmp	r3, #100	@ 0x64
 8009008:	d901      	bls.n	800900e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800900a:	2303      	movs	r3, #3
 800900c:	e1f3      	b.n	80093f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800900e:	4b51      	ldr	r3, [pc, #324]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009016:	2b00      	cmp	r3, #0
 8009018:	d1f0      	bne.n	8008ffc <HAL_RCC_OscConfig+0xe8>
 800901a:	e000      	b.n	800901e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800901c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f003 0302 	and.w	r3, r3, #2
 8009026:	2b00      	cmp	r3, #0
 8009028:	d063      	beq.n	80090f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800902a:	4b4a      	ldr	r3, [pc, #296]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 800902c:	689b      	ldr	r3, [r3, #8]
 800902e:	f003 030c 	and.w	r3, r3, #12
 8009032:	2b00      	cmp	r3, #0
 8009034:	d00b      	beq.n	800904e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009036:	4b47      	ldr	r3, [pc, #284]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8009038:	689b      	ldr	r3, [r3, #8]
 800903a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800903e:	2b08      	cmp	r3, #8
 8009040:	d11c      	bne.n	800907c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009042:	4b44      	ldr	r3, [pc, #272]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8009044:	685b      	ldr	r3, [r3, #4]
 8009046:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800904a:	2b00      	cmp	r3, #0
 800904c:	d116      	bne.n	800907c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800904e:	4b41      	ldr	r3, [pc, #260]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f003 0302 	and.w	r3, r3, #2
 8009056:	2b00      	cmp	r3, #0
 8009058:	d005      	beq.n	8009066 <HAL_RCC_OscConfig+0x152>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	68db      	ldr	r3, [r3, #12]
 800905e:	2b01      	cmp	r3, #1
 8009060:	d001      	beq.n	8009066 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009062:	2301      	movs	r3, #1
 8009064:	e1c7      	b.n	80093f6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009066:	4b3b      	ldr	r3, [pc, #236]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	691b      	ldr	r3, [r3, #16]
 8009072:	00db      	lsls	r3, r3, #3
 8009074:	4937      	ldr	r1, [pc, #220]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8009076:	4313      	orrs	r3, r2
 8009078:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800907a:	e03a      	b.n	80090f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	68db      	ldr	r3, [r3, #12]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d020      	beq.n	80090c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009084:	4b34      	ldr	r3, [pc, #208]	@ (8009158 <HAL_RCC_OscConfig+0x244>)
 8009086:	2201      	movs	r2, #1
 8009088:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800908a:	f7ff fcb3 	bl	80089f4 <HAL_GetTick>
 800908e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009090:	e008      	b.n	80090a4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009092:	f7ff fcaf 	bl	80089f4 <HAL_GetTick>
 8009096:	4602      	mov	r2, r0
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	1ad3      	subs	r3, r2, r3
 800909c:	2b02      	cmp	r3, #2
 800909e:	d901      	bls.n	80090a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80090a0:	2303      	movs	r3, #3
 80090a2:	e1a8      	b.n	80093f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80090a4:	4b2b      	ldr	r3, [pc, #172]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f003 0302 	and.w	r3, r3, #2
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d0f0      	beq.n	8009092 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090b0:	4b28      	ldr	r3, [pc, #160]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	691b      	ldr	r3, [r3, #16]
 80090bc:	00db      	lsls	r3, r3, #3
 80090be:	4925      	ldr	r1, [pc, #148]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 80090c0:	4313      	orrs	r3, r2
 80090c2:	600b      	str	r3, [r1, #0]
 80090c4:	e015      	b.n	80090f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80090c6:	4b24      	ldr	r3, [pc, #144]	@ (8009158 <HAL_RCC_OscConfig+0x244>)
 80090c8:	2200      	movs	r2, #0
 80090ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090cc:	f7ff fc92 	bl	80089f4 <HAL_GetTick>
 80090d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80090d2:	e008      	b.n	80090e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80090d4:	f7ff fc8e 	bl	80089f4 <HAL_GetTick>
 80090d8:	4602      	mov	r2, r0
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	1ad3      	subs	r3, r2, r3
 80090de:	2b02      	cmp	r3, #2
 80090e0:	d901      	bls.n	80090e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80090e2:	2303      	movs	r3, #3
 80090e4:	e187      	b.n	80093f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80090e6:	4b1b      	ldr	r3, [pc, #108]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f003 0302 	and.w	r3, r3, #2
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d1f0      	bne.n	80090d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f003 0308 	and.w	r3, r3, #8
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d036      	beq.n	800916c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	695b      	ldr	r3, [r3, #20]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d016      	beq.n	8009134 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009106:	4b15      	ldr	r3, [pc, #84]	@ (800915c <HAL_RCC_OscConfig+0x248>)
 8009108:	2201      	movs	r2, #1
 800910a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800910c:	f7ff fc72 	bl	80089f4 <HAL_GetTick>
 8009110:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009112:	e008      	b.n	8009126 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009114:	f7ff fc6e 	bl	80089f4 <HAL_GetTick>
 8009118:	4602      	mov	r2, r0
 800911a:	693b      	ldr	r3, [r7, #16]
 800911c:	1ad3      	subs	r3, r2, r3
 800911e:	2b02      	cmp	r3, #2
 8009120:	d901      	bls.n	8009126 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009122:	2303      	movs	r3, #3
 8009124:	e167      	b.n	80093f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009126:	4b0b      	ldr	r3, [pc, #44]	@ (8009154 <HAL_RCC_OscConfig+0x240>)
 8009128:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800912a:	f003 0302 	and.w	r3, r3, #2
 800912e:	2b00      	cmp	r3, #0
 8009130:	d0f0      	beq.n	8009114 <HAL_RCC_OscConfig+0x200>
 8009132:	e01b      	b.n	800916c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009134:	4b09      	ldr	r3, [pc, #36]	@ (800915c <HAL_RCC_OscConfig+0x248>)
 8009136:	2200      	movs	r2, #0
 8009138:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800913a:	f7ff fc5b 	bl	80089f4 <HAL_GetTick>
 800913e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009140:	e00e      	b.n	8009160 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009142:	f7ff fc57 	bl	80089f4 <HAL_GetTick>
 8009146:	4602      	mov	r2, r0
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	1ad3      	subs	r3, r2, r3
 800914c:	2b02      	cmp	r3, #2
 800914e:	d907      	bls.n	8009160 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009150:	2303      	movs	r3, #3
 8009152:	e150      	b.n	80093f6 <HAL_RCC_OscConfig+0x4e2>
 8009154:	40023800 	.word	0x40023800
 8009158:	42470000 	.word	0x42470000
 800915c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009160:	4b88      	ldr	r3, [pc, #544]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 8009162:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009164:	f003 0302 	and.w	r3, r3, #2
 8009168:	2b00      	cmp	r3, #0
 800916a:	d1ea      	bne.n	8009142 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f003 0304 	and.w	r3, r3, #4
 8009174:	2b00      	cmp	r3, #0
 8009176:	f000 8097 	beq.w	80092a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800917a:	2300      	movs	r3, #0
 800917c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800917e:	4b81      	ldr	r3, [pc, #516]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 8009180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009182:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009186:	2b00      	cmp	r3, #0
 8009188:	d10f      	bne.n	80091aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800918a:	2300      	movs	r3, #0
 800918c:	60bb      	str	r3, [r7, #8]
 800918e:	4b7d      	ldr	r3, [pc, #500]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 8009190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009192:	4a7c      	ldr	r2, [pc, #496]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 8009194:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009198:	6413      	str	r3, [r2, #64]	@ 0x40
 800919a:	4b7a      	ldr	r3, [pc, #488]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 800919c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800919e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80091a2:	60bb      	str	r3, [r7, #8]
 80091a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80091a6:	2301      	movs	r3, #1
 80091a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80091aa:	4b77      	ldr	r3, [pc, #476]	@ (8009388 <HAL_RCC_OscConfig+0x474>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d118      	bne.n	80091e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80091b6:	4b74      	ldr	r3, [pc, #464]	@ (8009388 <HAL_RCC_OscConfig+0x474>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	4a73      	ldr	r2, [pc, #460]	@ (8009388 <HAL_RCC_OscConfig+0x474>)
 80091bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80091c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80091c2:	f7ff fc17 	bl	80089f4 <HAL_GetTick>
 80091c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80091c8:	e008      	b.n	80091dc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80091ca:	f7ff fc13 	bl	80089f4 <HAL_GetTick>
 80091ce:	4602      	mov	r2, r0
 80091d0:	693b      	ldr	r3, [r7, #16]
 80091d2:	1ad3      	subs	r3, r2, r3
 80091d4:	2b02      	cmp	r3, #2
 80091d6:	d901      	bls.n	80091dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80091d8:	2303      	movs	r3, #3
 80091da:	e10c      	b.n	80093f6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80091dc:	4b6a      	ldr	r3, [pc, #424]	@ (8009388 <HAL_RCC_OscConfig+0x474>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d0f0      	beq.n	80091ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	689b      	ldr	r3, [r3, #8]
 80091ec:	2b01      	cmp	r3, #1
 80091ee:	d106      	bne.n	80091fe <HAL_RCC_OscConfig+0x2ea>
 80091f0:	4b64      	ldr	r3, [pc, #400]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 80091f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80091f4:	4a63      	ldr	r2, [pc, #396]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 80091f6:	f043 0301 	orr.w	r3, r3, #1
 80091fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80091fc:	e01c      	b.n	8009238 <HAL_RCC_OscConfig+0x324>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	689b      	ldr	r3, [r3, #8]
 8009202:	2b05      	cmp	r3, #5
 8009204:	d10c      	bne.n	8009220 <HAL_RCC_OscConfig+0x30c>
 8009206:	4b5f      	ldr	r3, [pc, #380]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 8009208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800920a:	4a5e      	ldr	r2, [pc, #376]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 800920c:	f043 0304 	orr.w	r3, r3, #4
 8009210:	6713      	str	r3, [r2, #112]	@ 0x70
 8009212:	4b5c      	ldr	r3, [pc, #368]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 8009214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009216:	4a5b      	ldr	r2, [pc, #364]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 8009218:	f043 0301 	orr.w	r3, r3, #1
 800921c:	6713      	str	r3, [r2, #112]	@ 0x70
 800921e:	e00b      	b.n	8009238 <HAL_RCC_OscConfig+0x324>
 8009220:	4b58      	ldr	r3, [pc, #352]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 8009222:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009224:	4a57      	ldr	r2, [pc, #348]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 8009226:	f023 0301 	bic.w	r3, r3, #1
 800922a:	6713      	str	r3, [r2, #112]	@ 0x70
 800922c:	4b55      	ldr	r3, [pc, #340]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 800922e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009230:	4a54      	ldr	r2, [pc, #336]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 8009232:	f023 0304 	bic.w	r3, r3, #4
 8009236:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	689b      	ldr	r3, [r3, #8]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d015      	beq.n	800926c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009240:	f7ff fbd8 	bl	80089f4 <HAL_GetTick>
 8009244:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009246:	e00a      	b.n	800925e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009248:	f7ff fbd4 	bl	80089f4 <HAL_GetTick>
 800924c:	4602      	mov	r2, r0
 800924e:	693b      	ldr	r3, [r7, #16]
 8009250:	1ad3      	subs	r3, r2, r3
 8009252:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009256:	4293      	cmp	r3, r2
 8009258:	d901      	bls.n	800925e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800925a:	2303      	movs	r3, #3
 800925c:	e0cb      	b.n	80093f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800925e:	4b49      	ldr	r3, [pc, #292]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 8009260:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009262:	f003 0302 	and.w	r3, r3, #2
 8009266:	2b00      	cmp	r3, #0
 8009268:	d0ee      	beq.n	8009248 <HAL_RCC_OscConfig+0x334>
 800926a:	e014      	b.n	8009296 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800926c:	f7ff fbc2 	bl	80089f4 <HAL_GetTick>
 8009270:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009272:	e00a      	b.n	800928a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009274:	f7ff fbbe 	bl	80089f4 <HAL_GetTick>
 8009278:	4602      	mov	r2, r0
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	1ad3      	subs	r3, r2, r3
 800927e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009282:	4293      	cmp	r3, r2
 8009284:	d901      	bls.n	800928a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8009286:	2303      	movs	r3, #3
 8009288:	e0b5      	b.n	80093f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800928a:	4b3e      	ldr	r3, [pc, #248]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 800928c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800928e:	f003 0302 	and.w	r3, r3, #2
 8009292:	2b00      	cmp	r3, #0
 8009294:	d1ee      	bne.n	8009274 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009296:	7dfb      	ldrb	r3, [r7, #23]
 8009298:	2b01      	cmp	r3, #1
 800929a:	d105      	bne.n	80092a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800929c:	4b39      	ldr	r3, [pc, #228]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 800929e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092a0:	4a38      	ldr	r2, [pc, #224]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 80092a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092a6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	699b      	ldr	r3, [r3, #24]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	f000 80a1 	beq.w	80093f4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80092b2:	4b34      	ldr	r3, [pc, #208]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 80092b4:	689b      	ldr	r3, [r3, #8]
 80092b6:	f003 030c 	and.w	r3, r3, #12
 80092ba:	2b08      	cmp	r3, #8
 80092bc:	d05c      	beq.n	8009378 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	699b      	ldr	r3, [r3, #24]
 80092c2:	2b02      	cmp	r3, #2
 80092c4:	d141      	bne.n	800934a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80092c6:	4b31      	ldr	r3, [pc, #196]	@ (800938c <HAL_RCC_OscConfig+0x478>)
 80092c8:	2200      	movs	r2, #0
 80092ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80092cc:	f7ff fb92 	bl	80089f4 <HAL_GetTick>
 80092d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80092d2:	e008      	b.n	80092e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80092d4:	f7ff fb8e 	bl	80089f4 <HAL_GetTick>
 80092d8:	4602      	mov	r2, r0
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	1ad3      	subs	r3, r2, r3
 80092de:	2b02      	cmp	r3, #2
 80092e0:	d901      	bls.n	80092e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80092e2:	2303      	movs	r3, #3
 80092e4:	e087      	b.n	80093f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80092e6:	4b27      	ldr	r3, [pc, #156]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d1f0      	bne.n	80092d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	69da      	ldr	r2, [r3, #28]
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	6a1b      	ldr	r3, [r3, #32]
 80092fa:	431a      	orrs	r2, r3
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009300:	019b      	lsls	r3, r3, #6
 8009302:	431a      	orrs	r2, r3
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009308:	085b      	lsrs	r3, r3, #1
 800930a:	3b01      	subs	r3, #1
 800930c:	041b      	lsls	r3, r3, #16
 800930e:	431a      	orrs	r2, r3
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009314:	061b      	lsls	r3, r3, #24
 8009316:	491b      	ldr	r1, [pc, #108]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 8009318:	4313      	orrs	r3, r2
 800931a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800931c:	4b1b      	ldr	r3, [pc, #108]	@ (800938c <HAL_RCC_OscConfig+0x478>)
 800931e:	2201      	movs	r2, #1
 8009320:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009322:	f7ff fb67 	bl	80089f4 <HAL_GetTick>
 8009326:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009328:	e008      	b.n	800933c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800932a:	f7ff fb63 	bl	80089f4 <HAL_GetTick>
 800932e:	4602      	mov	r2, r0
 8009330:	693b      	ldr	r3, [r7, #16]
 8009332:	1ad3      	subs	r3, r2, r3
 8009334:	2b02      	cmp	r3, #2
 8009336:	d901      	bls.n	800933c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009338:	2303      	movs	r3, #3
 800933a:	e05c      	b.n	80093f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800933c:	4b11      	ldr	r3, [pc, #68]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009344:	2b00      	cmp	r3, #0
 8009346:	d0f0      	beq.n	800932a <HAL_RCC_OscConfig+0x416>
 8009348:	e054      	b.n	80093f4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800934a:	4b10      	ldr	r3, [pc, #64]	@ (800938c <HAL_RCC_OscConfig+0x478>)
 800934c:	2200      	movs	r2, #0
 800934e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009350:	f7ff fb50 	bl	80089f4 <HAL_GetTick>
 8009354:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009356:	e008      	b.n	800936a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009358:	f7ff fb4c 	bl	80089f4 <HAL_GetTick>
 800935c:	4602      	mov	r2, r0
 800935e:	693b      	ldr	r3, [r7, #16]
 8009360:	1ad3      	subs	r3, r2, r3
 8009362:	2b02      	cmp	r3, #2
 8009364:	d901      	bls.n	800936a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8009366:	2303      	movs	r3, #3
 8009368:	e045      	b.n	80093f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800936a:	4b06      	ldr	r3, [pc, #24]	@ (8009384 <HAL_RCC_OscConfig+0x470>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009372:	2b00      	cmp	r3, #0
 8009374:	d1f0      	bne.n	8009358 <HAL_RCC_OscConfig+0x444>
 8009376:	e03d      	b.n	80093f4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	699b      	ldr	r3, [r3, #24]
 800937c:	2b01      	cmp	r3, #1
 800937e:	d107      	bne.n	8009390 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009380:	2301      	movs	r3, #1
 8009382:	e038      	b.n	80093f6 <HAL_RCC_OscConfig+0x4e2>
 8009384:	40023800 	.word	0x40023800
 8009388:	40007000 	.word	0x40007000
 800938c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009390:	4b1b      	ldr	r3, [pc, #108]	@ (8009400 <HAL_RCC_OscConfig+0x4ec>)
 8009392:	685b      	ldr	r3, [r3, #4]
 8009394:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	699b      	ldr	r3, [r3, #24]
 800939a:	2b01      	cmp	r3, #1
 800939c:	d028      	beq.n	80093f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80093a8:	429a      	cmp	r2, r3
 80093aa:	d121      	bne.n	80093f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80093b6:	429a      	cmp	r2, r3
 80093b8:	d11a      	bne.n	80093f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80093ba:	68fa      	ldr	r2, [r7, #12]
 80093bc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80093c0:	4013      	ands	r3, r2
 80093c2:	687a      	ldr	r2, [r7, #4]
 80093c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80093c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d111      	bne.n	80093f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093d6:	085b      	lsrs	r3, r3, #1
 80093d8:	3b01      	subs	r3, #1
 80093da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80093dc:	429a      	cmp	r2, r3
 80093de:	d107      	bne.n	80093f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80093ec:	429a      	cmp	r2, r3
 80093ee:	d001      	beq.n	80093f4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80093f0:	2301      	movs	r3, #1
 80093f2:	e000      	b.n	80093f6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80093f4:	2300      	movs	r3, #0
}
 80093f6:	4618      	mov	r0, r3
 80093f8:	3718      	adds	r7, #24
 80093fa:	46bd      	mov	sp, r7
 80093fc:	bd80      	pop	{r7, pc}
 80093fe:	bf00      	nop
 8009400:	40023800 	.word	0x40023800

08009404 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b084      	sub	sp, #16
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
 800940c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d101      	bne.n	8009418 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009414:	2301      	movs	r3, #1
 8009416:	e0cc      	b.n	80095b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009418:	4b68      	ldr	r3, [pc, #416]	@ (80095bc <HAL_RCC_ClockConfig+0x1b8>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f003 0307 	and.w	r3, r3, #7
 8009420:	683a      	ldr	r2, [r7, #0]
 8009422:	429a      	cmp	r2, r3
 8009424:	d90c      	bls.n	8009440 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009426:	4b65      	ldr	r3, [pc, #404]	@ (80095bc <HAL_RCC_ClockConfig+0x1b8>)
 8009428:	683a      	ldr	r2, [r7, #0]
 800942a:	b2d2      	uxtb	r2, r2
 800942c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800942e:	4b63      	ldr	r3, [pc, #396]	@ (80095bc <HAL_RCC_ClockConfig+0x1b8>)
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	f003 0307 	and.w	r3, r3, #7
 8009436:	683a      	ldr	r2, [r7, #0]
 8009438:	429a      	cmp	r2, r3
 800943a:	d001      	beq.n	8009440 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800943c:	2301      	movs	r3, #1
 800943e:	e0b8      	b.n	80095b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f003 0302 	and.w	r3, r3, #2
 8009448:	2b00      	cmp	r3, #0
 800944a:	d020      	beq.n	800948e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f003 0304 	and.w	r3, r3, #4
 8009454:	2b00      	cmp	r3, #0
 8009456:	d005      	beq.n	8009464 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009458:	4b59      	ldr	r3, [pc, #356]	@ (80095c0 <HAL_RCC_ClockConfig+0x1bc>)
 800945a:	689b      	ldr	r3, [r3, #8]
 800945c:	4a58      	ldr	r2, [pc, #352]	@ (80095c0 <HAL_RCC_ClockConfig+0x1bc>)
 800945e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8009462:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f003 0308 	and.w	r3, r3, #8
 800946c:	2b00      	cmp	r3, #0
 800946e:	d005      	beq.n	800947c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009470:	4b53      	ldr	r3, [pc, #332]	@ (80095c0 <HAL_RCC_ClockConfig+0x1bc>)
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	4a52      	ldr	r2, [pc, #328]	@ (80095c0 <HAL_RCC_ClockConfig+0x1bc>)
 8009476:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800947a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800947c:	4b50      	ldr	r3, [pc, #320]	@ (80095c0 <HAL_RCC_ClockConfig+0x1bc>)
 800947e:	689b      	ldr	r3, [r3, #8]
 8009480:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	689b      	ldr	r3, [r3, #8]
 8009488:	494d      	ldr	r1, [pc, #308]	@ (80095c0 <HAL_RCC_ClockConfig+0x1bc>)
 800948a:	4313      	orrs	r3, r2
 800948c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f003 0301 	and.w	r3, r3, #1
 8009496:	2b00      	cmp	r3, #0
 8009498:	d044      	beq.n	8009524 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	685b      	ldr	r3, [r3, #4]
 800949e:	2b01      	cmp	r3, #1
 80094a0:	d107      	bne.n	80094b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80094a2:	4b47      	ldr	r3, [pc, #284]	@ (80095c0 <HAL_RCC_ClockConfig+0x1bc>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d119      	bne.n	80094e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80094ae:	2301      	movs	r3, #1
 80094b0:	e07f      	b.n	80095b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	685b      	ldr	r3, [r3, #4]
 80094b6:	2b02      	cmp	r3, #2
 80094b8:	d003      	beq.n	80094c2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80094be:	2b03      	cmp	r3, #3
 80094c0:	d107      	bne.n	80094d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80094c2:	4b3f      	ldr	r3, [pc, #252]	@ (80095c0 <HAL_RCC_ClockConfig+0x1bc>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d109      	bne.n	80094e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80094ce:	2301      	movs	r3, #1
 80094d0:	e06f      	b.n	80095b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80094d2:	4b3b      	ldr	r3, [pc, #236]	@ (80095c0 <HAL_RCC_ClockConfig+0x1bc>)
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f003 0302 	and.w	r3, r3, #2
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d101      	bne.n	80094e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80094de:	2301      	movs	r3, #1
 80094e0:	e067      	b.n	80095b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80094e2:	4b37      	ldr	r3, [pc, #220]	@ (80095c0 <HAL_RCC_ClockConfig+0x1bc>)
 80094e4:	689b      	ldr	r3, [r3, #8]
 80094e6:	f023 0203 	bic.w	r2, r3, #3
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	4934      	ldr	r1, [pc, #208]	@ (80095c0 <HAL_RCC_ClockConfig+0x1bc>)
 80094f0:	4313      	orrs	r3, r2
 80094f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80094f4:	f7ff fa7e 	bl	80089f4 <HAL_GetTick>
 80094f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80094fa:	e00a      	b.n	8009512 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80094fc:	f7ff fa7a 	bl	80089f4 <HAL_GetTick>
 8009500:	4602      	mov	r2, r0
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	1ad3      	subs	r3, r2, r3
 8009506:	f241 3288 	movw	r2, #5000	@ 0x1388
 800950a:	4293      	cmp	r3, r2
 800950c:	d901      	bls.n	8009512 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800950e:	2303      	movs	r3, #3
 8009510:	e04f      	b.n	80095b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009512:	4b2b      	ldr	r3, [pc, #172]	@ (80095c0 <HAL_RCC_ClockConfig+0x1bc>)
 8009514:	689b      	ldr	r3, [r3, #8]
 8009516:	f003 020c 	and.w	r2, r3, #12
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	685b      	ldr	r3, [r3, #4]
 800951e:	009b      	lsls	r3, r3, #2
 8009520:	429a      	cmp	r2, r3
 8009522:	d1eb      	bne.n	80094fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009524:	4b25      	ldr	r3, [pc, #148]	@ (80095bc <HAL_RCC_ClockConfig+0x1b8>)
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	f003 0307 	and.w	r3, r3, #7
 800952c:	683a      	ldr	r2, [r7, #0]
 800952e:	429a      	cmp	r2, r3
 8009530:	d20c      	bcs.n	800954c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009532:	4b22      	ldr	r3, [pc, #136]	@ (80095bc <HAL_RCC_ClockConfig+0x1b8>)
 8009534:	683a      	ldr	r2, [r7, #0]
 8009536:	b2d2      	uxtb	r2, r2
 8009538:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800953a:	4b20      	ldr	r3, [pc, #128]	@ (80095bc <HAL_RCC_ClockConfig+0x1b8>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	f003 0307 	and.w	r3, r3, #7
 8009542:	683a      	ldr	r2, [r7, #0]
 8009544:	429a      	cmp	r2, r3
 8009546:	d001      	beq.n	800954c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009548:	2301      	movs	r3, #1
 800954a:	e032      	b.n	80095b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f003 0304 	and.w	r3, r3, #4
 8009554:	2b00      	cmp	r3, #0
 8009556:	d008      	beq.n	800956a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009558:	4b19      	ldr	r3, [pc, #100]	@ (80095c0 <HAL_RCC_ClockConfig+0x1bc>)
 800955a:	689b      	ldr	r3, [r3, #8]
 800955c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	68db      	ldr	r3, [r3, #12]
 8009564:	4916      	ldr	r1, [pc, #88]	@ (80095c0 <HAL_RCC_ClockConfig+0x1bc>)
 8009566:	4313      	orrs	r3, r2
 8009568:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	f003 0308 	and.w	r3, r3, #8
 8009572:	2b00      	cmp	r3, #0
 8009574:	d009      	beq.n	800958a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009576:	4b12      	ldr	r3, [pc, #72]	@ (80095c0 <HAL_RCC_ClockConfig+0x1bc>)
 8009578:	689b      	ldr	r3, [r3, #8]
 800957a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	691b      	ldr	r3, [r3, #16]
 8009582:	00db      	lsls	r3, r3, #3
 8009584:	490e      	ldr	r1, [pc, #56]	@ (80095c0 <HAL_RCC_ClockConfig+0x1bc>)
 8009586:	4313      	orrs	r3, r2
 8009588:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800958a:	f000 f821 	bl	80095d0 <HAL_RCC_GetSysClockFreq>
 800958e:	4602      	mov	r2, r0
 8009590:	4b0b      	ldr	r3, [pc, #44]	@ (80095c0 <HAL_RCC_ClockConfig+0x1bc>)
 8009592:	689b      	ldr	r3, [r3, #8]
 8009594:	091b      	lsrs	r3, r3, #4
 8009596:	f003 030f 	and.w	r3, r3, #15
 800959a:	490a      	ldr	r1, [pc, #40]	@ (80095c4 <HAL_RCC_ClockConfig+0x1c0>)
 800959c:	5ccb      	ldrb	r3, [r1, r3]
 800959e:	fa22 f303 	lsr.w	r3, r2, r3
 80095a2:	4a09      	ldr	r2, [pc, #36]	@ (80095c8 <HAL_RCC_ClockConfig+0x1c4>)
 80095a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80095a6:	4b09      	ldr	r3, [pc, #36]	@ (80095cc <HAL_RCC_ClockConfig+0x1c8>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	4618      	mov	r0, r3
 80095ac:	f7ff f9de 	bl	800896c <HAL_InitTick>

  return HAL_OK;
 80095b0:	2300      	movs	r3, #0
}
 80095b2:	4618      	mov	r0, r3
 80095b4:	3710      	adds	r7, #16
 80095b6:	46bd      	mov	sp, r7
 80095b8:	bd80      	pop	{r7, pc}
 80095ba:	bf00      	nop
 80095bc:	40023c00 	.word	0x40023c00
 80095c0:	40023800 	.word	0x40023800
 80095c4:	08009e3c 	.word	0x08009e3c
 80095c8:	20000000 	.word	0x20000000
 80095cc:	20000004 	.word	0x20000004

080095d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80095d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80095d4:	b094      	sub	sp, #80	@ 0x50
 80095d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80095d8:	2300      	movs	r3, #0
 80095da:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80095dc:	2300      	movs	r3, #0
 80095de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80095e0:	2300      	movs	r3, #0
 80095e2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80095e4:	2300      	movs	r3, #0
 80095e6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80095e8:	4b79      	ldr	r3, [pc, #484]	@ (80097d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80095ea:	689b      	ldr	r3, [r3, #8]
 80095ec:	f003 030c 	and.w	r3, r3, #12
 80095f0:	2b08      	cmp	r3, #8
 80095f2:	d00d      	beq.n	8009610 <HAL_RCC_GetSysClockFreq+0x40>
 80095f4:	2b08      	cmp	r3, #8
 80095f6:	f200 80e1 	bhi.w	80097bc <HAL_RCC_GetSysClockFreq+0x1ec>
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d002      	beq.n	8009604 <HAL_RCC_GetSysClockFreq+0x34>
 80095fe:	2b04      	cmp	r3, #4
 8009600:	d003      	beq.n	800960a <HAL_RCC_GetSysClockFreq+0x3a>
 8009602:	e0db      	b.n	80097bc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009604:	4b73      	ldr	r3, [pc, #460]	@ (80097d4 <HAL_RCC_GetSysClockFreq+0x204>)
 8009606:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009608:	e0db      	b.n	80097c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800960a:	4b73      	ldr	r3, [pc, #460]	@ (80097d8 <HAL_RCC_GetSysClockFreq+0x208>)
 800960c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800960e:	e0d8      	b.n	80097c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009610:	4b6f      	ldr	r3, [pc, #444]	@ (80097d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009618:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800961a:	4b6d      	ldr	r3, [pc, #436]	@ (80097d0 <HAL_RCC_GetSysClockFreq+0x200>)
 800961c:	685b      	ldr	r3, [r3, #4]
 800961e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009622:	2b00      	cmp	r3, #0
 8009624:	d063      	beq.n	80096ee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009626:	4b6a      	ldr	r3, [pc, #424]	@ (80097d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8009628:	685b      	ldr	r3, [r3, #4]
 800962a:	099b      	lsrs	r3, r3, #6
 800962c:	2200      	movs	r2, #0
 800962e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009630:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8009632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009634:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009638:	633b      	str	r3, [r7, #48]	@ 0x30
 800963a:	2300      	movs	r3, #0
 800963c:	637b      	str	r3, [r7, #52]	@ 0x34
 800963e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8009642:	4622      	mov	r2, r4
 8009644:	462b      	mov	r3, r5
 8009646:	f04f 0000 	mov.w	r0, #0
 800964a:	f04f 0100 	mov.w	r1, #0
 800964e:	0159      	lsls	r1, r3, #5
 8009650:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009654:	0150      	lsls	r0, r2, #5
 8009656:	4602      	mov	r2, r0
 8009658:	460b      	mov	r3, r1
 800965a:	4621      	mov	r1, r4
 800965c:	1a51      	subs	r1, r2, r1
 800965e:	6139      	str	r1, [r7, #16]
 8009660:	4629      	mov	r1, r5
 8009662:	eb63 0301 	sbc.w	r3, r3, r1
 8009666:	617b      	str	r3, [r7, #20]
 8009668:	f04f 0200 	mov.w	r2, #0
 800966c:	f04f 0300 	mov.w	r3, #0
 8009670:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009674:	4659      	mov	r1, fp
 8009676:	018b      	lsls	r3, r1, #6
 8009678:	4651      	mov	r1, sl
 800967a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800967e:	4651      	mov	r1, sl
 8009680:	018a      	lsls	r2, r1, #6
 8009682:	4651      	mov	r1, sl
 8009684:	ebb2 0801 	subs.w	r8, r2, r1
 8009688:	4659      	mov	r1, fp
 800968a:	eb63 0901 	sbc.w	r9, r3, r1
 800968e:	f04f 0200 	mov.w	r2, #0
 8009692:	f04f 0300 	mov.w	r3, #0
 8009696:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800969a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800969e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80096a2:	4690      	mov	r8, r2
 80096a4:	4699      	mov	r9, r3
 80096a6:	4623      	mov	r3, r4
 80096a8:	eb18 0303 	adds.w	r3, r8, r3
 80096ac:	60bb      	str	r3, [r7, #8]
 80096ae:	462b      	mov	r3, r5
 80096b0:	eb49 0303 	adc.w	r3, r9, r3
 80096b4:	60fb      	str	r3, [r7, #12]
 80096b6:	f04f 0200 	mov.w	r2, #0
 80096ba:	f04f 0300 	mov.w	r3, #0
 80096be:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80096c2:	4629      	mov	r1, r5
 80096c4:	024b      	lsls	r3, r1, #9
 80096c6:	4621      	mov	r1, r4
 80096c8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80096cc:	4621      	mov	r1, r4
 80096ce:	024a      	lsls	r2, r1, #9
 80096d0:	4610      	mov	r0, r2
 80096d2:	4619      	mov	r1, r3
 80096d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80096d6:	2200      	movs	r2, #0
 80096d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80096da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80096dc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80096e0:	f7fe fd7a 	bl	80081d8 <__aeabi_uldivmod>
 80096e4:	4602      	mov	r2, r0
 80096e6:	460b      	mov	r3, r1
 80096e8:	4613      	mov	r3, r2
 80096ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80096ec:	e058      	b.n	80097a0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80096ee:	4b38      	ldr	r3, [pc, #224]	@ (80097d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80096f0:	685b      	ldr	r3, [r3, #4]
 80096f2:	099b      	lsrs	r3, r3, #6
 80096f4:	2200      	movs	r2, #0
 80096f6:	4618      	mov	r0, r3
 80096f8:	4611      	mov	r1, r2
 80096fa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80096fe:	623b      	str	r3, [r7, #32]
 8009700:	2300      	movs	r3, #0
 8009702:	627b      	str	r3, [r7, #36]	@ 0x24
 8009704:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8009708:	4642      	mov	r2, r8
 800970a:	464b      	mov	r3, r9
 800970c:	f04f 0000 	mov.w	r0, #0
 8009710:	f04f 0100 	mov.w	r1, #0
 8009714:	0159      	lsls	r1, r3, #5
 8009716:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800971a:	0150      	lsls	r0, r2, #5
 800971c:	4602      	mov	r2, r0
 800971e:	460b      	mov	r3, r1
 8009720:	4641      	mov	r1, r8
 8009722:	ebb2 0a01 	subs.w	sl, r2, r1
 8009726:	4649      	mov	r1, r9
 8009728:	eb63 0b01 	sbc.w	fp, r3, r1
 800972c:	f04f 0200 	mov.w	r2, #0
 8009730:	f04f 0300 	mov.w	r3, #0
 8009734:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009738:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800973c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8009740:	ebb2 040a 	subs.w	r4, r2, sl
 8009744:	eb63 050b 	sbc.w	r5, r3, fp
 8009748:	f04f 0200 	mov.w	r2, #0
 800974c:	f04f 0300 	mov.w	r3, #0
 8009750:	00eb      	lsls	r3, r5, #3
 8009752:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009756:	00e2      	lsls	r2, r4, #3
 8009758:	4614      	mov	r4, r2
 800975a:	461d      	mov	r5, r3
 800975c:	4643      	mov	r3, r8
 800975e:	18e3      	adds	r3, r4, r3
 8009760:	603b      	str	r3, [r7, #0]
 8009762:	464b      	mov	r3, r9
 8009764:	eb45 0303 	adc.w	r3, r5, r3
 8009768:	607b      	str	r3, [r7, #4]
 800976a:	f04f 0200 	mov.w	r2, #0
 800976e:	f04f 0300 	mov.w	r3, #0
 8009772:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009776:	4629      	mov	r1, r5
 8009778:	028b      	lsls	r3, r1, #10
 800977a:	4621      	mov	r1, r4
 800977c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009780:	4621      	mov	r1, r4
 8009782:	028a      	lsls	r2, r1, #10
 8009784:	4610      	mov	r0, r2
 8009786:	4619      	mov	r1, r3
 8009788:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800978a:	2200      	movs	r2, #0
 800978c:	61bb      	str	r3, [r7, #24]
 800978e:	61fa      	str	r2, [r7, #28]
 8009790:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009794:	f7fe fd20 	bl	80081d8 <__aeabi_uldivmod>
 8009798:	4602      	mov	r2, r0
 800979a:	460b      	mov	r3, r1
 800979c:	4613      	mov	r3, r2
 800979e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80097a0:	4b0b      	ldr	r3, [pc, #44]	@ (80097d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80097a2:	685b      	ldr	r3, [r3, #4]
 80097a4:	0c1b      	lsrs	r3, r3, #16
 80097a6:	f003 0303 	and.w	r3, r3, #3
 80097aa:	3301      	adds	r3, #1
 80097ac:	005b      	lsls	r3, r3, #1
 80097ae:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80097b0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80097b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80097b8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80097ba:	e002      	b.n	80097c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80097bc:	4b05      	ldr	r3, [pc, #20]	@ (80097d4 <HAL_RCC_GetSysClockFreq+0x204>)
 80097be:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80097c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80097c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	3750      	adds	r7, #80	@ 0x50
 80097c8:	46bd      	mov	sp, r7
 80097ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80097ce:	bf00      	nop
 80097d0:	40023800 	.word	0x40023800
 80097d4:	00f42400 	.word	0x00f42400
 80097d8:	007a1200 	.word	0x007a1200

080097dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80097dc:	b480      	push	{r7}
 80097de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80097e0:	4b03      	ldr	r3, [pc, #12]	@ (80097f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80097e2:	681b      	ldr	r3, [r3, #0]
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	46bd      	mov	sp, r7
 80097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ec:	4770      	bx	lr
 80097ee:	bf00      	nop
 80097f0:	20000000 	.word	0x20000000

080097f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80097f8:	f7ff fff0 	bl	80097dc <HAL_RCC_GetHCLKFreq>
 80097fc:	4602      	mov	r2, r0
 80097fe:	4b05      	ldr	r3, [pc, #20]	@ (8009814 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009800:	689b      	ldr	r3, [r3, #8]
 8009802:	0a9b      	lsrs	r3, r3, #10
 8009804:	f003 0307 	and.w	r3, r3, #7
 8009808:	4903      	ldr	r1, [pc, #12]	@ (8009818 <HAL_RCC_GetPCLK1Freq+0x24>)
 800980a:	5ccb      	ldrb	r3, [r1, r3]
 800980c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009810:	4618      	mov	r0, r3
 8009812:	bd80      	pop	{r7, pc}
 8009814:	40023800 	.word	0x40023800
 8009818:	08009e4c 	.word	0x08009e4c

0800981c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009820:	f7ff ffdc 	bl	80097dc <HAL_RCC_GetHCLKFreq>
 8009824:	4602      	mov	r2, r0
 8009826:	4b05      	ldr	r3, [pc, #20]	@ (800983c <HAL_RCC_GetPCLK2Freq+0x20>)
 8009828:	689b      	ldr	r3, [r3, #8]
 800982a:	0b5b      	lsrs	r3, r3, #13
 800982c:	f003 0307 	and.w	r3, r3, #7
 8009830:	4903      	ldr	r1, [pc, #12]	@ (8009840 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009832:	5ccb      	ldrb	r3, [r1, r3]
 8009834:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009838:	4618      	mov	r0, r3
 800983a:	bd80      	pop	{r7, pc}
 800983c:	40023800 	.word	0x40023800
 8009840:	08009e4c 	.word	0x08009e4c

08009844 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b082      	sub	sp, #8
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d101      	bne.n	8009856 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009852:	2301      	movs	r3, #1
 8009854:	e042      	b.n	80098dc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800985c:	b2db      	uxtb	r3, r3
 800985e:	2b00      	cmp	r3, #0
 8009860:	d106      	bne.n	8009870 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2200      	movs	r2, #0
 8009866:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f7fe ffa8 	bl	80087c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2224      	movs	r2, #36	@ 0x24
 8009874:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	68da      	ldr	r2, [r3, #12]
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009886:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f000 f82b 	bl	80098e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	691a      	ldr	r2, [r3, #16]
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800989c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	695a      	ldr	r2, [r3, #20]
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80098ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	68da      	ldr	r2, [r3, #12]
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80098bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2200      	movs	r2, #0
 80098c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2220      	movs	r2, #32
 80098c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2220      	movs	r2, #32
 80098d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2200      	movs	r2, #0
 80098d8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80098da:	2300      	movs	r3, #0
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3708      	adds	r7, #8
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}

080098e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80098e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80098e8:	b0c0      	sub	sp, #256	@ 0x100
 80098ea:	af00      	add	r7, sp, #0
 80098ec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80098f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	691b      	ldr	r3, [r3, #16]
 80098f8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80098fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009900:	68d9      	ldr	r1, [r3, #12]
 8009902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009906:	681a      	ldr	r2, [r3, #0]
 8009908:	ea40 0301 	orr.w	r3, r0, r1
 800990c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800990e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009912:	689a      	ldr	r2, [r3, #8]
 8009914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009918:	691b      	ldr	r3, [r3, #16]
 800991a:	431a      	orrs	r2, r3
 800991c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009920:	695b      	ldr	r3, [r3, #20]
 8009922:	431a      	orrs	r2, r3
 8009924:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009928:	69db      	ldr	r3, [r3, #28]
 800992a:	4313      	orrs	r3, r2
 800992c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	68db      	ldr	r3, [r3, #12]
 8009938:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800993c:	f021 010c 	bic.w	r1, r1, #12
 8009940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009944:	681a      	ldr	r2, [r3, #0]
 8009946:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800994a:	430b      	orrs	r3, r1
 800994c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800994e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	695b      	ldr	r3, [r3, #20]
 8009956:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800995a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800995e:	6999      	ldr	r1, [r3, #24]
 8009960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009964:	681a      	ldr	r2, [r3, #0]
 8009966:	ea40 0301 	orr.w	r3, r0, r1
 800996a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800996c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009970:	681a      	ldr	r2, [r3, #0]
 8009972:	4b8f      	ldr	r3, [pc, #572]	@ (8009bb0 <UART_SetConfig+0x2cc>)
 8009974:	429a      	cmp	r2, r3
 8009976:	d005      	beq.n	8009984 <UART_SetConfig+0xa0>
 8009978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800997c:	681a      	ldr	r2, [r3, #0]
 800997e:	4b8d      	ldr	r3, [pc, #564]	@ (8009bb4 <UART_SetConfig+0x2d0>)
 8009980:	429a      	cmp	r2, r3
 8009982:	d104      	bne.n	800998e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009984:	f7ff ff4a 	bl	800981c <HAL_RCC_GetPCLK2Freq>
 8009988:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800998c:	e003      	b.n	8009996 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800998e:	f7ff ff31 	bl	80097f4 <HAL_RCC_GetPCLK1Freq>
 8009992:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009996:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800999a:	69db      	ldr	r3, [r3, #28]
 800999c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80099a0:	f040 810c 	bne.w	8009bbc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80099a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80099a8:	2200      	movs	r2, #0
 80099aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80099ae:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80099b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80099b6:	4622      	mov	r2, r4
 80099b8:	462b      	mov	r3, r5
 80099ba:	1891      	adds	r1, r2, r2
 80099bc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80099be:	415b      	adcs	r3, r3
 80099c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80099c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80099c6:	4621      	mov	r1, r4
 80099c8:	eb12 0801 	adds.w	r8, r2, r1
 80099cc:	4629      	mov	r1, r5
 80099ce:	eb43 0901 	adc.w	r9, r3, r1
 80099d2:	f04f 0200 	mov.w	r2, #0
 80099d6:	f04f 0300 	mov.w	r3, #0
 80099da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80099de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80099e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80099e6:	4690      	mov	r8, r2
 80099e8:	4699      	mov	r9, r3
 80099ea:	4623      	mov	r3, r4
 80099ec:	eb18 0303 	adds.w	r3, r8, r3
 80099f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80099f4:	462b      	mov	r3, r5
 80099f6:	eb49 0303 	adc.w	r3, r9, r3
 80099fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80099fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a02:	685b      	ldr	r3, [r3, #4]
 8009a04:	2200      	movs	r2, #0
 8009a06:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009a0a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009a0e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009a12:	460b      	mov	r3, r1
 8009a14:	18db      	adds	r3, r3, r3
 8009a16:	653b      	str	r3, [r7, #80]	@ 0x50
 8009a18:	4613      	mov	r3, r2
 8009a1a:	eb42 0303 	adc.w	r3, r2, r3
 8009a1e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009a20:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009a24:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009a28:	f7fe fbd6 	bl	80081d8 <__aeabi_uldivmod>
 8009a2c:	4602      	mov	r2, r0
 8009a2e:	460b      	mov	r3, r1
 8009a30:	4b61      	ldr	r3, [pc, #388]	@ (8009bb8 <UART_SetConfig+0x2d4>)
 8009a32:	fba3 2302 	umull	r2, r3, r3, r2
 8009a36:	095b      	lsrs	r3, r3, #5
 8009a38:	011c      	lsls	r4, r3, #4
 8009a3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a3e:	2200      	movs	r2, #0
 8009a40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009a44:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009a48:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009a4c:	4642      	mov	r2, r8
 8009a4e:	464b      	mov	r3, r9
 8009a50:	1891      	adds	r1, r2, r2
 8009a52:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009a54:	415b      	adcs	r3, r3
 8009a56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a58:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009a5c:	4641      	mov	r1, r8
 8009a5e:	eb12 0a01 	adds.w	sl, r2, r1
 8009a62:	4649      	mov	r1, r9
 8009a64:	eb43 0b01 	adc.w	fp, r3, r1
 8009a68:	f04f 0200 	mov.w	r2, #0
 8009a6c:	f04f 0300 	mov.w	r3, #0
 8009a70:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009a74:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009a78:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009a7c:	4692      	mov	sl, r2
 8009a7e:	469b      	mov	fp, r3
 8009a80:	4643      	mov	r3, r8
 8009a82:	eb1a 0303 	adds.w	r3, sl, r3
 8009a86:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009a8a:	464b      	mov	r3, r9
 8009a8c:	eb4b 0303 	adc.w	r3, fp, r3
 8009a90:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a98:	685b      	ldr	r3, [r3, #4]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009aa0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009aa4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009aa8:	460b      	mov	r3, r1
 8009aaa:	18db      	adds	r3, r3, r3
 8009aac:	643b      	str	r3, [r7, #64]	@ 0x40
 8009aae:	4613      	mov	r3, r2
 8009ab0:	eb42 0303 	adc.w	r3, r2, r3
 8009ab4:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ab6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009aba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009abe:	f7fe fb8b 	bl	80081d8 <__aeabi_uldivmod>
 8009ac2:	4602      	mov	r2, r0
 8009ac4:	460b      	mov	r3, r1
 8009ac6:	4611      	mov	r1, r2
 8009ac8:	4b3b      	ldr	r3, [pc, #236]	@ (8009bb8 <UART_SetConfig+0x2d4>)
 8009aca:	fba3 2301 	umull	r2, r3, r3, r1
 8009ace:	095b      	lsrs	r3, r3, #5
 8009ad0:	2264      	movs	r2, #100	@ 0x64
 8009ad2:	fb02 f303 	mul.w	r3, r2, r3
 8009ad6:	1acb      	subs	r3, r1, r3
 8009ad8:	00db      	lsls	r3, r3, #3
 8009ada:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009ade:	4b36      	ldr	r3, [pc, #216]	@ (8009bb8 <UART_SetConfig+0x2d4>)
 8009ae0:	fba3 2302 	umull	r2, r3, r3, r2
 8009ae4:	095b      	lsrs	r3, r3, #5
 8009ae6:	005b      	lsls	r3, r3, #1
 8009ae8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009aec:	441c      	add	r4, r3
 8009aee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009af2:	2200      	movs	r2, #0
 8009af4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009af8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009afc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009b00:	4642      	mov	r2, r8
 8009b02:	464b      	mov	r3, r9
 8009b04:	1891      	adds	r1, r2, r2
 8009b06:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009b08:	415b      	adcs	r3, r3
 8009b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b0c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009b10:	4641      	mov	r1, r8
 8009b12:	1851      	adds	r1, r2, r1
 8009b14:	6339      	str	r1, [r7, #48]	@ 0x30
 8009b16:	4649      	mov	r1, r9
 8009b18:	414b      	adcs	r3, r1
 8009b1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b1c:	f04f 0200 	mov.w	r2, #0
 8009b20:	f04f 0300 	mov.w	r3, #0
 8009b24:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009b28:	4659      	mov	r1, fp
 8009b2a:	00cb      	lsls	r3, r1, #3
 8009b2c:	4651      	mov	r1, sl
 8009b2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009b32:	4651      	mov	r1, sl
 8009b34:	00ca      	lsls	r2, r1, #3
 8009b36:	4610      	mov	r0, r2
 8009b38:	4619      	mov	r1, r3
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	4642      	mov	r2, r8
 8009b3e:	189b      	adds	r3, r3, r2
 8009b40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009b44:	464b      	mov	r3, r9
 8009b46:	460a      	mov	r2, r1
 8009b48:	eb42 0303 	adc.w	r3, r2, r3
 8009b4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b54:	685b      	ldr	r3, [r3, #4]
 8009b56:	2200      	movs	r2, #0
 8009b58:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009b5c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009b60:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009b64:	460b      	mov	r3, r1
 8009b66:	18db      	adds	r3, r3, r3
 8009b68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b6a:	4613      	mov	r3, r2
 8009b6c:	eb42 0303 	adc.w	r3, r2, r3
 8009b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b72:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009b76:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009b7a:	f7fe fb2d 	bl	80081d8 <__aeabi_uldivmod>
 8009b7e:	4602      	mov	r2, r0
 8009b80:	460b      	mov	r3, r1
 8009b82:	4b0d      	ldr	r3, [pc, #52]	@ (8009bb8 <UART_SetConfig+0x2d4>)
 8009b84:	fba3 1302 	umull	r1, r3, r3, r2
 8009b88:	095b      	lsrs	r3, r3, #5
 8009b8a:	2164      	movs	r1, #100	@ 0x64
 8009b8c:	fb01 f303 	mul.w	r3, r1, r3
 8009b90:	1ad3      	subs	r3, r2, r3
 8009b92:	00db      	lsls	r3, r3, #3
 8009b94:	3332      	adds	r3, #50	@ 0x32
 8009b96:	4a08      	ldr	r2, [pc, #32]	@ (8009bb8 <UART_SetConfig+0x2d4>)
 8009b98:	fba2 2303 	umull	r2, r3, r2, r3
 8009b9c:	095b      	lsrs	r3, r3, #5
 8009b9e:	f003 0207 	and.w	r2, r3, #7
 8009ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	4422      	add	r2, r4
 8009baa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009bac:	e106      	b.n	8009dbc <UART_SetConfig+0x4d8>
 8009bae:	bf00      	nop
 8009bb0:	40011000 	.word	0x40011000
 8009bb4:	40011400 	.word	0x40011400
 8009bb8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009bbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009bc6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009bca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009bce:	4642      	mov	r2, r8
 8009bd0:	464b      	mov	r3, r9
 8009bd2:	1891      	adds	r1, r2, r2
 8009bd4:	6239      	str	r1, [r7, #32]
 8009bd6:	415b      	adcs	r3, r3
 8009bd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8009bda:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009bde:	4641      	mov	r1, r8
 8009be0:	1854      	adds	r4, r2, r1
 8009be2:	4649      	mov	r1, r9
 8009be4:	eb43 0501 	adc.w	r5, r3, r1
 8009be8:	f04f 0200 	mov.w	r2, #0
 8009bec:	f04f 0300 	mov.w	r3, #0
 8009bf0:	00eb      	lsls	r3, r5, #3
 8009bf2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009bf6:	00e2      	lsls	r2, r4, #3
 8009bf8:	4614      	mov	r4, r2
 8009bfa:	461d      	mov	r5, r3
 8009bfc:	4643      	mov	r3, r8
 8009bfe:	18e3      	adds	r3, r4, r3
 8009c00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009c04:	464b      	mov	r3, r9
 8009c06:	eb45 0303 	adc.w	r3, r5, r3
 8009c0a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c12:	685b      	ldr	r3, [r3, #4]
 8009c14:	2200      	movs	r2, #0
 8009c16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009c1a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009c1e:	f04f 0200 	mov.w	r2, #0
 8009c22:	f04f 0300 	mov.w	r3, #0
 8009c26:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009c2a:	4629      	mov	r1, r5
 8009c2c:	008b      	lsls	r3, r1, #2
 8009c2e:	4621      	mov	r1, r4
 8009c30:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009c34:	4621      	mov	r1, r4
 8009c36:	008a      	lsls	r2, r1, #2
 8009c38:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009c3c:	f7fe facc 	bl	80081d8 <__aeabi_uldivmod>
 8009c40:	4602      	mov	r2, r0
 8009c42:	460b      	mov	r3, r1
 8009c44:	4b60      	ldr	r3, [pc, #384]	@ (8009dc8 <UART_SetConfig+0x4e4>)
 8009c46:	fba3 2302 	umull	r2, r3, r3, r2
 8009c4a:	095b      	lsrs	r3, r3, #5
 8009c4c:	011c      	lsls	r4, r3, #4
 8009c4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c52:	2200      	movs	r2, #0
 8009c54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009c58:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009c5c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009c60:	4642      	mov	r2, r8
 8009c62:	464b      	mov	r3, r9
 8009c64:	1891      	adds	r1, r2, r2
 8009c66:	61b9      	str	r1, [r7, #24]
 8009c68:	415b      	adcs	r3, r3
 8009c6a:	61fb      	str	r3, [r7, #28]
 8009c6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009c70:	4641      	mov	r1, r8
 8009c72:	1851      	adds	r1, r2, r1
 8009c74:	6139      	str	r1, [r7, #16]
 8009c76:	4649      	mov	r1, r9
 8009c78:	414b      	adcs	r3, r1
 8009c7a:	617b      	str	r3, [r7, #20]
 8009c7c:	f04f 0200 	mov.w	r2, #0
 8009c80:	f04f 0300 	mov.w	r3, #0
 8009c84:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009c88:	4659      	mov	r1, fp
 8009c8a:	00cb      	lsls	r3, r1, #3
 8009c8c:	4651      	mov	r1, sl
 8009c8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009c92:	4651      	mov	r1, sl
 8009c94:	00ca      	lsls	r2, r1, #3
 8009c96:	4610      	mov	r0, r2
 8009c98:	4619      	mov	r1, r3
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	4642      	mov	r2, r8
 8009c9e:	189b      	adds	r3, r3, r2
 8009ca0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009ca4:	464b      	mov	r3, r9
 8009ca6:	460a      	mov	r2, r1
 8009ca8:	eb42 0303 	adc.w	r3, r2, r3
 8009cac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cb4:	685b      	ldr	r3, [r3, #4]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009cba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009cbc:	f04f 0200 	mov.w	r2, #0
 8009cc0:	f04f 0300 	mov.w	r3, #0
 8009cc4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009cc8:	4649      	mov	r1, r9
 8009cca:	008b      	lsls	r3, r1, #2
 8009ccc:	4641      	mov	r1, r8
 8009cce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009cd2:	4641      	mov	r1, r8
 8009cd4:	008a      	lsls	r2, r1, #2
 8009cd6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009cda:	f7fe fa7d 	bl	80081d8 <__aeabi_uldivmod>
 8009cde:	4602      	mov	r2, r0
 8009ce0:	460b      	mov	r3, r1
 8009ce2:	4611      	mov	r1, r2
 8009ce4:	4b38      	ldr	r3, [pc, #224]	@ (8009dc8 <UART_SetConfig+0x4e4>)
 8009ce6:	fba3 2301 	umull	r2, r3, r3, r1
 8009cea:	095b      	lsrs	r3, r3, #5
 8009cec:	2264      	movs	r2, #100	@ 0x64
 8009cee:	fb02 f303 	mul.w	r3, r2, r3
 8009cf2:	1acb      	subs	r3, r1, r3
 8009cf4:	011b      	lsls	r3, r3, #4
 8009cf6:	3332      	adds	r3, #50	@ 0x32
 8009cf8:	4a33      	ldr	r2, [pc, #204]	@ (8009dc8 <UART_SetConfig+0x4e4>)
 8009cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8009cfe:	095b      	lsrs	r3, r3, #5
 8009d00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009d04:	441c      	add	r4, r3
 8009d06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	673b      	str	r3, [r7, #112]	@ 0x70
 8009d0e:	677a      	str	r2, [r7, #116]	@ 0x74
 8009d10:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009d14:	4642      	mov	r2, r8
 8009d16:	464b      	mov	r3, r9
 8009d18:	1891      	adds	r1, r2, r2
 8009d1a:	60b9      	str	r1, [r7, #8]
 8009d1c:	415b      	adcs	r3, r3
 8009d1e:	60fb      	str	r3, [r7, #12]
 8009d20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009d24:	4641      	mov	r1, r8
 8009d26:	1851      	adds	r1, r2, r1
 8009d28:	6039      	str	r1, [r7, #0]
 8009d2a:	4649      	mov	r1, r9
 8009d2c:	414b      	adcs	r3, r1
 8009d2e:	607b      	str	r3, [r7, #4]
 8009d30:	f04f 0200 	mov.w	r2, #0
 8009d34:	f04f 0300 	mov.w	r3, #0
 8009d38:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009d3c:	4659      	mov	r1, fp
 8009d3e:	00cb      	lsls	r3, r1, #3
 8009d40:	4651      	mov	r1, sl
 8009d42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009d46:	4651      	mov	r1, sl
 8009d48:	00ca      	lsls	r2, r1, #3
 8009d4a:	4610      	mov	r0, r2
 8009d4c:	4619      	mov	r1, r3
 8009d4e:	4603      	mov	r3, r0
 8009d50:	4642      	mov	r2, r8
 8009d52:	189b      	adds	r3, r3, r2
 8009d54:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009d56:	464b      	mov	r3, r9
 8009d58:	460a      	mov	r2, r1
 8009d5a:	eb42 0303 	adc.w	r3, r2, r3
 8009d5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d64:	685b      	ldr	r3, [r3, #4]
 8009d66:	2200      	movs	r2, #0
 8009d68:	663b      	str	r3, [r7, #96]	@ 0x60
 8009d6a:	667a      	str	r2, [r7, #100]	@ 0x64
 8009d6c:	f04f 0200 	mov.w	r2, #0
 8009d70:	f04f 0300 	mov.w	r3, #0
 8009d74:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009d78:	4649      	mov	r1, r9
 8009d7a:	008b      	lsls	r3, r1, #2
 8009d7c:	4641      	mov	r1, r8
 8009d7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009d82:	4641      	mov	r1, r8
 8009d84:	008a      	lsls	r2, r1, #2
 8009d86:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009d8a:	f7fe fa25 	bl	80081d8 <__aeabi_uldivmod>
 8009d8e:	4602      	mov	r2, r0
 8009d90:	460b      	mov	r3, r1
 8009d92:	4b0d      	ldr	r3, [pc, #52]	@ (8009dc8 <UART_SetConfig+0x4e4>)
 8009d94:	fba3 1302 	umull	r1, r3, r3, r2
 8009d98:	095b      	lsrs	r3, r3, #5
 8009d9a:	2164      	movs	r1, #100	@ 0x64
 8009d9c:	fb01 f303 	mul.w	r3, r1, r3
 8009da0:	1ad3      	subs	r3, r2, r3
 8009da2:	011b      	lsls	r3, r3, #4
 8009da4:	3332      	adds	r3, #50	@ 0x32
 8009da6:	4a08      	ldr	r2, [pc, #32]	@ (8009dc8 <UART_SetConfig+0x4e4>)
 8009da8:	fba2 2303 	umull	r2, r3, r2, r3
 8009dac:	095b      	lsrs	r3, r3, #5
 8009dae:	f003 020f 	and.w	r2, r3, #15
 8009db2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	4422      	add	r2, r4
 8009dba:	609a      	str	r2, [r3, #8]
}
 8009dbc:	bf00      	nop
 8009dbe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009dc8:	51eb851f 	.word	0x51eb851f

08009dcc <memset>:
 8009dcc:	4402      	add	r2, r0
 8009dce:	4603      	mov	r3, r0
 8009dd0:	4293      	cmp	r3, r2
 8009dd2:	d100      	bne.n	8009dd6 <memset+0xa>
 8009dd4:	4770      	bx	lr
 8009dd6:	f803 1b01 	strb.w	r1, [r3], #1
 8009dda:	e7f9      	b.n	8009dd0 <memset+0x4>

08009ddc <__libc_init_array>:
 8009ddc:	b570      	push	{r4, r5, r6, lr}
 8009dde:	4d0d      	ldr	r5, [pc, #52]	@ (8009e14 <__libc_init_array+0x38>)
 8009de0:	4c0d      	ldr	r4, [pc, #52]	@ (8009e18 <__libc_init_array+0x3c>)
 8009de2:	1b64      	subs	r4, r4, r5
 8009de4:	10a4      	asrs	r4, r4, #2
 8009de6:	2600      	movs	r6, #0
 8009de8:	42a6      	cmp	r6, r4
 8009dea:	d109      	bne.n	8009e00 <__libc_init_array+0x24>
 8009dec:	4d0b      	ldr	r5, [pc, #44]	@ (8009e1c <__libc_init_array+0x40>)
 8009dee:	4c0c      	ldr	r4, [pc, #48]	@ (8009e20 <__libc_init_array+0x44>)
 8009df0:	f000 f818 	bl	8009e24 <_init>
 8009df4:	1b64      	subs	r4, r4, r5
 8009df6:	10a4      	asrs	r4, r4, #2
 8009df8:	2600      	movs	r6, #0
 8009dfa:	42a6      	cmp	r6, r4
 8009dfc:	d105      	bne.n	8009e0a <__libc_init_array+0x2e>
 8009dfe:	bd70      	pop	{r4, r5, r6, pc}
 8009e00:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e04:	4798      	blx	r3
 8009e06:	3601      	adds	r6, #1
 8009e08:	e7ee      	b.n	8009de8 <__libc_init_array+0xc>
 8009e0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e0e:	4798      	blx	r3
 8009e10:	3601      	adds	r6, #1
 8009e12:	e7f2      	b.n	8009dfa <__libc_init_array+0x1e>
 8009e14:	08009e5c 	.word	0x08009e5c
 8009e18:	08009e5c 	.word	0x08009e5c
 8009e1c:	08009e5c 	.word	0x08009e5c
 8009e20:	08009e60 	.word	0x08009e60

08009e24 <_init>:
 8009e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e26:	bf00      	nop
 8009e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e2a:	bc08      	pop	{r3}
 8009e2c:	469e      	mov	lr, r3
 8009e2e:	4770      	bx	lr

08009e30 <_fini>:
 8009e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e32:	bf00      	nop
 8009e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e36:	bc08      	pop	{r3}
 8009e38:	469e      	mov	lr, r3
 8009e3a:	4770      	bx	lr
