{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 15:03:39 2015 " "Info: Processing started: Thu Dec 10 15:03:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hello -c hello " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off hello -c hello" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "hello EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"hello\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 98 " "Warning: No exact pin location assignment(s) for 33 pins of 98 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P " "Info: Pin P not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { P } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 10 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L7\[0\] " "Info: Pin L7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L7[0] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L7[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L7\[1\] " "Info: Pin L7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L7[1] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L7[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L7\[2\] " "Info: Pin L7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L7[2] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L7[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L7\[3\] " "Info: Pin L7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L7[3] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L7[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L6\[0\] " "Info: Pin L6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L6[0] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L6[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L6\[1\] " "Info: Pin L6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L6[1] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L6[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L6\[2\] " "Info: Pin L6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L6[2] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L6[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L6\[3\] " "Info: Pin L6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L6[3] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L6[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L5\[0\] " "Info: Pin L5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L5[0] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L5\[1\] " "Info: Pin L5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L5[1] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L5\[2\] " "Info: Pin L5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L5[2] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L5\[3\] " "Info: Pin L5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L5[3] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L4\[0\] " "Info: Pin L4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L4[0] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L4\[1\] " "Info: Pin L4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L4[1] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L4\[2\] " "Info: Pin L4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L4[2] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L4\[3\] " "Info: Pin L4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L4[3] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L3\[0\] " "Info: Pin L3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L3[0] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L3\[1\] " "Info: Pin L3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L3[1] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L3\[2\] " "Info: Pin L3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L3[2] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L3\[3\] " "Info: Pin L3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L3[3] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[0\] " "Info: Pin L2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L2[0] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[1\] " "Info: Pin L2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L2[1] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[2\] " "Info: Pin L2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L2[2] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[3\] " "Info: Pin L2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L2[3] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[0\] " "Info: Pin L1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L1[0] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[1\] " "Info: Pin L1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L1[1] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[2\] " "Info: Pin L1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L1[2] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[3\] " "Info: Pin L1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L1[3] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L0\[0\] " "Info: Pin L0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L0[0] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L0\[1\] " "Info: Pin L0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L0[1] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L0\[2\] " "Info: Pin L0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L0[2] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L0\[3\] " "Info: Pin L0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { L0[3] } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node CLK (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 9 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 3.3V 0 33 0 " "Info: Number of I/O pins in group: 33 (unused VREF, 3.3V VCCIO, 0 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 42 37 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 42 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 62 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 13 59 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  59 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.191 ns register register " "Info: Estimated most critical path is register to register delay of 8.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns var2\[0\] 1 REG LAB_X26_Y20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y20; Fanout = 2; REG Node = 'var2\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { var2[0] } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.414 ns) 1.068 ns Add1~385 2 COMB LAB_X27_Y20 2 " "Info: 2: + IC(0.654 ns) + CELL(0.414 ns) = 1.068 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'Add1~385'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.068 ns" { var2[0] Add1~385 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.139 ns Add1~387 3 COMB LAB_X27_Y20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.139 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'Add1~387'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~385 Add1~387 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.210 ns Add1~389 4 COMB LAB_X27_Y20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.210 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'Add1~389'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~387 Add1~389 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.281 ns Add1~391 5 COMB LAB_X27_Y20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.281 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'Add1~391'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~389 Add1~391 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.352 ns Add1~393 6 COMB LAB_X27_Y20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.352 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'Add1~393'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~391 Add1~393 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.423 ns Add1~395 7 COMB LAB_X27_Y20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.423 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'Add1~395'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~393 Add1~395 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.494 ns Add1~397 8 COMB LAB_X27_Y20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.494 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'Add1~397'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~395 Add1~397 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.565 ns Add1~399 9 COMB LAB_X27_Y20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.565 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'Add1~399'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~397 Add1~399 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.636 ns Add1~401 10 COMB LAB_X27_Y20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.636 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'Add1~401'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~399 Add1~401 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.707 ns Add1~403 11 COMB LAB_X27_Y20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.707 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'Add1~403'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~401 Add1~403 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.778 ns Add1~405 12 COMB LAB_X27_Y20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.778 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'Add1~405'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~403 Add1~405 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.849 ns Add1~407 13 COMB LAB_X27_Y20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.849 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'Add1~407'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~405 Add1~407 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.920 ns Add1~409 14 COMB LAB_X27_Y20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.920 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'Add1~409'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~407 Add1~409 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.991 ns Add1~411 15 COMB LAB_X27_Y20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.991 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'Add1~411'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~409 Add1~411 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.062 ns Add1~413 16 COMB LAB_X27_Y20 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.062 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'Add1~413'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~411 Add1~413 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.133 ns Add1~415 17 COMB LAB_X27_Y20 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.133 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'Add1~415'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~413 Add1~415 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 2.294 ns Add1~417 18 COMB LAB_X27_Y19 2 " "Info: 18: + IC(0.090 ns) + CELL(0.071 ns) = 2.294 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'Add1~417'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.161 ns" { Add1~415 Add1~417 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.365 ns Add1~419 19 COMB LAB_X27_Y19 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.365 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'Add1~419'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~417 Add1~419 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.436 ns Add1~421 20 COMB LAB_X27_Y19 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.436 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'Add1~421'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~419 Add1~421 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.507 ns Add1~423 21 COMB LAB_X27_Y19 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.507 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'Add1~423'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~421 Add1~423 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.578 ns Add1~425 22 COMB LAB_X27_Y19 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.578 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'Add1~425'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~423 Add1~425 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.649 ns Add1~427 23 COMB LAB_X27_Y19 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.649 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'Add1~427'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~425 Add1~427 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.720 ns Add1~429 24 COMB LAB_X27_Y19 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.720 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'Add1~429'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~427 Add1~429 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.791 ns Add1~431 25 COMB LAB_X27_Y19 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.791 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'Add1~431'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~429 Add1~431 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.862 ns Add1~433 26 COMB LAB_X27_Y19 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.862 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'Add1~433'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~431 Add1~433 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.933 ns Add1~435 27 COMB LAB_X27_Y19 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.933 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'Add1~435'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~433 Add1~435 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.004 ns Add1~437 28 COMB LAB_X27_Y19 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.004 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'Add1~437'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~435 Add1~437 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.075 ns Add1~439 29 COMB LAB_X27_Y19 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.075 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'Add1~439'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~437 Add1~439 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.146 ns Add1~441 30 COMB LAB_X27_Y19 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.146 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'Add1~441'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~439 Add1~441 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.217 ns Add1~443 31 COMB LAB_X27_Y19 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.217 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'Add1~443'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~441 Add1~443 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.627 ns Add1~444 32 COMB LAB_X27_Y19 2 " "Info: 32: + IC(0.000 ns) + CELL(0.410 ns) = 3.627 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'Add1~444'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~443 Add1~444 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.149 ns) 4.667 ns Equal1~570 33 COMB LAB_X26_Y20 1 " "Info: 33: + IC(0.891 ns) + CELL(0.149 ns) = 4.667 ns; Loc. = LAB_X26_Y20; Fanout = 1; COMB Node = 'Equal1~570'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.040 ns" { Add1~444 Equal1~570 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.420 ns) 5.717 ns Equal1~573 34 COMB LAB_X26_Y19 7 " "Info: 34: + IC(0.630 ns) + CELL(0.420 ns) = 5.717 ns; Loc. = LAB_X26_Y19; Fanout = 7; COMB Node = 'Equal1~573'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.050 ns" { Equal1~570 Equal1~573 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 6.282 ns L0\[3\]~376 35 COMB LAB_X26_Y19 32 " "Info: 35: + IC(0.127 ns) + CELL(0.438 ns) = 6.282 ns; Loc. = LAB_X26_Y19; Fanout = 32; COMB Node = 'L0\[3\]~376'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { Equal1~573 L0[3]~376 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.420 ns) 8.107 ns L3\[3\]~364 36 COMB LAB_X1_Y23 1 " "Info: 36: + IC(1.405 ns) + CELL(0.420 ns) = 8.107 ns; Loc. = LAB_X1_Y23; Fanout = 1; COMB Node = 'L3\[3\]~364'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.825 ns" { L0[3]~376 L3[3]~364 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.191 ns L3\[3\]~reg0 37 REG LAB_X1_Y23 9 " "Info: 37: + IC(0.000 ns) + CELL(0.084 ns) = 8.191 ns; Loc. = LAB_X1_Y23; Fanout = 9; REG Node = 'L3\[3\]~reg0'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { L3[3]~364 L3[3]~reg0 } "NODE_NAME" } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.394 ns ( 53.64 % ) " "Info: Total cell delay = 4.394 ns ( 53.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.797 ns ( 46.36 % ) " "Info: Total interconnect delay = 3.797 ns ( 46.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "8.191 ns" { var2[0] Add1~385 Add1~387 Add1~389 Add1~391 Add1~393 Add1~395 Add1~397 Add1~399 Add1~401 Add1~403 Add1~405 Add1~407 Add1~409 Add1~411 Add1~413 Add1~415 Add1~417 Add1~419 Add1~421 Add1~423 Add1~425 Add1~427 Add1~429 Add1~431 Add1~433 Add1~435 Add1~437 Add1~439 Add1~441 Add1~443 Add1~444 Equal1~570 Equal1~573 L0[3]~376 L3[3]~364 L3[3]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y13 X23_Y25 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y13 to location X23_Y25" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "97 " "Warning: Found 97 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P 0 " "Info: Pin \"P\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[0\] 0 " "Info: Pin \"C0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[1\] 0 " "Info: Pin \"C0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[2\] 0 " "Info: Pin \"C0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[3\] 0 " "Info: Pin \"C0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[4\] 0 " "Info: Pin \"C0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[5\] 0 " "Info: Pin \"C0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[6\] 0 " "Info: Pin \"C0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0\[7\] 0 " "Info: Pin \"C0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[0\] 0 " "Info: Pin \"C1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[1\] 0 " "Info: Pin \"C1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[2\] 0 " "Info: Pin \"C1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[3\] 0 " "Info: Pin \"C1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[4\] 0 " "Info: Pin \"C1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[5\] 0 " "Info: Pin \"C1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[6\] 0 " "Info: Pin \"C1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1\[7\] 0 " "Info: Pin \"C1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[0\] 0 " "Info: Pin \"C2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[1\] 0 " "Info: Pin \"C2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[2\] 0 " "Info: Pin \"C2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[3\] 0 " "Info: Pin \"C2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[4\] 0 " "Info: Pin \"C2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[5\] 0 " "Info: Pin \"C2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[6\] 0 " "Info: Pin \"C2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2\[7\] 0 " "Info: Pin \"C2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[0\] 0 " "Info: Pin \"C3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[1\] 0 " "Info: Pin \"C3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[2\] 0 " "Info: Pin \"C3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[3\] 0 " "Info: Pin \"C3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[4\] 0 " "Info: Pin \"C3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[5\] 0 " "Info: Pin \"C3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[6\] 0 " "Info: Pin \"C3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3\[7\] 0 " "Info: Pin \"C3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4\[0\] 0 " "Info: Pin \"C4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4\[1\] 0 " "Info: Pin \"C4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4\[2\] 0 " "Info: Pin \"C4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4\[3\] 0 " "Info: Pin \"C4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4\[4\] 0 " "Info: Pin \"C4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4\[5\] 0 " "Info: Pin \"C4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4\[6\] 0 " "Info: Pin \"C4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4\[7\] 0 " "Info: Pin \"C4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5\[0\] 0 " "Info: Pin \"C5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5\[1\] 0 " "Info: Pin \"C5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5\[2\] 0 " "Info: Pin \"C5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5\[3\] 0 " "Info: Pin \"C5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5\[4\] 0 " "Info: Pin \"C5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5\[5\] 0 " "Info: Pin \"C5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5\[6\] 0 " "Info: Pin \"C5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5\[7\] 0 " "Info: Pin \"C5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6\[0\] 0 " "Info: Pin \"C6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6\[1\] 0 " "Info: Pin \"C6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6\[2\] 0 " "Info: Pin \"C6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6\[3\] 0 " "Info: Pin \"C6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6\[4\] 0 " "Info: Pin \"C6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6\[5\] 0 " "Info: Pin \"C6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6\[6\] 0 " "Info: Pin \"C6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6\[7\] 0 " "Info: Pin \"C6\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7\[0\] 0 " "Info: Pin \"C7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7\[1\] 0 " "Info: Pin \"C7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7\[2\] 0 " "Info: Pin \"C7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7\[3\] 0 " "Info: Pin \"C7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7\[4\] 0 " "Info: Pin \"C7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7\[5\] 0 " "Info: Pin \"C7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7\[6\] 0 " "Info: Pin \"C7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7\[7\] 0 " "Info: Pin \"C7\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L7\[0\] 0 " "Info: Pin \"L7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L7\[1\] 0 " "Info: Pin \"L7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L7\[2\] 0 " "Info: Pin \"L7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L7\[3\] 0 " "Info: Pin \"L7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L6\[0\] 0 " "Info: Pin \"L6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L6\[1\] 0 " "Info: Pin \"L6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L6\[2\] 0 " "Info: Pin \"L6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L6\[3\] 0 " "Info: Pin \"L6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L5\[0\] 0 " "Info: Pin \"L5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L5\[1\] 0 " "Info: Pin \"L5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L5\[2\] 0 " "Info: Pin \"L5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L5\[3\] 0 " "Info: Pin \"L5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L4\[0\] 0 " "Info: Pin \"L4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L4\[1\] 0 " "Info: Pin \"L4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L4\[2\] 0 " "Info: Pin \"L4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L4\[3\] 0 " "Info: Pin \"L4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L3\[0\] 0 " "Info: Pin \"L3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L3\[1\] 0 " "Info: Pin \"L3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L3\[2\] 0 " "Info: Pin \"L3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L3\[3\] 0 " "Info: Pin \"L3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L2\[0\] 0 " "Info: Pin \"L2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L2\[1\] 0 " "Info: Pin \"L2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L2\[2\] 0 " "Info: Pin \"L2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L2\[3\] 0 " "Info: Pin \"L2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L1\[0\] 0 " "Info: Pin \"L1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L1\[1\] 0 " "Info: Pin \"L1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L1\[2\] 0 " "Info: Pin \"L1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L1\[3\] 0 " "Info: Pin \"L1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L0\[0\] 0 " "Info: Pin \"L0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L0\[1\] 0 " "Info: Pin \"L0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L0\[2\] 0 " "Info: Pin \"L0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L0\[3\] 0 " "Info: Pin \"L0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "9 " "Warning: Following 9 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "P GND " "Info: Pin P has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { P } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 10 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C0\[0\] VCC " "Info: Pin C0\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C0[0] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C0\[0\]" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C1\[0\] VCC " "Info: Pin C1\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C1[0] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C1\[0\]" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C2\[0\] VCC " "Info: Pin C2\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C2[0] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C2\[0\]" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C3\[0\] VCC " "Info: Pin C3\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C3[0] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C3\[0\]" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C4\[0\] VCC " "Info: Pin C4\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C4[0] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C4\[0\]" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C5\[0\] VCC " "Info: Pin C5\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C5[0] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C5\[0\]" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C6\[0\] VCC " "Info: Pin C6\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C6[0] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C6\[0\]" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C6[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "C7\[0\] VCC " "Info: Pin C7\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin64/pin_planner.ppl" { C7[0] } } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C7\[0\]" } } } } { "hello.vhd" "" { Text "C:/Users/c/Desktop/bao2/hello.vhd" 11 -1 0 } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C7[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/c/Desktop/bao2/hello.fit.smsg " "Info: Generated suppressed messages file C:/Users/c/Desktop/bao2/hello.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 2 2 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 2 processors out of 2 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Info: Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 15:04:57 2015 " "Info: Processing ended: Thu Dec 10 15:04:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Info: Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
