
*** Running vivado
    with args -log system_adc_to_bram_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_adc_to_bram_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_adc_to_bram_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/aidan/Downloads/RedPitaya-FPGA/prj/Examples/Stopwatch/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_adc_to_bram_0_0
Command: synth_design -top system_adc_to_bram_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26436
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1316.344 ; gain = 436.375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_adc_to_bram_0_0' [c:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ip/system_adc_to_bram_0_0/synth/system_adc_to_bram_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'adc_to_bram' [C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.srcs/sources_1/new/adc_to_bram.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'adc_to_bram' (0#1) [C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.srcs/sources_1/new/adc_to_bram.vhd:47]
INFO: [Synth 8-6155] done synthesizing module 'system_adc_to_bram_0_0' (0#1) [c:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ip/system_adc_to_bram_0_0/synth/system_adc_to_bram_0_0.v:53]
WARNING: [Synth 8-7129] Port adc_dat_a_in[3] in module adc_to_bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_a_in[2] in module adc_to_bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_a_in[1] in module adc_to_bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_a_in[0] in module adc_to_bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[3] in module adc_to_bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[2] in module adc_to_bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[1] in module adc_to_bram is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[0] in module adc_to_bram is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1425.695 ; gain = 545.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1425.695 ; gain = 545.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1425.695 ; gain = 545.727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1425.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1505.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1505.227 ; gain = 0.012
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1505.227 ; gain = 625.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1505.227 ; gain = 625.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1505.227 ; gain = 625.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1505.227 ; gain = 625.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design system_adc_to_bram_0_0 has port adc_clk_source[1] driven by constant 1
INFO: [Synth 8-3917] design system_adc_to_bram_0_0 has port adc_clk_source[0] driven by constant 0
INFO: [Synth 8-3917] design system_adc_to_bram_0_0 has port adc_cdcs_out driven by constant 1
WARNING: [Synth 8-7129] Port adc_dat_a_in[3] in module system_adc_to_bram_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_a_in[2] in module system_adc_to_bram_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_a_in[1] in module system_adc_to_bram_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_a_in[0] in module system_adc_to_bram_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[3] in module system_adc_to_bram_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[2] in module system_adc_to_bram_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[1] in module system_adc_to_bram_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b_in[0] in module system_adc_to_bram_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1505.227 ; gain = 625.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1505.227 ; gain = 625.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1505.227 ; gain = 625.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1505.227 ; gain = 625.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1505.227 ; gain = 625.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1505.227 ; gain = 625.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1505.227 ; gain = 625.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1505.227 ; gain = 625.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1505.227 ; gain = 625.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1505.227 ; gain = 625.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     2|
|3     |LUT3   |     1|
|4     |LUT6   |     6|
|5     |FDRE   |    26|
|6     |FDSE   |    26|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1505.227 ; gain = 625.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1505.227 ; gain = 545.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1505.227 ; gain = 625.258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1505.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1505.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
Synth Design complete | Checksum: 788716b5
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 1505.227 ; gain = 1017.207
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1505.227 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.runs/system_adc_to_bram_0_0_synth_1/system_adc_to_bram_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_adc_to_bram_0_0, cache-ID = 58dc106dbde7acd8
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1505.227 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.runs/system_adc_to_bram_0_0_synth_1/system_adc_to_bram_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_adc_to_bram_0_0_utilization_synth.rpt -pb system_adc_to_bram_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  1 14:54:56 2024...
