
*** Running vivado
    with args -log example_ibert_ultrascale_gth_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source example_ibert_ultrascale_gth_0.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source example_ibert_ultrascale_gth_0.tcl -notrace
Command: link_design -top example_ibert_ultrascale_gth_0 -part xczu19eg-ffvc1760-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.618 . Memory (MB): peak = 1714.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 971 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/ibert_ultrascale_gth_0.xdc] for cell 'u_ibert_gth_core/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/ibert_ultrascale_gth_0.xdc:24]
Finished Parsing XDC File [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/ibert_ultrascale_gth_0.xdc] for cell 'u_ibert_gth_core/inst'
Parsing XDC File [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/sw_mcs_all.xdc] for cell 'u_ibert_gth_core/inst'
Finished Parsing XDC File [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/sw_mcs_all.xdc] for cell 'u_ibert_gth_core/inst'
Parsing XDC File [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/attributes.xdc] for cell 'u_ibert_gth_core/inst'
Finished Parsing XDC File [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/attributes.xdc] for cell 'u_ibert_gth_core/inst'
Parsing XDC File [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc]
WARNING: [Timing 38-491] The instance u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common has SDM0WIDTH pins that are not tied constant, so the worst case value will be used for automatic derivation of generated clocks [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-491] The instance u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common has SDM0DATA pins that are not tied constant, so the worst case value will be used for automatic derivation of generated clocks [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
INFO: [Timing 38-2] Deriving generated clocks [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
Finished Parsing XDC File [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc]
Parsing XDC File [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/ibert_ultrascale_gth_ip_example.xdc]
Finished Parsing XDC File [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/imports/ibert_ultrascale_gth_ip_example.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2159.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 162 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

9 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2159.488 ; gain = 1079.684
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2159.488 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-491] The instance u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common has SDM0WIDTH pins that are not tied constant, so the worst case value will be used for automatic derivation of generated clocks
WARNING: [Timing 38-491] The instance u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common has SDM0DATA pins that are not tied constant, so the worst case value will be used for automatic derivation of generated clocks
Ending Cache Timing Information Task | Checksum: 150f4e225

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2174.574 ; gain = 15.086

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2441.629 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 227101fd7

Time (s): cpu = 00:00:05 ; elapsed = 00:01:42 . Memory (MB): peak = 2441.629 ; gain = 42.312

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 38 inverter(s) to 414 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 188f8633a

Time (s): cpu = 00:00:07 ; elapsed = 00:01:43 . Memory (MB): peak = 2441.629 ; gain = 42.312
INFO: [Opt 31-389] Phase Retarget created 110 cells and removed 205 cells
INFO: [Opt 31-1021] In phase Retarget, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 268c55498

Time (s): cpu = 00:00:08 ; elapsed = 00:01:44 . Memory (MB): peak = 2441.629 ; gain = 42.312
INFO: [Opt 31-389] Phase Constant propagation created 325 cells and removed 677 cells
INFO: [Opt 31-1021] In phase Constant propagation, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 23e636b2e

Time (s): cpu = 00:00:09 ; elapsed = 00:01:45 . Memory (MB): peak = 2441.629 ; gain = 42.312
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 80 cells
INFO: [Opt 31-1021] In phase Sweep, 2309 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 23e636b2e

Time (s): cpu = 00:00:10 ; elapsed = 00:01:45 . Memory (MB): peak = 2441.629 ; gain = 42.312
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 23e636b2e

Time (s): cpu = 00:00:10 ; elapsed = 00:01:46 . Memory (MB): peak = 2441.629 ; gain = 42.312
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 23e636b2e

Time (s): cpu = 00:00:10 ; elapsed = 00:01:46 . Memory (MB): peak = 2441.629 ; gain = 42.312
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             110  |             205  |                                             51  |
|  Constant propagation         |             325  |             677  |                                             45  |
|  Sweep                        |               0  |              80  |                                           2309  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             63  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2441.629 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a55d8098

Time (s): cpu = 00:00:11 ; elapsed = 00:01:47 . Memory (MB): peak = 2441.629 ; gain = 42.312

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-491] The instance u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common has SDM0WIDTH pins that are not tied constant, so the worst case value will be used for automatic derivation of generated clocks
WARNING: [Timing 38-491] The instance u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common has SDM0DATA pins that are not tied constant, so the worst case value will be used for automatic derivation of generated clocks
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 1a55d8098

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.221 . Memory (MB): peak = 4335.324 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a55d8098

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 4335.324 ; gain = 1893.695

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a55d8098

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4335.324 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 4335.324 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a55d8098

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:05 ; elapsed = 00:02:34 . Memory (MB): peak = 4335.324 ; gain = 2175.836
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-491] The instance u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common has SDM0WIDTH pins that are not tied constant, so the worst case value will be used for automatic derivation of generated clocks
WARNING: [Timing 38-491] The instance u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common has SDM0DATA pins that are not tied constant, so the worst case value will be used for automatic derivation of generated clocks
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.097 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file example_ibert_ultrascale_gth_0_drc_opted.rpt -pb example_ibert_ultrascale_gth_0_drc_opted.pb -rpx example_ibert_ultrascale_gth_0_drc_opted.rpx
Command: report_drc -file example_ibert_ultrascale_gth_0_drc_opted.rpt -pb example_ibert_ultrascale_gth_0_drc_opted.pb -rpx example_ibert_ultrascale_gth_0_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
Parsing TCL File [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/tcl/quad_pblock.tcl] from IP b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/ibert_ultrascale_gth_0.xci
Sourcing Tcl File [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/tcl/quad_pblock.tcl]
INFO: [Vivado 12-3520] Assignment of 'QUAD[0].u_q' to a pblock 'pblock_u_ibert_gth_core/inst/QUAD[0].u_q' means that all children of 'u_ibert_gth_core' are in the pblock. Changing the pblock assignment to 'u_ibert_gth_core'. [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/tcl/quad_pblock.tcl:2]
Finished Sourcing Tcl File [b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/tcl/quad_pblock.tcl]
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4335.324 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1900d3e92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4335.324 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1261ddc0e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d1d43dc9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d1d43dc9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4335.324 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d1d43dc9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1e5706821

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 16c003ae1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 16c003ae1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 14900914d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 14900914d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 4335.324 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 14900914d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 4335.324 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: bce98f38

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 529 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 183 nets or cells. Created 0 new cell, deleted 183 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 4335.324 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            183  |                   183  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            183  |                   183  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 2707ca910

Time (s): cpu = 00:01:24 ; elapsed = 00:00:58 . Memory (MB): peak = 4335.324 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1972b0497

Time (s): cpu = 00:01:26 ; elapsed = 00:01:00 . Memory (MB): peak = 4335.324 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1972b0497

Time (s): cpu = 00:01:26 ; elapsed = 00:01:00 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2081021d2

Time (s): cpu = 00:01:28 ; elapsed = 00:01:02 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 174564f63

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1783ad0c4

Time (s): cpu = 00:01:32 ; elapsed = 00:01:04 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 1405bb750

Time (s): cpu = 00:01:36 ; elapsed = 00:01:08 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 1840e855c

Time (s): cpu = 00:01:38 ; elapsed = 00:01:10 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 1cbe58896

Time (s): cpu = 00:01:40 ; elapsed = 00:01:12 . Memory (MB): peak = 4335.324 ; gain = 0.000
Phase 3.4 Small Shape DP | Checksum: 231ffe5bb

Time (s): cpu = 00:01:55 ; elapsed = 00:01:24 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1db25c346

Time (s): cpu = 00:01:57 ; elapsed = 00:01:26 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1af46d1ed

Time (s): cpu = 00:01:57 ; elapsed = 00:01:27 . Memory (MB): peak = 4335.324 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1af46d1ed

Time (s): cpu = 00:01:57 ; elapsed = 00:01:27 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-491] The instance u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common has SDM0WIDTH pins that are not tied constant, so the worst case value will be used for automatic derivation of generated clocks
WARNING: [Timing 38-491] The instance u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common has SDM0DATA pins that are not tied constant, so the worst case value will be used for automatic derivation of generated clocks

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1431bad01

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.025 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: c67ff2e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d7f37450

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4335.324 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1431bad01

Time (s): cpu = 00:02:11 ; elapsed = 00:01:37 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.025. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17496ed7c

Time (s): cpu = 00:02:12 ; elapsed = 00:01:37 . Memory (MB): peak = 4335.324 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 17496ed7c

Time (s): cpu = 00:02:12 ; elapsed = 00:01:37 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17496ed7c

Time (s): cpu = 00:02:13 ; elapsed = 00:01:38 . Memory (MB): peak = 4335.324 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1994e0e54

Time (s): cpu = 00:02:26 ; elapsed = 00:01:52 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 4335.324 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 17b36ebc2

Time (s): cpu = 00:02:27 ; elapsed = 00:01:52 . Memory (MB): peak = 4335.324 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17b36ebc2

Time (s): cpu = 00:02:27 ; elapsed = 00:01:52 . Memory (MB): peak = 4335.324 ; gain = 0.000
Ending Placer Task | Checksum: c9433090

Time (s): cpu = 00:02:27 ; elapsed = 00:01:52 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:33 ; elapsed = 00:01:55 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file example_ibert_ultrascale_gth_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file example_ibert_ultrascale_gth_0_utilization_placed.rpt -pb example_ibert_ultrascale_gth_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file example_ibert_ultrascale_gth_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 4335.324 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4335.324 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 91ebfc22 ConstDB: 0 ShapeSum: 12a01396 RouteDB: 24b720d8

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4335.324 ; gain = 0.000
Phase 1 Build RT Design | Checksum: 199c14d44

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 4335.324 ; gain = 0.000
Post Restoration Checksum: NetGraph: c5af37f5 NumContArr: 47b60412 Constraints: da50de8b Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1e7b61a92

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1e7b61a92

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1e7b61a92

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 2153900d0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1f77ef989

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.089  | TNS=0.000  | WHS=-0.165 | THS=-15.642|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 21137fb5f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.089  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1954c94b4

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 4335.324 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 2398b17a4

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 4335.324 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00133789 %
  Global Horizontal Routing Utilization  = 0.000337959 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 25255
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22100
  Number of Partially Routed Nets     = 3155
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2448e59e2

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4094
 Number of Nodes with overlaps = 344
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.761  | TNS=0.000  | WHS=-0.007 | THS=-0.019 |

Phase 4.1 Global Iteration 0 | Checksum: 7ca18b99

Time (s): cpu = 00:01:33 ; elapsed = 00:00:58 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 6970484f

Time (s): cpu = 00:01:33 ; elapsed = 00:00:59 . Memory (MB): peak = 4335.324 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 6970484f

Time (s): cpu = 00:01:34 ; elapsed = 00:00:59 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18b7b6588

Time (s): cpu = 00:01:39 ; elapsed = 00:01:02 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.761  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: ebecfc85

Time (s): cpu = 00:01:39 ; elapsed = 00:01:02 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ebecfc85

Time (s): cpu = 00:01:39 ; elapsed = 00:01:02 . Memory (MB): peak = 4335.324 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: ebecfc85

Time (s): cpu = 00:01:39 ; elapsed = 00:01:02 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 109478520

Time (s): cpu = 00:01:43 ; elapsed = 00:01:05 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.761  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c61e9c98

Time (s): cpu = 00:01:43 ; elapsed = 00:01:05 . Memory (MB): peak = 4335.324 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1c61e9c98

Time (s): cpu = 00:01:43 ; elapsed = 00:01:05 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.461232 %
  Global Horizontal Routing Utilization  = 0.819718 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ddcbf637

Time (s): cpu = 00:01:44 ; elapsed = 00:01:06 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ddcbf637

Time (s): cpu = 00:01:44 ; elapsed = 00:01:06 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common/GTSOUTHREFCLK00 to physical pin GTHE4_COMMON_X0Y6/COM0_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/GTSOUTHREFCLK0 to physical pin GTHE4_CHANNEL_X0Y24/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/GTSOUTHREFCLK0 to physical pin GTHE4_CHANNEL_X0Y25/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/GTSOUTHREFCLK0 to physical pin GTHE4_CHANNEL_X0Y26/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/GTSOUTHREFCLK0 to physical pin GTHE4_CHANNEL_X0Y27/SOUTHREFCLK1
Phase 9 Depositing Routes | Checksum: 1ddcbf637

Time (s): cpu = 00:01:46 ; elapsed = 00:01:08 . Memory (MB): peak = 4335.324 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.761  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ddcbf637

Time (s): cpu = 00:01:46 ; elapsed = 00:01:08 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:46 ; elapsed = 00:01:08 . Memory (MB): peak = 4335.324 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:12 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file example_ibert_ultrascale_gth_0_drc_routed.rpt -pb example_ibert_ultrascale_gth_0_drc_routed.pb -rpx example_ibert_ultrascale_gth_0_drc_routed.rpx
Command: report_drc -file example_ibert_ultrascale_gth_0_drc_routed.rpt -pb example_ibert_ultrascale_gth_0_drc_routed.pb -rpx example_ibert_ultrascale_gth_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file example_ibert_ultrascale_gth_0_methodology_drc_routed.rpt -pb example_ibert_ultrascale_gth_0_methodology_drc_routed.pb -rpx example_ibert_ultrascale_gth_0_methodology_drc_routed.rpx
Command: report_methodology -file example_ibert_ultrascale_gth_0_methodology_drc_routed.rpt -pb example_ibert_ultrascale_gth_0_methodology_drc_routed.pb -rpx example_ibert_ultrascale_gth_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-491] The instance u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common has SDM0WIDTH pins that are not tied constant, so the worst case value will be used for automatic derivation of generated clocks
WARNING: [Timing 38-491] The instance u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common has SDM0DATA pins that are not tied constant, so the worst case value will be used for automatic derivation of generated clocks
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file b:/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4335.324 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file example_ibert_ultrascale_gth_0_power_routed.rpt -pb example_ibert_ultrascale_gth_0_power_summary_routed.pb -rpx example_ibert_ultrascale_gth_0_power_routed.rpx
Command: report_power -file example_ibert_ultrascale_gth_0_power_routed.rpt -pb example_ibert_ultrascale_gth_0_power_summary_routed.pb -rpx example_ibert_ultrascale_gth_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-491] The instance u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common has SDM0WIDTH pins that are not tied constant, so the worst case value will be used for automatic derivation of generated clocks
WARNING: [Timing 38-491] The instance u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common has SDM0DATA pins that are not tied constant, so the worst case value will be used for automatic derivation of generated clocks
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
120 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4336.551 ; gain = 1.227
INFO: [runtcl-4] Executing : report_route_status -file example_ibert_ultrascale_gth_0_route_status.rpt -pb example_ibert_ultrascale_gth_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file example_ibert_ultrascale_gth_0_timing_summary_routed.rpt -pb example_ibert_ultrascale_gth_0_timing_summary_routed.pb -rpx example_ibert_ultrascale_gth_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file example_ibert_ultrascale_gth_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file example_ibert_ultrascale_gth_0_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4336.551 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file example_ibert_ultrascale_gth_0_bus_skew_routed.rpt -pb example_ibert_ultrascale_gth_0_bus_skew_routed.pb -rpx example_ibert_ultrascale_gth_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force example_ibert_ultrascale_gth_0.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 27 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 25 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 24 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./example_ibert_ultrascale_gth_0.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
162 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:11 ; elapsed = 00:01:06 . Memory (MB): peak = 4688.129 ; gain = 351.578
INFO: [Common 17-206] Exiting Vivado at Wed Nov  2 14:58:09 2022...
