// Seed: 1874011851
module module_0 (
    output wand id_0,
    output supply0 id_1,
    output wor id_2
    , id_4, id_5
);
  assign id_1 = id_5 - 1;
  wor  id_6;
  wire id_7;
  assign id_6 = id_5;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply1 id_4
);
  wand id_6;
  wand id_7;
  final begin : LABEL_0
    id_6 = 1'b0;
    deassign id_0;
  end
  assign id_7 = 1;
  wire id_8;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4
  );
  assign modCall_1.id_6 = 0;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
