Analysis & Synthesis report for cc_pld compilation.
Mon Mar 15 16:30:50 2004
Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version

Command: quartus_map --import_settings_files=on --export_settings_files=off cc_pld -c cc_pld



---------------------
; Table of Contents ;
---------------------
   1. Legal Notice
   2. Flow Summary
   3. Flow Settings
   4. Flow Elapsed Time
   5. Analysis & Synthesis Summary
   6. Analysis & Synthesis Settings
   7. Hierarchy
   8. Analysis & Synthesis Resource Utilization by Entity
   9. Analysis & Synthesis Equations
  10. Analysis & Synthesis Messages


----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



-----------------------------------------------------------------
; Flow Summary                                                  ;
-----------------------------------------------------------------
; Flow Status           ; Successful - Mon Mar 15 16:30:50 2004 ;
; Compiler Setting Name ; cc_pld                                ;
; Top-level Entity Name ; cc_pld                                ;
; Family                ; MAX3000A                              ;
; Device                ; EPM3128ATC100-10                      ;
; Total macrocells      ; 17                                    ;
; Total pins            ; 42                                    ;
-----------------------------------------------------------------


-----------------------------------------------
; Flow Settings                               ;
-----------------------------------------------
; Option                ; Setting             ;
-----------------------------------------------
; Start date & time     ; 03/15/2004 16:30:47 ;
; Main task             ; Compilation         ;
; Compiler Setting Name ; cc_pld              ;
-----------------------------------------------


---------------------------------------
; Flow Elapsed Time                   ;
---------------------------------------
; Module Name          ; Elapsed Time ;
---------------------------------------
; Analysis & Synthesis ; 00:00:02     ;
; Total                ; 00:00:02     ;
---------------------------------------


-----------------------------------------------------------------------
; Analysis & Synthesis Summary                                        ;
-----------------------------------------------------------------------
; Analysis & Synthesis Status ; Successful - Mon Mar 15 16:30:50 2004 ;
; Compiler Setting Name       ; cc_pld                                ;
; Top-level Entity Name       ; cc_pld                                ;
; Family                      ; MAX3000A                              ;
; Total macrocells            ; 17                                    ;
; Total pins                  ; 42                                    ;
-----------------------------------------------------------------------


------------------------------------------------------------
; Analysis & Synthesis Settings                            ;
------------------------------------------------------------
; Option                                        ; Setting  ;
------------------------------------------------------------
; Use Generated Physical Constraints File       ; On       ;
; Physical Synthesis Level for Resynthesis      ; Normal   ;
; Resynthesis Optimization Effort               ; Normal   ;
; Type of Retiming Performed During Resynthesis ; Full     ;
; Focus entity name                             ; |cc_pld  ;
; Family name                                   ; MAX3000A ;
; Preserve fewer node names                     ; Off      ;
; Disk space/compilation speed tradeoff         ; Normal   ;
------------------------------------------------------------


--------------
; Hierarchy  ;
--------------
Hierarchy
  cc_pld
    8mux:13
      lpm_mux:lpm_mux_component
        muxlut:$00009
        muxlut:$00011
        muxlut:$00013
        muxlut:$00015
        muxlut:$00017
        muxlut:$00019
        muxlut:$00021
        muxlut:$00023
        altshift:external_latency_ffs


-------------------------------------------------------------------------------------------------------------------
; Analysis & Synthesis Resource Utilization by Entity                                                             ;
-------------------------------------------------------------------------------------------------------------------
; Compilation Hierarchy Node        ; Macrocells ; Pins ; Full Hierarchy Name                                     ;
-------------------------------------------------------------------------------------------------------------------
; |cc_pld                           ; 17         ; 42   ; |cc_pld                                                 ;
;    |8mux:13|                      ; 8          ; 0    ; |cc_pld|8mux:13                                         ;
;       |lpm_mux:lpm_mux_component| ; 8          ; 0    ; |cc_pld|8mux:13|lpm_mux:lpm_mux_component               ;
;          |muxlut:$00009|          ; 1          ; 0    ; |cc_pld|8mux:13|lpm_mux:lpm_mux_component|muxlut:$00009 ;
;          |muxlut:$00011|          ; 1          ; 0    ; |cc_pld|8mux:13|lpm_mux:lpm_mux_component|muxlut:$00011 ;
;          |muxlut:$00013|          ; 1          ; 0    ; |cc_pld|8mux:13|lpm_mux:lpm_mux_component|muxlut:$00013 ;
;          |muxlut:$00015|          ; 1          ; 0    ; |cc_pld|8mux:13|lpm_mux:lpm_mux_component|muxlut:$00015 ;
;          |muxlut:$00017|          ; 1          ; 0    ; |cc_pld|8mux:13|lpm_mux:lpm_mux_component|muxlut:$00017 ;
;          |muxlut:$00019|          ; 1          ; 0    ; |cc_pld|8mux:13|lpm_mux:lpm_mux_component|muxlut:$00019 ;
;          |muxlut:$00021|          ; 1          ; 0    ; |cc_pld|8mux:13|lpm_mux:lpm_mux_component|muxlut:$00021 ;
;          |muxlut:$00023|          ; 1          ; 0    ; |cc_pld|8mux:13|lpm_mux:lpm_mux_component|muxlut:$00023 ;
-------------------------------------------------------------------------------------------------------------------


-----------------------------------
; Analysis & Synthesis Equations  ;
-----------------------------------
The equations can be found in C:\Home\Alex\cc_cpld Mar-15-2004 for new nCONFIG\cc_pld.map.eqn.


----------------------------------
; Analysis & Synthesis Messages  ;
----------------------------------
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
  Info: Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version
  Info: Processing started: Mon Mar 15 16:30:47 2004
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off cc_pld -c cc_pld
Info: Found 1 design units and 1 entities in source file C:\Home\Alex\cc_cpld Mar-15-2004 for new nCONFIG\cc_pldtest.gdf
  Info: Found entity 1: cc_pldtest
Info: Found 1 design units and 1 entities in source file C:\Home\Alex\cc_cpld Mar-15-2004 for new nCONFIG\cc_pld_orig.gdf
  Info: Found entity 1: cc_pld_orig
Info: Found 1 design units and 1 entities in source file C:\Home\Alex\cc_cpld Mar-15-2004 for new nCONFIG\cc_pld.gdf
  Info: Found entity 1: cc_pld
Warning: Pin OE1 not connected
Warning: Pin OE2_IN not connected
Info: Found 1 design units and 1 entities in source file C:\Home\Alex\cc_cpld Mar-15-2004 for new nCONFIG\8mux.tdf
  Info: Found entity 1: 8mux
Info: Found 1 design units and 1 entities in source file c:\program files\quartus ii 3.0\libraries\megafunctions\lpm_mux.tdf
  Info: Found entity 1: lpm_mux
Info: Found 1 design units and 1 entities in source file c:\program files\quartus ii 3.0\libraries\megafunctions\altshift.tdf
  Info: Found entity 1: altshift
Info: Found 1 design units and 1 entities in source file c:\program files\quartus ii 3.0\libraries\megafunctions\muxlut.tdf
  Info: Found entity 1: muxlut
Info: Inferred 0 megafunctions from design logic
Warning: Output pins are stuck at VCC or GND
  Warning: Pin OE2_OUT stuck at VCC
Warning: Design contains 2 input pin(s) that do not drive logic
  Warning: No output dependent on input pin OE1
  Warning: No output dependent on input pin OE2_IN
Info: Implemented 60 device resources after synthesis - the final resource count might be different
  Info: Implemented 26 input pins
  Info: Implemented 16 output pins
  Info: Implemented 17 macrocells
  Info: Implemented 1 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings
  Info: Processing ended: Mon Mar 15 16:30:50 2004
  Info: Elapsed time: 00:00:02
Info: Writing report file cc_pld.map.rpt


