Version 3.2 HI-TECH Software Intermediate Code
"24 include\micro.h
[s S327 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S327 StructState Armed Go Stop End ]
[u S330 `uc 1 `S327 1 ]
[n S330 . State Stat ]
"31
[s S328 :1 `uc 1 :1 `uc 1 ]
[n S328 StructMod P_0 P_00 ]
[u S331 `uc 1 `S328 1 ]
[n S331 . Mods Mod ]
"36
[s S329 `us 1 `uc 1 `uc 1 `S330 1 `S331 1 ]
[n S329 StructMicro Time Phase Step . . ]
"13 include\bouton.h
[c E3044 0 1 2 3 4 .. ]
[n E3044 Boutons Bp_On Bp_IdTest Comu_Test Bp_Start Bp_Max  ]
"6
[s S332 `us 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S332 StructBouton Time Memo State Change ]
"9 include\config.h
[s S333 `uc + * -> 32 `i -> 3 `i -> 5 `i `Vuc 1 `Vus 1 `us 1 :1 `uc 1 ]
[n S333 StructConfig Data Index Time1 Time2 IsLong ]
"32 include\ecran.h
[s S334 `uc -> 4 `i `*uc 1 `uc -> 4 `i `uc 1 `uc 1 `uc 1 `us 1 `uc 1 ]
[n S334 StructEcran Digit Digits Dot Index Cpt tRate Time Solid ]
"12 include\register.h
[s S335 `uc -> 4 `i ]
[n S335 StructRelay State ]
"27 include\test.h
[s S336 `uc 1 `uc 1 `us 1 `f 1 `f 1 `f 1 `f 1 `f 1 `f 1 `f 1 `f 1 `f 1 ]
[n S336 StructTest Step Cpt Time U_Alim U_Infla Test1 Test2 Test3 Test4 Test5 Test6 Test7 ]
"12 include\armement.h
[s S337 `uc 1 `uc 1 `us 1 `f 1 ]
[n S337 StructArm Step Cpt Time U_Alim_1A ]
"25 include\feu.h
[s S338 `uc 1 `uc 1 `uc 1 `us 1 `us 1 `us 1 `us 1 `uc 1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S338 StructFeu Step Cpt Decompte SavedTime TimeToFire Time TimeStart LastOutput NextOutput CanStopStart SaveTime ]
"16 include\feedback.h
[s S339 `us 1 `uc 1 `uc 1 `uc 1 ]
[n S339 StructFeedback Period Pulse State Step ]
"502 include\pic18f452.h
[v _PORTD `Vuc ~T0 @X0 0 e@3971 ]
"333
[v _PORTC `Vuc ~T0 @X0 0 e@3970 ]
[s S15 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S15 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
[s S16 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S16 . T1OSO T1OSI . SCK SDI SDO TX RX ]
[s S17 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S17 . T1CKI CCP2 CCP1 SCL SDA . CK DT ]
[s S18 :2 `uc 1 :1 `uc 1 ]
[n S18 . . PA1 ]
[s S19 :1 `uc 1 :1 `uc 1 ]
[n S19 . . PA2 ]
[u S14 `S15 1 `S16 1 `S17 1 `S18 1 `S19 1 ]
[n S14 . . . . . . ]
"378
[v _PORTCbits `VS14 ~T0 @X0 0 e@3970 ]
"15 include\utils.h
[v _DecToStr `(*uc ~T0 @X0 0 ef2`uc`*uc ]
[; ;pic18f452.h: 47: extern volatile unsigned char PORTA @ 0xF80;
"49 include\pic18f452.h
[; ;pic18f452.h: 49: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f452.h: 52: typedef union {
[; ;pic18f452.h: 53: struct {
[; ;pic18f452.h: 54: unsigned RA0 :1;
[; ;pic18f452.h: 55: unsigned RA1 :1;
[; ;pic18f452.h: 56: unsigned RA2 :1;
[; ;pic18f452.h: 57: unsigned RA3 :1;
[; ;pic18f452.h: 58: unsigned RA4 :1;
[; ;pic18f452.h: 59: unsigned RA5 :1;
[; ;pic18f452.h: 60: unsigned RA6 :1;
[; ;pic18f452.h: 61: };
[; ;pic18f452.h: 62: struct {
[; ;pic18f452.h: 63: unsigned AN0 :1;
[; ;pic18f452.h: 64: unsigned AN1 :1;
[; ;pic18f452.h: 65: unsigned AN2 :1;
[; ;pic18f452.h: 66: unsigned AN3 :1;
[; ;pic18f452.h: 67: unsigned :1;
[; ;pic18f452.h: 68: unsigned AN4 :1;
[; ;pic18f452.h: 69: unsigned OSC2 :1;
[; ;pic18f452.h: 70: };
[; ;pic18f452.h: 71: struct {
[; ;pic18f452.h: 72: unsigned :2;
[; ;pic18f452.h: 73: unsigned VREFM :1;
[; ;pic18f452.h: 74: unsigned VREFP :1;
[; ;pic18f452.h: 75: unsigned T0CKI :1;
[; ;pic18f452.h: 76: unsigned SS :1;
[; ;pic18f452.h: 77: unsigned CLKO :1;
[; ;pic18f452.h: 78: };
[; ;pic18f452.h: 79: struct {
[; ;pic18f452.h: 80: unsigned :5;
[; ;pic18f452.h: 81: unsigned LVDIN :1;
[; ;pic18f452.h: 82: };
[; ;pic18f452.h: 83: struct {
[; ;pic18f452.h: 84: unsigned :7;
[; ;pic18f452.h: 85: unsigned RA7 :1;
[; ;pic18f452.h: 86: };
[; ;pic18f452.h: 87: struct {
[; ;pic18f452.h: 88: unsigned :7;
[; ;pic18f452.h: 89: unsigned RJPU :1;
[; ;pic18f452.h: 90: };
[; ;pic18f452.h: 91: struct {
[; ;pic18f452.h: 92: unsigned ULPWUIN :1;
[; ;pic18f452.h: 93: };
[; ;pic18f452.h: 94: } PORTAbits_t;
[; ;pic18f452.h: 95: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f452.h: 209: extern volatile unsigned char PORTB @ 0xF81;
"211
[; ;pic18f452.h: 211: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f452.h: 214: typedef union {
[; ;pic18f452.h: 215: struct {
[; ;pic18f452.h: 216: unsigned RB0 :1;
[; ;pic18f452.h: 217: unsigned RB1 :1;
[; ;pic18f452.h: 218: unsigned RB2 :1;
[; ;pic18f452.h: 219: unsigned RB3 :1;
[; ;pic18f452.h: 220: unsigned RB4 :1;
[; ;pic18f452.h: 221: unsigned RB5 :1;
[; ;pic18f452.h: 222: unsigned RB6 :1;
[; ;pic18f452.h: 223: unsigned RB7 :1;
[; ;pic18f452.h: 224: };
[; ;pic18f452.h: 225: struct {
[; ;pic18f452.h: 226: unsigned INT0 :1;
[; ;pic18f452.h: 227: unsigned INT1 :1;
[; ;pic18f452.h: 228: unsigned INT2 :1;
[; ;pic18f452.h: 229: unsigned CCP2 :1;
[; ;pic18f452.h: 230: unsigned :1;
[; ;pic18f452.h: 231: unsigned PGM :1;
[; ;pic18f452.h: 232: unsigned PGC :1;
[; ;pic18f452.h: 233: unsigned PGD :1;
[; ;pic18f452.h: 234: };
[; ;pic18f452.h: 235: struct {
[; ;pic18f452.h: 236: unsigned :3;
[; ;pic18f452.h: 237: unsigned CCP2A :1;
[; ;pic18f452.h: 238: };
[; ;pic18f452.h: 239: struct {
[; ;pic18f452.h: 240: unsigned :3;
[; ;pic18f452.h: 241: unsigned CCP2_PA2 :1;
[; ;pic18f452.h: 242: };
[; ;pic18f452.h: 243: } PORTBbits_t;
[; ;pic18f452.h: 244: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f452.h: 333: extern volatile unsigned char PORTC @ 0xF82;
"335
[; ;pic18f452.h: 335: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f452.h: 338: typedef union {
[; ;pic18f452.h: 339: struct {
[; ;pic18f452.h: 340: unsigned RC0 :1;
[; ;pic18f452.h: 341: unsigned RC1 :1;
[; ;pic18f452.h: 342: unsigned RC2 :1;
[; ;pic18f452.h: 343: unsigned RC3 :1;
[; ;pic18f452.h: 344: unsigned RC4 :1;
[; ;pic18f452.h: 345: unsigned RC5 :1;
[; ;pic18f452.h: 346: unsigned RC6 :1;
[; ;pic18f452.h: 347: unsigned RC7 :1;
[; ;pic18f452.h: 348: };
[; ;pic18f452.h: 349: struct {
[; ;pic18f452.h: 350: unsigned T1OSO :1;
[; ;pic18f452.h: 351: unsigned T1OSI :1;
[; ;pic18f452.h: 352: unsigned :1;
[; ;pic18f452.h: 353: unsigned SCK :1;
[; ;pic18f452.h: 354: unsigned SDI :1;
[; ;pic18f452.h: 355: unsigned SDO :1;
[; ;pic18f452.h: 356: unsigned TX :1;
[; ;pic18f452.h: 357: unsigned RX :1;
[; ;pic18f452.h: 358: };
[; ;pic18f452.h: 359: struct {
[; ;pic18f452.h: 360: unsigned T1CKI :1;
[; ;pic18f452.h: 361: unsigned CCP2 :1;
[; ;pic18f452.h: 362: unsigned CCP1 :1;
[; ;pic18f452.h: 363: unsigned SCL :1;
[; ;pic18f452.h: 364: unsigned SDA :1;
[; ;pic18f452.h: 365: unsigned :1;
[; ;pic18f452.h: 366: unsigned CK :1;
[; ;pic18f452.h: 367: unsigned DT :1;
[; ;pic18f452.h: 368: };
[; ;pic18f452.h: 369: struct {
[; ;pic18f452.h: 370: unsigned :2;
[; ;pic18f452.h: 371: unsigned PA1 :1;
[; ;pic18f452.h: 372: };
[; ;pic18f452.h: 373: struct {
[; ;pic18f452.h: 374: unsigned :1;
[; ;pic18f452.h: 375: unsigned PA2 :1;
[; ;pic18f452.h: 376: };
[; ;pic18f452.h: 377: } PORTCbits_t;
[; ;pic18f452.h: 378: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f452.h: 502: extern volatile unsigned char PORTD @ 0xF83;
"504
[; ;pic18f452.h: 504: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f452.h: 507: typedef union {
[; ;pic18f452.h: 508: struct {
[; ;pic18f452.h: 509: unsigned RD0 :1;
[; ;pic18f452.h: 510: unsigned RD1 :1;
[; ;pic18f452.h: 511: unsigned RD2 :1;
[; ;pic18f452.h: 512: unsigned RD3 :1;
[; ;pic18f452.h: 513: unsigned RD4 :1;
[; ;pic18f452.h: 514: unsigned RD5 :1;
[; ;pic18f452.h: 515: unsigned RD6 :1;
[; ;pic18f452.h: 516: unsigned RD7 :1;
[; ;pic18f452.h: 517: };
[; ;pic18f452.h: 518: struct {
[; ;pic18f452.h: 519: unsigned PSP0 :1;
[; ;pic18f452.h: 520: unsigned PSP1 :1;
[; ;pic18f452.h: 521: unsigned PSP2 :1;
[; ;pic18f452.h: 522: unsigned PSP3 :1;
[; ;pic18f452.h: 523: unsigned PSP4 :1;
[; ;pic18f452.h: 524: unsigned PSP5 :1;
[; ;pic18f452.h: 525: unsigned PSP6 :1;
[; ;pic18f452.h: 526: unsigned PSP7 :1;
[; ;pic18f452.h: 527: };
[; ;pic18f452.h: 528: struct {
[; ;pic18f452.h: 529: unsigned :7;
[; ;pic18f452.h: 530: unsigned SS2 :1;
[; ;pic18f452.h: 531: };
[; ;pic18f452.h: 532: } PORTDbits_t;
[; ;pic18f452.h: 533: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f452.h: 622: extern volatile unsigned char PORTE @ 0xF84;
"624
[; ;pic18f452.h: 624: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f452.h: 627: typedef union {
[; ;pic18f452.h: 628: struct {
[; ;pic18f452.h: 629: unsigned RE0 :1;
[; ;pic18f452.h: 630: unsigned RE1 :1;
[; ;pic18f452.h: 631: unsigned RE2 :1;
[; ;pic18f452.h: 632: };
[; ;pic18f452.h: 633: struct {
[; ;pic18f452.h: 634: unsigned AN5 :1;
[; ;pic18f452.h: 635: unsigned AN6 :1;
[; ;pic18f452.h: 636: unsigned AN7 :1;
[; ;pic18f452.h: 637: };
[; ;pic18f452.h: 638: struct {
[; ;pic18f452.h: 639: unsigned RD :1;
[; ;pic18f452.h: 640: unsigned WR :1;
[; ;pic18f452.h: 641: unsigned CS :1;
[; ;pic18f452.h: 642: };
[; ;pic18f452.h: 643: struct {
[; ;pic18f452.h: 644: unsigned :2;
[; ;pic18f452.h: 645: unsigned CCP10 :1;
[; ;pic18f452.h: 646: };
[; ;pic18f452.h: 647: struct {
[; ;pic18f452.h: 648: unsigned :7;
[; ;pic18f452.h: 649: unsigned CCP2E :1;
[; ;pic18f452.h: 650: };
[; ;pic18f452.h: 651: struct {
[; ;pic18f452.h: 652: unsigned :6;
[; ;pic18f452.h: 653: unsigned CCP6E :1;
[; ;pic18f452.h: 654: };
[; ;pic18f452.h: 655: struct {
[; ;pic18f452.h: 656: unsigned :5;
[; ;pic18f452.h: 657: unsigned CCP7E :1;
[; ;pic18f452.h: 658: };
[; ;pic18f452.h: 659: struct {
[; ;pic18f452.h: 660: unsigned :4;
[; ;pic18f452.h: 661: unsigned CCP8E :1;
[; ;pic18f452.h: 662: };
[; ;pic18f452.h: 663: struct {
[; ;pic18f452.h: 664: unsigned :3;
[; ;pic18f452.h: 665: unsigned CCP9E :1;
[; ;pic18f452.h: 666: };
[; ;pic18f452.h: 667: struct {
[; ;pic18f452.h: 668: unsigned :7;
[; ;pic18f452.h: 669: unsigned PA2E :1;
[; ;pic18f452.h: 670: };
[; ;pic18f452.h: 671: struct {
[; ;pic18f452.h: 672: unsigned :6;
[; ;pic18f452.h: 673: unsigned PB1E :1;
[; ;pic18f452.h: 674: };
[; ;pic18f452.h: 675: struct {
[; ;pic18f452.h: 676: unsigned :2;
[; ;pic18f452.h: 677: unsigned PB2 :1;
[; ;pic18f452.h: 678: };
[; ;pic18f452.h: 679: struct {
[; ;pic18f452.h: 680: unsigned :4;
[; ;pic18f452.h: 681: unsigned PB3E :1;
[; ;pic18f452.h: 682: };
[; ;pic18f452.h: 683: struct {
[; ;pic18f452.h: 684: unsigned :5;
[; ;pic18f452.h: 685: unsigned PC1E :1;
[; ;pic18f452.h: 686: };
[; ;pic18f452.h: 687: struct {
[; ;pic18f452.h: 688: unsigned :1;
[; ;pic18f452.h: 689: unsigned PC2 :1;
[; ;pic18f452.h: 690: };
[; ;pic18f452.h: 691: struct {
[; ;pic18f452.h: 692: unsigned :3;
[; ;pic18f452.h: 693: unsigned PC3E :1;
[; ;pic18f452.h: 694: };
[; ;pic18f452.h: 695: struct {
[; ;pic18f452.h: 696: unsigned PD2 :1;
[; ;pic18f452.h: 697: };
[; ;pic18f452.h: 698: struct {
[; ;pic18f452.h: 699: unsigned RDE :1;
[; ;pic18f452.h: 700: };
[; ;pic18f452.h: 701: struct {
[; ;pic18f452.h: 702: unsigned :3;
[; ;pic18f452.h: 703: unsigned RE3 :1;
[; ;pic18f452.h: 704: };
[; ;pic18f452.h: 705: struct {
[; ;pic18f452.h: 706: unsigned :4;
[; ;pic18f452.h: 707: unsigned RE4 :1;
[; ;pic18f452.h: 708: };
[; ;pic18f452.h: 709: struct {
[; ;pic18f452.h: 710: unsigned :5;
[; ;pic18f452.h: 711: unsigned RE5 :1;
[; ;pic18f452.h: 712: };
[; ;pic18f452.h: 713: struct {
[; ;pic18f452.h: 714: unsigned :6;
[; ;pic18f452.h: 715: unsigned RE6 :1;
[; ;pic18f452.h: 716: };
[; ;pic18f452.h: 717: struct {
[; ;pic18f452.h: 718: unsigned :7;
[; ;pic18f452.h: 719: unsigned RE7 :1;
[; ;pic18f452.h: 720: };
[; ;pic18f452.h: 721: struct {
[; ;pic18f452.h: 722: unsigned :1;
[; ;pic18f452.h: 723: unsigned WRE :1;
[; ;pic18f452.h: 724: };
[; ;pic18f452.h: 725: } PORTEbits_t;
[; ;pic18f452.h: 726: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f452.h: 880: extern volatile unsigned char LATA @ 0xF89;
"882
[; ;pic18f452.h: 882: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f452.h: 885: typedef union {
[; ;pic18f452.h: 886: struct {
[; ;pic18f452.h: 887: unsigned LATA0 :1;
[; ;pic18f452.h: 888: unsigned LATA1 :1;
[; ;pic18f452.h: 889: unsigned LATA2 :1;
[; ;pic18f452.h: 890: unsigned LATA3 :1;
[; ;pic18f452.h: 891: unsigned LATA4 :1;
[; ;pic18f452.h: 892: unsigned LATA5 :1;
[; ;pic18f452.h: 893: unsigned LATA6 :1;
[; ;pic18f452.h: 894: };
[; ;pic18f452.h: 895: struct {
[; ;pic18f452.h: 896: unsigned LA0 :1;
[; ;pic18f452.h: 897: };
[; ;pic18f452.h: 898: struct {
[; ;pic18f452.h: 899: unsigned :1;
[; ;pic18f452.h: 900: unsigned LA1 :1;
[; ;pic18f452.h: 901: };
[; ;pic18f452.h: 902: struct {
[; ;pic18f452.h: 903: unsigned :2;
[; ;pic18f452.h: 904: unsigned LA2 :1;
[; ;pic18f452.h: 905: };
[; ;pic18f452.h: 906: struct {
[; ;pic18f452.h: 907: unsigned :3;
[; ;pic18f452.h: 908: unsigned LA3 :1;
[; ;pic18f452.h: 909: };
[; ;pic18f452.h: 910: struct {
[; ;pic18f452.h: 911: unsigned :4;
[; ;pic18f452.h: 912: unsigned LA4 :1;
[; ;pic18f452.h: 913: };
[; ;pic18f452.h: 914: struct {
[; ;pic18f452.h: 915: unsigned :5;
[; ;pic18f452.h: 916: unsigned LA5 :1;
[; ;pic18f452.h: 917: };
[; ;pic18f452.h: 918: struct {
[; ;pic18f452.h: 919: unsigned :6;
[; ;pic18f452.h: 920: unsigned LA6 :1;
[; ;pic18f452.h: 921: };
[; ;pic18f452.h: 922: struct {
[; ;pic18f452.h: 923: unsigned :7;
[; ;pic18f452.h: 924: unsigned LA7 :1;
[; ;pic18f452.h: 925: };
[; ;pic18f452.h: 926: struct {
[; ;pic18f452.h: 927: unsigned :7;
[; ;pic18f452.h: 928: unsigned LATA7 :1;
[; ;pic18f452.h: 929: };
[; ;pic18f452.h: 930: } LATAbits_t;
[; ;pic18f452.h: 931: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f452.h: 1015: extern volatile unsigned char LATB @ 0xF8A;
"1017
[; ;pic18f452.h: 1017: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f452.h: 1020: typedef union {
[; ;pic18f452.h: 1021: struct {
[; ;pic18f452.h: 1022: unsigned LATB0 :1;
[; ;pic18f452.h: 1023: unsigned LATB1 :1;
[; ;pic18f452.h: 1024: unsigned LATB2 :1;
[; ;pic18f452.h: 1025: unsigned LATB3 :1;
[; ;pic18f452.h: 1026: unsigned LATB4 :1;
[; ;pic18f452.h: 1027: unsigned LATB5 :1;
[; ;pic18f452.h: 1028: unsigned LATB6 :1;
[; ;pic18f452.h: 1029: unsigned LATB7 :1;
[; ;pic18f452.h: 1030: };
[; ;pic18f452.h: 1031: struct {
[; ;pic18f452.h: 1032: unsigned LB0 :1;
[; ;pic18f452.h: 1033: };
[; ;pic18f452.h: 1034: struct {
[; ;pic18f452.h: 1035: unsigned :1;
[; ;pic18f452.h: 1036: unsigned LB1 :1;
[; ;pic18f452.h: 1037: };
[; ;pic18f452.h: 1038: struct {
[; ;pic18f452.h: 1039: unsigned :2;
[; ;pic18f452.h: 1040: unsigned LB2 :1;
[; ;pic18f452.h: 1041: };
[; ;pic18f452.h: 1042: struct {
[; ;pic18f452.h: 1043: unsigned :3;
[; ;pic18f452.h: 1044: unsigned LB3 :1;
[; ;pic18f452.h: 1045: };
[; ;pic18f452.h: 1046: struct {
[; ;pic18f452.h: 1047: unsigned :4;
[; ;pic18f452.h: 1048: unsigned LB4 :1;
[; ;pic18f452.h: 1049: };
[; ;pic18f452.h: 1050: struct {
[; ;pic18f452.h: 1051: unsigned :5;
[; ;pic18f452.h: 1052: unsigned LB5 :1;
[; ;pic18f452.h: 1053: };
[; ;pic18f452.h: 1054: struct {
[; ;pic18f452.h: 1055: unsigned :6;
[; ;pic18f452.h: 1056: unsigned LB6 :1;
[; ;pic18f452.h: 1057: };
[; ;pic18f452.h: 1058: struct {
[; ;pic18f452.h: 1059: unsigned :7;
[; ;pic18f452.h: 1060: unsigned LB7 :1;
[; ;pic18f452.h: 1061: };
[; ;pic18f452.h: 1062: } LATBbits_t;
[; ;pic18f452.h: 1063: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f452.h: 1147: extern volatile unsigned char LATC @ 0xF8B;
"1149
[; ;pic18f452.h: 1149: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f452.h: 1152: typedef union {
[; ;pic18f452.h: 1153: struct {
[; ;pic18f452.h: 1154: unsigned LATC0 :1;
[; ;pic18f452.h: 1155: unsigned LATC1 :1;
[; ;pic18f452.h: 1156: unsigned LATC2 :1;
[; ;pic18f452.h: 1157: unsigned LATC3 :1;
[; ;pic18f452.h: 1158: unsigned LATC4 :1;
[; ;pic18f452.h: 1159: unsigned LATC5 :1;
[; ;pic18f452.h: 1160: unsigned LATC6 :1;
[; ;pic18f452.h: 1161: unsigned LATC7 :1;
[; ;pic18f452.h: 1162: };
[; ;pic18f452.h: 1163: struct {
[; ;pic18f452.h: 1164: unsigned LC0 :1;
[; ;pic18f452.h: 1165: };
[; ;pic18f452.h: 1166: struct {
[; ;pic18f452.h: 1167: unsigned :1;
[; ;pic18f452.h: 1168: unsigned LC1 :1;
[; ;pic18f452.h: 1169: };
[; ;pic18f452.h: 1170: struct {
[; ;pic18f452.h: 1171: unsigned :2;
[; ;pic18f452.h: 1172: unsigned LC2 :1;
[; ;pic18f452.h: 1173: };
[; ;pic18f452.h: 1174: struct {
[; ;pic18f452.h: 1175: unsigned :3;
[; ;pic18f452.h: 1176: unsigned LC3 :1;
[; ;pic18f452.h: 1177: };
[; ;pic18f452.h: 1178: struct {
[; ;pic18f452.h: 1179: unsigned :4;
[; ;pic18f452.h: 1180: unsigned LC4 :1;
[; ;pic18f452.h: 1181: };
[; ;pic18f452.h: 1182: struct {
[; ;pic18f452.h: 1183: unsigned :5;
[; ;pic18f452.h: 1184: unsigned LC5 :1;
[; ;pic18f452.h: 1185: };
[; ;pic18f452.h: 1186: struct {
[; ;pic18f452.h: 1187: unsigned :6;
[; ;pic18f452.h: 1188: unsigned LC6 :1;
[; ;pic18f452.h: 1189: };
[; ;pic18f452.h: 1190: struct {
[; ;pic18f452.h: 1191: unsigned :7;
[; ;pic18f452.h: 1192: unsigned LC7 :1;
[; ;pic18f452.h: 1193: };
[; ;pic18f452.h: 1194: } LATCbits_t;
[; ;pic18f452.h: 1195: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f452.h: 1279: extern volatile unsigned char LATD @ 0xF8C;
"1281
[; ;pic18f452.h: 1281: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f452.h: 1284: typedef union {
[; ;pic18f452.h: 1285: struct {
[; ;pic18f452.h: 1286: unsigned LATD0 :1;
[; ;pic18f452.h: 1287: unsigned LATD1 :1;
[; ;pic18f452.h: 1288: unsigned LATD2 :1;
[; ;pic18f452.h: 1289: unsigned LATD3 :1;
[; ;pic18f452.h: 1290: unsigned LATD4 :1;
[; ;pic18f452.h: 1291: unsigned LATD5 :1;
[; ;pic18f452.h: 1292: unsigned LATD6 :1;
[; ;pic18f452.h: 1293: unsigned LATD7 :1;
[; ;pic18f452.h: 1294: };
[; ;pic18f452.h: 1295: struct {
[; ;pic18f452.h: 1296: unsigned LD0 :1;
[; ;pic18f452.h: 1297: };
[; ;pic18f452.h: 1298: struct {
[; ;pic18f452.h: 1299: unsigned :1;
[; ;pic18f452.h: 1300: unsigned LD1 :1;
[; ;pic18f452.h: 1301: };
[; ;pic18f452.h: 1302: struct {
[; ;pic18f452.h: 1303: unsigned :2;
[; ;pic18f452.h: 1304: unsigned LD2 :1;
[; ;pic18f452.h: 1305: };
[; ;pic18f452.h: 1306: struct {
[; ;pic18f452.h: 1307: unsigned :3;
[; ;pic18f452.h: 1308: unsigned LD3 :1;
[; ;pic18f452.h: 1309: };
[; ;pic18f452.h: 1310: struct {
[; ;pic18f452.h: 1311: unsigned :4;
[; ;pic18f452.h: 1312: unsigned LD4 :1;
[; ;pic18f452.h: 1313: };
[; ;pic18f452.h: 1314: struct {
[; ;pic18f452.h: 1315: unsigned :5;
[; ;pic18f452.h: 1316: unsigned LD5 :1;
[; ;pic18f452.h: 1317: };
[; ;pic18f452.h: 1318: struct {
[; ;pic18f452.h: 1319: unsigned :6;
[; ;pic18f452.h: 1320: unsigned LD6 :1;
[; ;pic18f452.h: 1321: };
[; ;pic18f452.h: 1322: struct {
[; ;pic18f452.h: 1323: unsigned :7;
[; ;pic18f452.h: 1324: unsigned LD7 :1;
[; ;pic18f452.h: 1325: };
[; ;pic18f452.h: 1326: } LATDbits_t;
[; ;pic18f452.h: 1327: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f452.h: 1411: extern volatile unsigned char LATE @ 0xF8D;
"1413
[; ;pic18f452.h: 1413: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f452.h: 1416: typedef union {
[; ;pic18f452.h: 1417: struct {
[; ;pic18f452.h: 1418: unsigned LATE0 :1;
[; ;pic18f452.h: 1419: unsigned LATE1 :1;
[; ;pic18f452.h: 1420: unsigned LATE2 :1;
[; ;pic18f452.h: 1421: };
[; ;pic18f452.h: 1422: struct {
[; ;pic18f452.h: 1423: unsigned LE0 :1;
[; ;pic18f452.h: 1424: };
[; ;pic18f452.h: 1425: struct {
[; ;pic18f452.h: 1426: unsigned :1;
[; ;pic18f452.h: 1427: unsigned LE1 :1;
[; ;pic18f452.h: 1428: };
[; ;pic18f452.h: 1429: struct {
[; ;pic18f452.h: 1430: unsigned :2;
[; ;pic18f452.h: 1431: unsigned LE2 :1;
[; ;pic18f452.h: 1432: };
[; ;pic18f452.h: 1433: struct {
[; ;pic18f452.h: 1434: unsigned :3;
[; ;pic18f452.h: 1435: unsigned LE3 :1;
[; ;pic18f452.h: 1436: };
[; ;pic18f452.h: 1437: struct {
[; ;pic18f452.h: 1438: unsigned :4;
[; ;pic18f452.h: 1439: unsigned LE4 :1;
[; ;pic18f452.h: 1440: };
[; ;pic18f452.h: 1441: struct {
[; ;pic18f452.h: 1442: unsigned :5;
[; ;pic18f452.h: 1443: unsigned LE5 :1;
[; ;pic18f452.h: 1444: };
[; ;pic18f452.h: 1445: struct {
[; ;pic18f452.h: 1446: unsigned :6;
[; ;pic18f452.h: 1447: unsigned LE6 :1;
[; ;pic18f452.h: 1448: };
[; ;pic18f452.h: 1449: struct {
[; ;pic18f452.h: 1450: unsigned :7;
[; ;pic18f452.h: 1451: unsigned LE7 :1;
[; ;pic18f452.h: 1452: };
[; ;pic18f452.h: 1453: } LATEbits_t;
[; ;pic18f452.h: 1454: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f452.h: 1513: extern volatile unsigned char TRISA @ 0xF92;
"1515
[; ;pic18f452.h: 1515: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f452.h: 1518: extern volatile unsigned char DDRA @ 0xF92;
"1520
[; ;pic18f452.h: 1520: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f452.h: 1523: typedef union {
[; ;pic18f452.h: 1524: struct {
[; ;pic18f452.h: 1525: unsigned TRISA0 :1;
[; ;pic18f452.h: 1526: unsigned TRISA1 :1;
[; ;pic18f452.h: 1527: unsigned TRISA2 :1;
[; ;pic18f452.h: 1528: unsigned TRISA3 :1;
[; ;pic18f452.h: 1529: unsigned TRISA4 :1;
[; ;pic18f452.h: 1530: unsigned TRISA5 :1;
[; ;pic18f452.h: 1531: unsigned TRISA6 :1;
[; ;pic18f452.h: 1532: };
[; ;pic18f452.h: 1533: struct {
[; ;pic18f452.h: 1534: unsigned RA0 :1;
[; ;pic18f452.h: 1535: unsigned RA1 :1;
[; ;pic18f452.h: 1536: unsigned RA2 :1;
[; ;pic18f452.h: 1537: unsigned RA3 :1;
[; ;pic18f452.h: 1538: unsigned RA4 :1;
[; ;pic18f452.h: 1539: unsigned RA5 :1;
[; ;pic18f452.h: 1540: unsigned RA6 :1;
[; ;pic18f452.h: 1541: };
[; ;pic18f452.h: 1542: } TRISAbits_t;
[; ;pic18f452.h: 1543: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f452.h: 1616: typedef union {
[; ;pic18f452.h: 1617: struct {
[; ;pic18f452.h: 1618: unsigned TRISA0 :1;
[; ;pic18f452.h: 1619: unsigned TRISA1 :1;
[; ;pic18f452.h: 1620: unsigned TRISA2 :1;
[; ;pic18f452.h: 1621: unsigned TRISA3 :1;
[; ;pic18f452.h: 1622: unsigned TRISA4 :1;
[; ;pic18f452.h: 1623: unsigned TRISA5 :1;
[; ;pic18f452.h: 1624: unsigned TRISA6 :1;
[; ;pic18f452.h: 1625: };
[; ;pic18f452.h: 1626: struct {
[; ;pic18f452.h: 1627: unsigned RA0 :1;
[; ;pic18f452.h: 1628: unsigned RA1 :1;
[; ;pic18f452.h: 1629: unsigned RA2 :1;
[; ;pic18f452.h: 1630: unsigned RA3 :1;
[; ;pic18f452.h: 1631: unsigned RA4 :1;
[; ;pic18f452.h: 1632: unsigned RA5 :1;
[; ;pic18f452.h: 1633: unsigned RA6 :1;
[; ;pic18f452.h: 1634: };
[; ;pic18f452.h: 1635: } DDRAbits_t;
[; ;pic18f452.h: 1636: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f452.h: 1710: extern volatile unsigned char TRISB @ 0xF93;
"1712
[; ;pic18f452.h: 1712: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f452.h: 1715: extern volatile unsigned char DDRB @ 0xF93;
"1717
[; ;pic18f452.h: 1717: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f452.h: 1720: typedef union {
[; ;pic18f452.h: 1721: struct {
[; ;pic18f452.h: 1722: unsigned TRISB0 :1;
[; ;pic18f452.h: 1723: unsigned TRISB1 :1;
[; ;pic18f452.h: 1724: unsigned TRISB2 :1;
[; ;pic18f452.h: 1725: unsigned TRISB3 :1;
[; ;pic18f452.h: 1726: unsigned TRISB4 :1;
[; ;pic18f452.h: 1727: unsigned TRISB5 :1;
[; ;pic18f452.h: 1728: unsigned TRISB6 :1;
[; ;pic18f452.h: 1729: unsigned TRISB7 :1;
[; ;pic18f452.h: 1730: };
[; ;pic18f452.h: 1731: struct {
[; ;pic18f452.h: 1732: unsigned RB0 :1;
[; ;pic18f452.h: 1733: unsigned RB1 :1;
[; ;pic18f452.h: 1734: unsigned RB2 :1;
[; ;pic18f452.h: 1735: unsigned RB3 :1;
[; ;pic18f452.h: 1736: unsigned RB4 :1;
[; ;pic18f452.h: 1737: unsigned RB5 :1;
[; ;pic18f452.h: 1738: unsigned RB6 :1;
[; ;pic18f452.h: 1739: unsigned RB7 :1;
[; ;pic18f452.h: 1740: };
[; ;pic18f452.h: 1741: struct {
[; ;pic18f452.h: 1742: unsigned :3;
[; ;pic18f452.h: 1743: unsigned CCP2 :1;
[; ;pic18f452.h: 1744: };
[; ;pic18f452.h: 1745: } TRISBbits_t;
[; ;pic18f452.h: 1746: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f452.h: 1834: typedef union {
[; ;pic18f452.h: 1835: struct {
[; ;pic18f452.h: 1836: unsigned TRISB0 :1;
[; ;pic18f452.h: 1837: unsigned TRISB1 :1;
[; ;pic18f452.h: 1838: unsigned TRISB2 :1;
[; ;pic18f452.h: 1839: unsigned TRISB3 :1;
[; ;pic18f452.h: 1840: unsigned TRISB4 :1;
[; ;pic18f452.h: 1841: unsigned TRISB5 :1;
[; ;pic18f452.h: 1842: unsigned TRISB6 :1;
[; ;pic18f452.h: 1843: unsigned TRISB7 :1;
[; ;pic18f452.h: 1844: };
[; ;pic18f452.h: 1845: struct {
[; ;pic18f452.h: 1846: unsigned RB0 :1;
[; ;pic18f452.h: 1847: unsigned RB1 :1;
[; ;pic18f452.h: 1848: unsigned RB2 :1;
[; ;pic18f452.h: 1849: unsigned RB3 :1;
[; ;pic18f452.h: 1850: unsigned RB4 :1;
[; ;pic18f452.h: 1851: unsigned RB5 :1;
[; ;pic18f452.h: 1852: unsigned RB6 :1;
[; ;pic18f452.h: 1853: unsigned RB7 :1;
[; ;pic18f452.h: 1854: };
[; ;pic18f452.h: 1855: struct {
[; ;pic18f452.h: 1856: unsigned :3;
[; ;pic18f452.h: 1857: unsigned CCP2 :1;
[; ;pic18f452.h: 1858: };
[; ;pic18f452.h: 1859: } DDRBbits_t;
[; ;pic18f452.h: 1860: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f452.h: 1949: extern volatile unsigned char TRISC @ 0xF94;
"1951
[; ;pic18f452.h: 1951: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f452.h: 1954: extern volatile unsigned char DDRC @ 0xF94;
"1956
[; ;pic18f452.h: 1956: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f452.h: 1959: typedef union {
[; ;pic18f452.h: 1960: struct {
[; ;pic18f452.h: 1961: unsigned TRISC0 :1;
[; ;pic18f452.h: 1962: unsigned TRISC1 :1;
[; ;pic18f452.h: 1963: unsigned TRISC2 :1;
[; ;pic18f452.h: 1964: unsigned TRISC3 :1;
[; ;pic18f452.h: 1965: unsigned TRISC4 :1;
[; ;pic18f452.h: 1966: unsigned TRISC5 :1;
[; ;pic18f452.h: 1967: unsigned TRISC6 :1;
[; ;pic18f452.h: 1968: unsigned TRISC7 :1;
[; ;pic18f452.h: 1969: };
[; ;pic18f452.h: 1970: struct {
[; ;pic18f452.h: 1971: unsigned RC0 :1;
[; ;pic18f452.h: 1972: unsigned RC1 :1;
[; ;pic18f452.h: 1973: unsigned RC2 :1;
[; ;pic18f452.h: 1974: unsigned RC3 :1;
[; ;pic18f452.h: 1975: unsigned RC4 :1;
[; ;pic18f452.h: 1976: unsigned RC5 :1;
[; ;pic18f452.h: 1977: unsigned RC6 :1;
[; ;pic18f452.h: 1978: unsigned RC7 :1;
[; ;pic18f452.h: 1979: };
[; ;pic18f452.h: 1980: struct {
[; ;pic18f452.h: 1981: unsigned :1;
[; ;pic18f452.h: 1982: unsigned CCP2 :1;
[; ;pic18f452.h: 1983: };
[; ;pic18f452.h: 1984: } TRISCbits_t;
[; ;pic18f452.h: 1985: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f452.h: 2073: typedef union {
[; ;pic18f452.h: 2074: struct {
[; ;pic18f452.h: 2075: unsigned TRISC0 :1;
[; ;pic18f452.h: 2076: unsigned TRISC1 :1;
[; ;pic18f452.h: 2077: unsigned TRISC2 :1;
[; ;pic18f452.h: 2078: unsigned TRISC3 :1;
[; ;pic18f452.h: 2079: unsigned TRISC4 :1;
[; ;pic18f452.h: 2080: unsigned TRISC5 :1;
[; ;pic18f452.h: 2081: unsigned TRISC6 :1;
[; ;pic18f452.h: 2082: unsigned TRISC7 :1;
[; ;pic18f452.h: 2083: };
[; ;pic18f452.h: 2084: struct {
[; ;pic18f452.h: 2085: unsigned RC0 :1;
[; ;pic18f452.h: 2086: unsigned RC1 :1;
[; ;pic18f452.h: 2087: unsigned RC2 :1;
[; ;pic18f452.h: 2088: unsigned RC3 :1;
[; ;pic18f452.h: 2089: unsigned RC4 :1;
[; ;pic18f452.h: 2090: unsigned RC5 :1;
[; ;pic18f452.h: 2091: unsigned RC6 :1;
[; ;pic18f452.h: 2092: unsigned RC7 :1;
[; ;pic18f452.h: 2093: };
[; ;pic18f452.h: 2094: struct {
[; ;pic18f452.h: 2095: unsigned :1;
[; ;pic18f452.h: 2096: unsigned CCP2 :1;
[; ;pic18f452.h: 2097: };
[; ;pic18f452.h: 2098: } DDRCbits_t;
[; ;pic18f452.h: 2099: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f452.h: 2188: extern volatile unsigned char TRISD @ 0xF95;
"2190
[; ;pic18f452.h: 2190: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f452.h: 2193: extern volatile unsigned char DDRD @ 0xF95;
"2195
[; ;pic18f452.h: 2195: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f452.h: 2198: typedef union {
[; ;pic18f452.h: 2199: struct {
[; ;pic18f452.h: 2200: unsigned TRISD0 :1;
[; ;pic18f452.h: 2201: unsigned TRISD1 :1;
[; ;pic18f452.h: 2202: unsigned TRISD2 :1;
[; ;pic18f452.h: 2203: unsigned TRISD3 :1;
[; ;pic18f452.h: 2204: unsigned TRISD4 :1;
[; ;pic18f452.h: 2205: unsigned TRISD5 :1;
[; ;pic18f452.h: 2206: unsigned TRISD6 :1;
[; ;pic18f452.h: 2207: unsigned TRISD7 :1;
[; ;pic18f452.h: 2208: };
[; ;pic18f452.h: 2209: struct {
[; ;pic18f452.h: 2210: unsigned RD0 :1;
[; ;pic18f452.h: 2211: unsigned RD1 :1;
[; ;pic18f452.h: 2212: unsigned RD2 :1;
[; ;pic18f452.h: 2213: unsigned RD3 :1;
[; ;pic18f452.h: 2214: unsigned RD4 :1;
[; ;pic18f452.h: 2215: unsigned RD5 :1;
[; ;pic18f452.h: 2216: unsigned RD6 :1;
[; ;pic18f452.h: 2217: unsigned RD7 :1;
[; ;pic18f452.h: 2218: };
[; ;pic18f452.h: 2219: } TRISDbits_t;
[; ;pic18f452.h: 2220: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f452.h: 2303: typedef union {
[; ;pic18f452.h: 2304: struct {
[; ;pic18f452.h: 2305: unsigned TRISD0 :1;
[; ;pic18f452.h: 2306: unsigned TRISD1 :1;
[; ;pic18f452.h: 2307: unsigned TRISD2 :1;
[; ;pic18f452.h: 2308: unsigned TRISD3 :1;
[; ;pic18f452.h: 2309: unsigned TRISD4 :1;
[; ;pic18f452.h: 2310: unsigned TRISD5 :1;
[; ;pic18f452.h: 2311: unsigned TRISD6 :1;
[; ;pic18f452.h: 2312: unsigned TRISD7 :1;
[; ;pic18f452.h: 2313: };
[; ;pic18f452.h: 2314: struct {
[; ;pic18f452.h: 2315: unsigned RD0 :1;
[; ;pic18f452.h: 2316: unsigned RD1 :1;
[; ;pic18f452.h: 2317: unsigned RD2 :1;
[; ;pic18f452.h: 2318: unsigned RD3 :1;
[; ;pic18f452.h: 2319: unsigned RD4 :1;
[; ;pic18f452.h: 2320: unsigned RD5 :1;
[; ;pic18f452.h: 2321: unsigned RD6 :1;
[; ;pic18f452.h: 2322: unsigned RD7 :1;
[; ;pic18f452.h: 2323: };
[; ;pic18f452.h: 2324: } DDRDbits_t;
[; ;pic18f452.h: 2325: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f452.h: 2409: extern volatile unsigned char TRISE @ 0xF96;
"2411
[; ;pic18f452.h: 2411: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f452.h: 2414: extern volatile unsigned char DDRE @ 0xF96;
"2416
[; ;pic18f452.h: 2416: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f452.h: 2419: typedef union {
[; ;pic18f452.h: 2420: struct {
[; ;pic18f452.h: 2421: unsigned TRISE0 :1;
[; ;pic18f452.h: 2422: unsigned TRISE1 :1;
[; ;pic18f452.h: 2423: unsigned TRISE2 :1;
[; ;pic18f452.h: 2424: unsigned :1;
[; ;pic18f452.h: 2425: unsigned PSPMODE :1;
[; ;pic18f452.h: 2426: unsigned IBOV :1;
[; ;pic18f452.h: 2427: unsigned OBF :1;
[; ;pic18f452.h: 2428: unsigned IBF :1;
[; ;pic18f452.h: 2429: };
[; ;pic18f452.h: 2430: struct {
[; ;pic18f452.h: 2431: unsigned RE0 :1;
[; ;pic18f452.h: 2432: unsigned RE1 :1;
[; ;pic18f452.h: 2433: unsigned RE2 :1;
[; ;pic18f452.h: 2434: };
[; ;pic18f452.h: 2435: } TRISEbits_t;
[; ;pic18f452.h: 2436: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f452.h: 2489: typedef union {
[; ;pic18f452.h: 2490: struct {
[; ;pic18f452.h: 2491: unsigned TRISE0 :1;
[; ;pic18f452.h: 2492: unsigned TRISE1 :1;
[; ;pic18f452.h: 2493: unsigned TRISE2 :1;
[; ;pic18f452.h: 2494: unsigned :1;
[; ;pic18f452.h: 2495: unsigned PSPMODE :1;
[; ;pic18f452.h: 2496: unsigned IBOV :1;
[; ;pic18f452.h: 2497: unsigned OBF :1;
[; ;pic18f452.h: 2498: unsigned IBF :1;
[; ;pic18f452.h: 2499: };
[; ;pic18f452.h: 2500: struct {
[; ;pic18f452.h: 2501: unsigned RE0 :1;
[; ;pic18f452.h: 2502: unsigned RE1 :1;
[; ;pic18f452.h: 2503: unsigned RE2 :1;
[; ;pic18f452.h: 2504: };
[; ;pic18f452.h: 2505: } DDREbits_t;
[; ;pic18f452.h: 2506: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f452.h: 2560: extern volatile unsigned char PIE1 @ 0xF9D;
"2562
[; ;pic18f452.h: 2562: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f452.h: 2565: typedef union {
[; ;pic18f452.h: 2566: struct {
[; ;pic18f452.h: 2567: unsigned TMR1IE :1;
[; ;pic18f452.h: 2568: unsigned TMR2IE :1;
[; ;pic18f452.h: 2569: unsigned CCP1IE :1;
[; ;pic18f452.h: 2570: unsigned SSPIE :1;
[; ;pic18f452.h: 2571: unsigned TXIE :1;
[; ;pic18f452.h: 2572: unsigned RCIE :1;
[; ;pic18f452.h: 2573: unsigned ADIE :1;
[; ;pic18f452.h: 2574: unsigned PSPIE :1;
[; ;pic18f452.h: 2575: };
[; ;pic18f452.h: 2576: struct {
[; ;pic18f452.h: 2577: unsigned :5;
[; ;pic18f452.h: 2578: unsigned RC1IE :1;
[; ;pic18f452.h: 2579: };
[; ;pic18f452.h: 2580: struct {
[; ;pic18f452.h: 2581: unsigned :4;
[; ;pic18f452.h: 2582: unsigned TX1IE :1;
[; ;pic18f452.h: 2583: };
[; ;pic18f452.h: 2584: } PIE1bits_t;
[; ;pic18f452.h: 2585: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f452.h: 2639: extern volatile unsigned char PIR1 @ 0xF9E;
"2641
[; ;pic18f452.h: 2641: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f452.h: 2644: typedef union {
[; ;pic18f452.h: 2645: struct {
[; ;pic18f452.h: 2646: unsigned TMR1IF :1;
[; ;pic18f452.h: 2647: unsigned TMR2IF :1;
[; ;pic18f452.h: 2648: unsigned CCP1IF :1;
[; ;pic18f452.h: 2649: unsigned SSPIF :1;
[; ;pic18f452.h: 2650: unsigned TXIF :1;
[; ;pic18f452.h: 2651: unsigned RCIF :1;
[; ;pic18f452.h: 2652: unsigned ADIF :1;
[; ;pic18f452.h: 2653: unsigned PSPIF :1;
[; ;pic18f452.h: 2654: };
[; ;pic18f452.h: 2655: struct {
[; ;pic18f452.h: 2656: unsigned :5;
[; ;pic18f452.h: 2657: unsigned RC1IF :1;
[; ;pic18f452.h: 2658: };
[; ;pic18f452.h: 2659: struct {
[; ;pic18f452.h: 2660: unsigned :4;
[; ;pic18f452.h: 2661: unsigned TX1IF :1;
[; ;pic18f452.h: 2662: };
[; ;pic18f452.h: 2663: } PIR1bits_t;
[; ;pic18f452.h: 2664: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f452.h: 2718: extern volatile unsigned char IPR1 @ 0xF9F;
"2720
[; ;pic18f452.h: 2720: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f452.h: 2723: typedef union {
[; ;pic18f452.h: 2724: struct {
[; ;pic18f452.h: 2725: unsigned TMR1IP :1;
[; ;pic18f452.h: 2726: unsigned TMR2IP :1;
[; ;pic18f452.h: 2727: unsigned CCP1IP :1;
[; ;pic18f452.h: 2728: unsigned SSPIP :1;
[; ;pic18f452.h: 2729: unsigned TXIP :1;
[; ;pic18f452.h: 2730: unsigned RCIP :1;
[; ;pic18f452.h: 2731: unsigned ADIP :1;
[; ;pic18f452.h: 2732: unsigned PSPIP :1;
[; ;pic18f452.h: 2733: };
[; ;pic18f452.h: 2734: struct {
[; ;pic18f452.h: 2735: unsigned :5;
[; ;pic18f452.h: 2736: unsigned RC1IP :1;
[; ;pic18f452.h: 2737: };
[; ;pic18f452.h: 2738: struct {
[; ;pic18f452.h: 2739: unsigned :4;
[; ;pic18f452.h: 2740: unsigned TX1IP :1;
[; ;pic18f452.h: 2741: };
[; ;pic18f452.h: 2742: } IPR1bits_t;
[; ;pic18f452.h: 2743: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f452.h: 2797: extern volatile unsigned char PIE2 @ 0xFA0;
"2799
[; ;pic18f452.h: 2799: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f452.h: 2802: typedef union {
[; ;pic18f452.h: 2803: struct {
[; ;pic18f452.h: 2804: unsigned CCP2IE :1;
[; ;pic18f452.h: 2805: unsigned TMR3IE :1;
[; ;pic18f452.h: 2806: unsigned LVDIE :1;
[; ;pic18f452.h: 2807: unsigned BCLIE :1;
[; ;pic18f452.h: 2808: unsigned EEIE :1;
[; ;pic18f452.h: 2809: };
[; ;pic18f452.h: 2810: } PIE2bits_t;
[; ;pic18f452.h: 2811: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f452.h: 2840: extern volatile unsigned char PIR2 @ 0xFA1;
"2842
[; ;pic18f452.h: 2842: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f452.h: 2845: typedef union {
[; ;pic18f452.h: 2846: struct {
[; ;pic18f452.h: 2847: unsigned CCP2IF :1;
[; ;pic18f452.h: 2848: unsigned TMR3IF :1;
[; ;pic18f452.h: 2849: unsigned LVDIF :1;
[; ;pic18f452.h: 2850: unsigned BCLIF :1;
[; ;pic18f452.h: 2851: unsigned EEIF :1;
[; ;pic18f452.h: 2852: };
[; ;pic18f452.h: 2853: } PIR2bits_t;
[; ;pic18f452.h: 2854: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f452.h: 2883: extern volatile unsigned char IPR2 @ 0xFA2;
"2885
[; ;pic18f452.h: 2885: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f452.h: 2888: typedef union {
[; ;pic18f452.h: 2889: struct {
[; ;pic18f452.h: 2890: unsigned CCP2IP :1;
[; ;pic18f452.h: 2891: unsigned TMR3IP :1;
[; ;pic18f452.h: 2892: unsigned LVDIP :1;
[; ;pic18f452.h: 2893: unsigned BCLIP :1;
[; ;pic18f452.h: 2894: unsigned EEIP :1;
[; ;pic18f452.h: 2895: };
[; ;pic18f452.h: 2896: } IPR2bits_t;
[; ;pic18f452.h: 2897: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f452.h: 2926: extern volatile unsigned char EECON1 @ 0xFA6;
"2928
[; ;pic18f452.h: 2928: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f452.h: 2931: typedef union {
[; ;pic18f452.h: 2932: struct {
[; ;pic18f452.h: 2933: unsigned RD :1;
[; ;pic18f452.h: 2934: unsigned WR :1;
[; ;pic18f452.h: 2935: unsigned WREN :1;
[; ;pic18f452.h: 2936: unsigned WRERR :1;
[; ;pic18f452.h: 2937: unsigned FREE :1;
[; ;pic18f452.h: 2938: unsigned :1;
[; ;pic18f452.h: 2939: unsigned CFGS :1;
[; ;pic18f452.h: 2940: unsigned EEPGD :1;
[; ;pic18f452.h: 2941: };
[; ;pic18f452.h: 2942: struct {
[; ;pic18f452.h: 2943: unsigned :6;
[; ;pic18f452.h: 2944: unsigned EEFS :1;
[; ;pic18f452.h: 2945: };
[; ;pic18f452.h: 2946: } EECON1bits_t;
[; ;pic18f452.h: 2947: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f452.h: 2991: extern volatile unsigned char EECON2 @ 0xFA7;
"2993
[; ;pic18f452.h: 2993: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f452.h: 2997: extern volatile unsigned char EEDATA @ 0xFA8;
"2999
[; ;pic18f452.h: 2999: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f452.h: 3003: extern volatile unsigned char EEADR @ 0xFA9;
"3005
[; ;pic18f452.h: 3005: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f452.h: 3009: extern volatile unsigned char RCSTA @ 0xFAB;
"3011
[; ;pic18f452.h: 3011: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f452.h: 3014: extern volatile unsigned char RCSTA1 @ 0xFAB;
"3016
[; ;pic18f452.h: 3016: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f452.h: 3019: typedef union {
[; ;pic18f452.h: 3020: struct {
[; ;pic18f452.h: 3021: unsigned RX9D :1;
[; ;pic18f452.h: 3022: unsigned OERR :1;
[; ;pic18f452.h: 3023: unsigned FERR :1;
[; ;pic18f452.h: 3024: unsigned ADDEN :1;
[; ;pic18f452.h: 3025: unsigned CREN :1;
[; ;pic18f452.h: 3026: unsigned SREN :1;
[; ;pic18f452.h: 3027: unsigned RX9 :1;
[; ;pic18f452.h: 3028: unsigned SPEN :1;
[; ;pic18f452.h: 3029: };
[; ;pic18f452.h: 3030: struct {
[; ;pic18f452.h: 3031: unsigned RCD8 :1;
[; ;pic18f452.h: 3032: unsigned :5;
[; ;pic18f452.h: 3033: unsigned RC8_9 :1;
[; ;pic18f452.h: 3034: };
[; ;pic18f452.h: 3035: struct {
[; ;pic18f452.h: 3036: unsigned :6;
[; ;pic18f452.h: 3037: unsigned NOT_RC8 :1;
[; ;pic18f452.h: 3038: };
[; ;pic18f452.h: 3039: struct {
[; ;pic18f452.h: 3040: unsigned :6;
[; ;pic18f452.h: 3041: unsigned nRC8 :1;
[; ;pic18f452.h: 3042: };
[; ;pic18f452.h: 3043: struct {
[; ;pic18f452.h: 3044: unsigned :6;
[; ;pic18f452.h: 3045: unsigned RC9 :1;
[; ;pic18f452.h: 3046: };
[; ;pic18f452.h: 3047: struct {
[; ;pic18f452.h: 3048: unsigned :5;
[; ;pic18f452.h: 3049: unsigned SRENA :1;
[; ;pic18f452.h: 3050: };
[; ;pic18f452.h: 3051: } RCSTAbits_t;
[; ;pic18f452.h: 3052: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f452.h: 3125: typedef union {
[; ;pic18f452.h: 3126: struct {
[; ;pic18f452.h: 3127: unsigned RX9D :1;
[; ;pic18f452.h: 3128: unsigned OERR :1;
[; ;pic18f452.h: 3129: unsigned FERR :1;
[; ;pic18f452.h: 3130: unsigned ADDEN :1;
[; ;pic18f452.h: 3131: unsigned CREN :1;
[; ;pic18f452.h: 3132: unsigned SREN :1;
[; ;pic18f452.h: 3133: unsigned RX9 :1;
[; ;pic18f452.h: 3134: unsigned SPEN :1;
[; ;pic18f452.h: 3135: };
[; ;pic18f452.h: 3136: struct {
[; ;pic18f452.h: 3137: unsigned RCD8 :1;
[; ;pic18f452.h: 3138: unsigned :5;
[; ;pic18f452.h: 3139: unsigned RC8_9 :1;
[; ;pic18f452.h: 3140: };
[; ;pic18f452.h: 3141: struct {
[; ;pic18f452.h: 3142: unsigned :6;
[; ;pic18f452.h: 3143: unsigned NOT_RC8 :1;
[; ;pic18f452.h: 3144: };
[; ;pic18f452.h: 3145: struct {
[; ;pic18f452.h: 3146: unsigned :6;
[; ;pic18f452.h: 3147: unsigned nRC8 :1;
[; ;pic18f452.h: 3148: };
[; ;pic18f452.h: 3149: struct {
[; ;pic18f452.h: 3150: unsigned :6;
[; ;pic18f452.h: 3151: unsigned RC9 :1;
[; ;pic18f452.h: 3152: };
[; ;pic18f452.h: 3153: struct {
[; ;pic18f452.h: 3154: unsigned :5;
[; ;pic18f452.h: 3155: unsigned SRENA :1;
[; ;pic18f452.h: 3156: };
[; ;pic18f452.h: 3157: } RCSTA1bits_t;
[; ;pic18f452.h: 3158: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f452.h: 3232: extern volatile unsigned char TXSTA @ 0xFAC;
"3234
[; ;pic18f452.h: 3234: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f452.h: 3237: extern volatile unsigned char TXSTA1 @ 0xFAC;
"3239
[; ;pic18f452.h: 3239: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f452.h: 3242: typedef union {
[; ;pic18f452.h: 3243: struct {
[; ;pic18f452.h: 3244: unsigned TX9D :1;
[; ;pic18f452.h: 3245: unsigned TRMT :1;
[; ;pic18f452.h: 3246: unsigned BRGH :1;
[; ;pic18f452.h: 3247: unsigned :1;
[; ;pic18f452.h: 3248: unsigned SYNC :1;
[; ;pic18f452.h: 3249: unsigned TXEN :1;
[; ;pic18f452.h: 3250: unsigned TX9 :1;
[; ;pic18f452.h: 3251: unsigned CSRC :1;
[; ;pic18f452.h: 3252: };
[; ;pic18f452.h: 3253: struct {
[; ;pic18f452.h: 3254: unsigned TXD8 :1;
[; ;pic18f452.h: 3255: unsigned :5;
[; ;pic18f452.h: 3256: unsigned TX8_9 :1;
[; ;pic18f452.h: 3257: };
[; ;pic18f452.h: 3258: struct {
[; ;pic18f452.h: 3259: unsigned :6;
[; ;pic18f452.h: 3260: unsigned NOT_TX8 :1;
[; ;pic18f452.h: 3261: };
[; ;pic18f452.h: 3262: struct {
[; ;pic18f452.h: 3263: unsigned :6;
[; ;pic18f452.h: 3264: unsigned nTX8 :1;
[; ;pic18f452.h: 3265: };
[; ;pic18f452.h: 3266: struct {
[; ;pic18f452.h: 3267: unsigned :2;
[; ;pic18f452.h: 3268: unsigned BRGH1 :1;
[; ;pic18f452.h: 3269: };
[; ;pic18f452.h: 3270: struct {
[; ;pic18f452.h: 3271: unsigned :7;
[; ;pic18f452.h: 3272: unsigned CSRC1 :1;
[; ;pic18f452.h: 3273: };
[; ;pic18f452.h: 3274: struct {
[; ;pic18f452.h: 3275: unsigned :4;
[; ;pic18f452.h: 3276: unsigned SYNC1 :1;
[; ;pic18f452.h: 3277: };
[; ;pic18f452.h: 3278: struct {
[; ;pic18f452.h: 3279: unsigned :1;
[; ;pic18f452.h: 3280: unsigned TRMT1 :1;
[; ;pic18f452.h: 3281: };
[; ;pic18f452.h: 3282: struct {
[; ;pic18f452.h: 3283: unsigned :6;
[; ;pic18f452.h: 3284: unsigned TX91 :1;
[; ;pic18f452.h: 3285: };
[; ;pic18f452.h: 3286: struct {
[; ;pic18f452.h: 3287: unsigned TX9D1 :1;
[; ;pic18f452.h: 3288: };
[; ;pic18f452.h: 3289: struct {
[; ;pic18f452.h: 3290: unsigned :5;
[; ;pic18f452.h: 3291: unsigned TXEN1 :1;
[; ;pic18f452.h: 3292: };
[; ;pic18f452.h: 3293: } TXSTAbits_t;
[; ;pic18f452.h: 3294: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f452.h: 3387: typedef union {
[; ;pic18f452.h: 3388: struct {
[; ;pic18f452.h: 3389: unsigned TX9D :1;
[; ;pic18f452.h: 3390: unsigned TRMT :1;
[; ;pic18f452.h: 3391: unsigned BRGH :1;
[; ;pic18f452.h: 3392: unsigned :1;
[; ;pic18f452.h: 3393: unsigned SYNC :1;
[; ;pic18f452.h: 3394: unsigned TXEN :1;
[; ;pic18f452.h: 3395: unsigned TX9 :1;
[; ;pic18f452.h: 3396: unsigned CSRC :1;
[; ;pic18f452.h: 3397: };
[; ;pic18f452.h: 3398: struct {
[; ;pic18f452.h: 3399: unsigned TXD8 :1;
[; ;pic18f452.h: 3400: unsigned :5;
[; ;pic18f452.h: 3401: unsigned TX8_9 :1;
[; ;pic18f452.h: 3402: };
[; ;pic18f452.h: 3403: struct {
[; ;pic18f452.h: 3404: unsigned :6;
[; ;pic18f452.h: 3405: unsigned NOT_TX8 :1;
[; ;pic18f452.h: 3406: };
[; ;pic18f452.h: 3407: struct {
[; ;pic18f452.h: 3408: unsigned :6;
[; ;pic18f452.h: 3409: unsigned nTX8 :1;
[; ;pic18f452.h: 3410: };
[; ;pic18f452.h: 3411: struct {
[; ;pic18f452.h: 3412: unsigned :2;
[; ;pic18f452.h: 3413: unsigned BRGH1 :1;
[; ;pic18f452.h: 3414: };
[; ;pic18f452.h: 3415: struct {
[; ;pic18f452.h: 3416: unsigned :7;
[; ;pic18f452.h: 3417: unsigned CSRC1 :1;
[; ;pic18f452.h: 3418: };
[; ;pic18f452.h: 3419: struct {
[; ;pic18f452.h: 3420: unsigned :4;
[; ;pic18f452.h: 3421: unsigned SYNC1 :1;
[; ;pic18f452.h: 3422: };
[; ;pic18f452.h: 3423: struct {
[; ;pic18f452.h: 3424: unsigned :1;
[; ;pic18f452.h: 3425: unsigned TRMT1 :1;
[; ;pic18f452.h: 3426: };
[; ;pic18f452.h: 3427: struct {
[; ;pic18f452.h: 3428: unsigned :6;
[; ;pic18f452.h: 3429: unsigned TX91 :1;
[; ;pic18f452.h: 3430: };
[; ;pic18f452.h: 3431: struct {
[; ;pic18f452.h: 3432: unsigned TX9D1 :1;
[; ;pic18f452.h: 3433: };
[; ;pic18f452.h: 3434: struct {
[; ;pic18f452.h: 3435: unsigned :5;
[; ;pic18f452.h: 3436: unsigned TXEN1 :1;
[; ;pic18f452.h: 3437: };
[; ;pic18f452.h: 3438: } TXSTA1bits_t;
[; ;pic18f452.h: 3439: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f452.h: 3533: extern volatile unsigned char TXREG @ 0xFAD;
"3535
[; ;pic18f452.h: 3535: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f452.h: 3538: extern volatile unsigned char TXREG1 @ 0xFAD;
"3540
[; ;pic18f452.h: 3540: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f452.h: 3544: extern volatile unsigned char RCREG @ 0xFAE;
"3546
[; ;pic18f452.h: 3546: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f452.h: 3549: extern volatile unsigned char RCREG1 @ 0xFAE;
"3551
[; ;pic18f452.h: 3551: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f452.h: 3555: extern volatile unsigned char SPBRG @ 0xFAF;
"3557
[; ;pic18f452.h: 3557: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f452.h: 3560: extern volatile unsigned char SPBRG1 @ 0xFAF;
"3562
[; ;pic18f452.h: 3562: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f452.h: 3566: extern volatile unsigned char T3CON @ 0xFB1;
"3568
[; ;pic18f452.h: 3568: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f452.h: 3571: typedef union {
[; ;pic18f452.h: 3572: struct {
[; ;pic18f452.h: 3573: unsigned :2;
[; ;pic18f452.h: 3574: unsigned NOT_T3SYNC :1;
[; ;pic18f452.h: 3575: };
[; ;pic18f452.h: 3576: struct {
[; ;pic18f452.h: 3577: unsigned TMR3ON :1;
[; ;pic18f452.h: 3578: unsigned TMR3CS :1;
[; ;pic18f452.h: 3579: unsigned nT3SYNC :1;
[; ;pic18f452.h: 3580: unsigned T3CCP1 :1;
[; ;pic18f452.h: 3581: unsigned T3CKPS :2;
[; ;pic18f452.h: 3582: unsigned T3CCP2 :1;
[; ;pic18f452.h: 3583: unsigned RD16 :1;
[; ;pic18f452.h: 3584: };
[; ;pic18f452.h: 3585: struct {
[; ;pic18f452.h: 3586: unsigned :2;
[; ;pic18f452.h: 3587: unsigned T3SYNC :1;
[; ;pic18f452.h: 3588: unsigned :1;
[; ;pic18f452.h: 3589: unsigned T3CKPS0 :1;
[; ;pic18f452.h: 3590: unsigned T3CKPS1 :1;
[; ;pic18f452.h: 3591: };
[; ;pic18f452.h: 3592: struct {
[; ;pic18f452.h: 3593: unsigned :2;
[; ;pic18f452.h: 3594: unsigned T3INSYNC :1;
[; ;pic18f452.h: 3595: };
[; ;pic18f452.h: 3596: struct {
[; ;pic18f452.h: 3597: unsigned :7;
[; ;pic18f452.h: 3598: unsigned RD163 :1;
[; ;pic18f452.h: 3599: };
[; ;pic18f452.h: 3600: struct {
[; ;pic18f452.h: 3601: unsigned :3;
[; ;pic18f452.h: 3602: unsigned SOSCEN3 :1;
[; ;pic18f452.h: 3603: };
[; ;pic18f452.h: 3604: struct {
[; ;pic18f452.h: 3605: unsigned :7;
[; ;pic18f452.h: 3606: unsigned T3RD16 :1;
[; ;pic18f452.h: 3607: };
[; ;pic18f452.h: 3608: } T3CONbits_t;
[; ;pic18f452.h: 3609: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f452.h: 3688: extern volatile unsigned short TMR3 @ 0xFB2;
"3690
[; ;pic18f452.h: 3690: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f452.h: 3694: extern volatile unsigned char TMR3L @ 0xFB2;
"3696
[; ;pic18f452.h: 3696: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f452.h: 3700: extern volatile unsigned char TMR3H @ 0xFB3;
"3702
[; ;pic18f452.h: 3702: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f452.h: 3706: extern volatile unsigned char CCP2CON @ 0xFBA;
"3708
[; ;pic18f452.h: 3708: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f452.h: 3711: typedef union {
[; ;pic18f452.h: 3712: struct {
[; ;pic18f452.h: 3713: unsigned CCP2M :4;
[; ;pic18f452.h: 3714: unsigned DC2B :2;
[; ;pic18f452.h: 3715: };
[; ;pic18f452.h: 3716: struct {
[; ;pic18f452.h: 3717: unsigned CCP2M0 :1;
[; ;pic18f452.h: 3718: unsigned CCP2M1 :1;
[; ;pic18f452.h: 3719: unsigned CCP2M2 :1;
[; ;pic18f452.h: 3720: unsigned CCP2M3 :1;
[; ;pic18f452.h: 3721: unsigned DC2B0 :1;
[; ;pic18f452.h: 3722: unsigned DC2B1 :1;
[; ;pic18f452.h: 3723: };
[; ;pic18f452.h: 3724: struct {
[; ;pic18f452.h: 3725: unsigned :4;
[; ;pic18f452.h: 3726: unsigned CCP2Y :1;
[; ;pic18f452.h: 3727: unsigned CCP2X :1;
[; ;pic18f452.h: 3728: };
[; ;pic18f452.h: 3729: struct {
[; ;pic18f452.h: 3730: unsigned :5;
[; ;pic18f452.h: 3731: unsigned DCCPX :1;
[; ;pic18f452.h: 3732: };
[; ;pic18f452.h: 3733: } CCP2CONbits_t;
[; ;pic18f452.h: 3734: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f452.h: 3793: extern volatile unsigned short CCPR2 @ 0xFBB;
"3795
[; ;pic18f452.h: 3795: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f452.h: 3799: extern volatile unsigned char CCPR2L @ 0xFBB;
"3801
[; ;pic18f452.h: 3801: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f452.h: 3805: extern volatile unsigned char CCPR2H @ 0xFBC;
"3807
[; ;pic18f452.h: 3807: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f452.h: 3811: extern volatile unsigned char CCP1CON @ 0xFBD;
"3813
[; ;pic18f452.h: 3813: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f452.h: 3816: typedef union {
[; ;pic18f452.h: 3817: struct {
[; ;pic18f452.h: 3818: unsigned CCP1M :4;
[; ;pic18f452.h: 3819: unsigned DC1B :2;
[; ;pic18f452.h: 3820: };
[; ;pic18f452.h: 3821: struct {
[; ;pic18f452.h: 3822: unsigned CCP1M0 :1;
[; ;pic18f452.h: 3823: unsigned CCP1M1 :1;
[; ;pic18f452.h: 3824: unsigned CCP1M2 :1;
[; ;pic18f452.h: 3825: unsigned CCP1M3 :1;
[; ;pic18f452.h: 3826: unsigned DC1B0 :1;
[; ;pic18f452.h: 3827: unsigned DC1B1 :1;
[; ;pic18f452.h: 3828: };
[; ;pic18f452.h: 3829: struct {
[; ;pic18f452.h: 3830: unsigned :4;
[; ;pic18f452.h: 3831: unsigned CCP1Y :1;
[; ;pic18f452.h: 3832: unsigned CCP1X :1;
[; ;pic18f452.h: 3833: };
[; ;pic18f452.h: 3834: } CCP1CONbits_t;
[; ;pic18f452.h: 3835: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f452.h: 3889: extern volatile unsigned short CCPR1 @ 0xFBE;
"3891
[; ;pic18f452.h: 3891: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f452.h: 3895: extern volatile unsigned char CCPR1L @ 0xFBE;
"3897
[; ;pic18f452.h: 3897: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f452.h: 3901: extern volatile unsigned char CCPR1H @ 0xFBF;
"3903
[; ;pic18f452.h: 3903: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f452.h: 3907: extern volatile unsigned char ADCON1 @ 0xFC1;
"3909
[; ;pic18f452.h: 3909: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f452.h: 3912: typedef union {
[; ;pic18f452.h: 3913: struct {
[; ;pic18f452.h: 3914: unsigned PCFG :4;
[; ;pic18f452.h: 3915: unsigned :2;
[; ;pic18f452.h: 3916: unsigned ADCS2 :1;
[; ;pic18f452.h: 3917: unsigned ADFM :1;
[; ;pic18f452.h: 3918: };
[; ;pic18f452.h: 3919: struct {
[; ;pic18f452.h: 3920: unsigned PCFG0 :1;
[; ;pic18f452.h: 3921: unsigned PCFG1 :1;
[; ;pic18f452.h: 3922: unsigned PCFG2 :1;
[; ;pic18f452.h: 3923: unsigned PCFG3 :1;
[; ;pic18f452.h: 3924: };
[; ;pic18f452.h: 3925: struct {
[; ;pic18f452.h: 3926: unsigned :3;
[; ;pic18f452.h: 3927: unsigned CHSN3 :1;
[; ;pic18f452.h: 3928: };
[; ;pic18f452.h: 3929: } ADCON1bits_t;
[; ;pic18f452.h: 3930: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f452.h: 3974: extern volatile unsigned char ADCON0 @ 0xFC2;
"3976
[; ;pic18f452.h: 3976: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f452.h: 3979: typedef union {
[; ;pic18f452.h: 3980: struct {
[; ;pic18f452.h: 3981: unsigned :2;
[; ;pic18f452.h: 3982: unsigned GO_NOT_DONE :1;
[; ;pic18f452.h: 3983: };
[; ;pic18f452.h: 3984: struct {
[; ;pic18f452.h: 3985: unsigned ADON :1;
[; ;pic18f452.h: 3986: unsigned :1;
[; ;pic18f452.h: 3987: unsigned GO_nDONE :1;
[; ;pic18f452.h: 3988: unsigned CHS :3;
[; ;pic18f452.h: 3989: unsigned ADCS :2;
[; ;pic18f452.h: 3990: };
[; ;pic18f452.h: 3991: struct {
[; ;pic18f452.h: 3992: unsigned :2;
[; ;pic18f452.h: 3993: unsigned GO_NOT_DONE :1;
[; ;pic18f452.h: 3994: };
[; ;pic18f452.h: 3995: struct {
[; ;pic18f452.h: 3996: unsigned :2;
[; ;pic18f452.h: 3997: unsigned GO :1;
[; ;pic18f452.h: 3998: unsigned CHS0 :1;
[; ;pic18f452.h: 3999: unsigned CHS1 :1;
[; ;pic18f452.h: 4000: unsigned CHS2 :1;
[; ;pic18f452.h: 4001: unsigned ADCS0 :1;
[; ;pic18f452.h: 4002: unsigned ADCS1 :1;
[; ;pic18f452.h: 4003: };
[; ;pic18f452.h: 4004: struct {
[; ;pic18f452.h: 4005: unsigned :2;
[; ;pic18f452.h: 4006: unsigned NOT_DONE :1;
[; ;pic18f452.h: 4007: };
[; ;pic18f452.h: 4008: struct {
[; ;pic18f452.h: 4009: unsigned :2;
[; ;pic18f452.h: 4010: unsigned nDONE :1;
[; ;pic18f452.h: 4011: };
[; ;pic18f452.h: 4012: struct {
[; ;pic18f452.h: 4013: unsigned :2;
[; ;pic18f452.h: 4014: unsigned DONE :1;
[; ;pic18f452.h: 4015: };
[; ;pic18f452.h: 4016: struct {
[; ;pic18f452.h: 4017: unsigned :2;
[; ;pic18f452.h: 4018: unsigned GO_DONE :1;
[; ;pic18f452.h: 4019: };
[; ;pic18f452.h: 4020: struct {
[; ;pic18f452.h: 4021: unsigned :7;
[; ;pic18f452.h: 4022: unsigned ADCAL :1;
[; ;pic18f452.h: 4023: };
[; ;pic18f452.h: 4024: struct {
[; ;pic18f452.h: 4025: unsigned :2;
[; ;pic18f452.h: 4026: unsigned GODONE :1;
[; ;pic18f452.h: 4027: };
[; ;pic18f452.h: 4028: } ADCON0bits_t;
[; ;pic18f452.h: 4029: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f452.h: 4118: extern volatile unsigned short ADRES @ 0xFC3;
"4120
[; ;pic18f452.h: 4120: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f452.h: 4124: extern volatile unsigned char ADRESL @ 0xFC3;
"4126
[; ;pic18f452.h: 4126: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f452.h: 4130: extern volatile unsigned char ADRESH @ 0xFC4;
"4132
[; ;pic18f452.h: 4132: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f452.h: 4136: extern volatile unsigned char SSPCON2 @ 0xFC5;
"4138
[; ;pic18f452.h: 4138: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f452.h: 4141: typedef union {
[; ;pic18f452.h: 4142: struct {
[; ;pic18f452.h: 4143: unsigned SEN :1;
[; ;pic18f452.h: 4144: unsigned RSEN :1;
[; ;pic18f452.h: 4145: unsigned PEN :1;
[; ;pic18f452.h: 4146: unsigned RCEN :1;
[; ;pic18f452.h: 4147: unsigned ACKEN :1;
[; ;pic18f452.h: 4148: unsigned ACKDT :1;
[; ;pic18f452.h: 4149: unsigned ACKSTAT :1;
[; ;pic18f452.h: 4150: unsigned GCEN :1;
[; ;pic18f452.h: 4151: };
[; ;pic18f452.h: 4152: } SSPCON2bits_t;
[; ;pic18f452.h: 4153: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f452.h: 4197: extern volatile unsigned char SSPCON1 @ 0xFC6;
"4199
[; ;pic18f452.h: 4199: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f452.h: 4202: typedef union {
[; ;pic18f452.h: 4203: struct {
[; ;pic18f452.h: 4204: unsigned SSPM :4;
[; ;pic18f452.h: 4205: unsigned CKP :1;
[; ;pic18f452.h: 4206: unsigned SSPEN :1;
[; ;pic18f452.h: 4207: unsigned SSPOV :1;
[; ;pic18f452.h: 4208: unsigned WCOL :1;
[; ;pic18f452.h: 4209: };
[; ;pic18f452.h: 4210: struct {
[; ;pic18f452.h: 4211: unsigned SSPM0 :1;
[; ;pic18f452.h: 4212: unsigned SSPM1 :1;
[; ;pic18f452.h: 4213: unsigned SSPM2 :1;
[; ;pic18f452.h: 4214: unsigned SSPM3 :1;
[; ;pic18f452.h: 4215: };
[; ;pic18f452.h: 4216: } SSPCON1bits_t;
[; ;pic18f452.h: 4217: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f452.h: 4266: extern volatile unsigned char SSPSTAT @ 0xFC7;
"4268
[; ;pic18f452.h: 4268: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f452.h: 4271: typedef union {
[; ;pic18f452.h: 4272: struct {
[; ;pic18f452.h: 4273: unsigned :2;
[; ;pic18f452.h: 4274: unsigned R_NOT_W :1;
[; ;pic18f452.h: 4275: };
[; ;pic18f452.h: 4276: struct {
[; ;pic18f452.h: 4277: unsigned :5;
[; ;pic18f452.h: 4278: unsigned D_NOT_A :1;
[; ;pic18f452.h: 4279: };
[; ;pic18f452.h: 4280: struct {
[; ;pic18f452.h: 4281: unsigned BF :1;
[; ;pic18f452.h: 4282: unsigned UA :1;
[; ;pic18f452.h: 4283: unsigned R_nW :1;
[; ;pic18f452.h: 4284: unsigned S :1;
[; ;pic18f452.h: 4285: unsigned P :1;
[; ;pic18f452.h: 4286: unsigned D_nA :1;
[; ;pic18f452.h: 4287: unsigned CKE :1;
[; ;pic18f452.h: 4288: unsigned SMP :1;
[; ;pic18f452.h: 4289: };
[; ;pic18f452.h: 4290: struct {
[; ;pic18f452.h: 4291: unsigned :2;
[; ;pic18f452.h: 4292: unsigned R_NOT_W :1;
[; ;pic18f452.h: 4293: };
[; ;pic18f452.h: 4294: struct {
[; ;pic18f452.h: 4295: unsigned :5;
[; ;pic18f452.h: 4296: unsigned D_NOT_A :1;
[; ;pic18f452.h: 4297: };
[; ;pic18f452.h: 4298: struct {
[; ;pic18f452.h: 4299: unsigned :2;
[; ;pic18f452.h: 4300: unsigned I2C_READ :1;
[; ;pic18f452.h: 4301: unsigned I2C_START :1;
[; ;pic18f452.h: 4302: unsigned I2C_STOP :1;
[; ;pic18f452.h: 4303: unsigned I2C_DATA :1;
[; ;pic18f452.h: 4304: };
[; ;pic18f452.h: 4305: struct {
[; ;pic18f452.h: 4306: unsigned :2;
[; ;pic18f452.h: 4307: unsigned R :1;
[; ;pic18f452.h: 4308: unsigned :2;
[; ;pic18f452.h: 4309: unsigned D :1;
[; ;pic18f452.h: 4310: };
[; ;pic18f452.h: 4311: struct {
[; ;pic18f452.h: 4312: unsigned :2;
[; ;pic18f452.h: 4313: unsigned READ_WRITE :1;
[; ;pic18f452.h: 4314: unsigned :2;
[; ;pic18f452.h: 4315: unsigned DATA_ADDRESS :1;
[; ;pic18f452.h: 4316: };
[; ;pic18f452.h: 4317: struct {
[; ;pic18f452.h: 4318: unsigned :2;
[; ;pic18f452.h: 4319: unsigned NOT_WRITE :1;
[; ;pic18f452.h: 4320: };
[; ;pic18f452.h: 4321: struct {
[; ;pic18f452.h: 4322: unsigned :5;
[; ;pic18f452.h: 4323: unsigned NOT_ADDRESS :1;
[; ;pic18f452.h: 4324: };
[; ;pic18f452.h: 4325: struct {
[; ;pic18f452.h: 4326: unsigned :2;
[; ;pic18f452.h: 4327: unsigned nWRITE :1;
[; ;pic18f452.h: 4328: unsigned :2;
[; ;pic18f452.h: 4329: unsigned nADDRESS :1;
[; ;pic18f452.h: 4330: };
[; ;pic18f452.h: 4331: struct {
[; ;pic18f452.h: 4332: unsigned :2;
[; ;pic18f452.h: 4333: unsigned nW :1;
[; ;pic18f452.h: 4334: unsigned :2;
[; ;pic18f452.h: 4335: unsigned nA :1;
[; ;pic18f452.h: 4336: };
[; ;pic18f452.h: 4337: struct {
[; ;pic18f452.h: 4338: unsigned :2;
[; ;pic18f452.h: 4339: unsigned R_W :1;
[; ;pic18f452.h: 4340: unsigned :2;
[; ;pic18f452.h: 4341: unsigned D_A :1;
[; ;pic18f452.h: 4342: };
[; ;pic18f452.h: 4343: struct {
[; ;pic18f452.h: 4344: unsigned :5;
[; ;pic18f452.h: 4345: unsigned I2C_DAT :1;
[; ;pic18f452.h: 4346: };
[; ;pic18f452.h: 4347: struct {
[; ;pic18f452.h: 4348: unsigned :5;
[; ;pic18f452.h: 4349: unsigned DA :1;
[; ;pic18f452.h: 4350: };
[; ;pic18f452.h: 4351: struct {
[; ;pic18f452.h: 4352: unsigned :2;
[; ;pic18f452.h: 4353: unsigned RW :1;
[; ;pic18f452.h: 4354: };
[; ;pic18f452.h: 4355: struct {
[; ;pic18f452.h: 4356: unsigned :3;
[; ;pic18f452.h: 4357: unsigned START :1;
[; ;pic18f452.h: 4358: };
[; ;pic18f452.h: 4359: struct {
[; ;pic18f452.h: 4360: unsigned :4;
[; ;pic18f452.h: 4361: unsigned STOP :1;
[; ;pic18f452.h: 4362: };
[; ;pic18f452.h: 4363: struct {
[; ;pic18f452.h: 4364: unsigned :2;
[; ;pic18f452.h: 4365: unsigned NOT_W :1;
[; ;pic18f452.h: 4366: };
[; ;pic18f452.h: 4367: struct {
[; ;pic18f452.h: 4368: unsigned :5;
[; ;pic18f452.h: 4369: unsigned NOT_A :1;
[; ;pic18f452.h: 4370: };
[; ;pic18f452.h: 4371: } SSPSTATbits_t;
[; ;pic18f452.h: 4372: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f452.h: 4541: extern volatile unsigned char SSPADD @ 0xFC8;
"4543
[; ;pic18f452.h: 4543: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f452.h: 4547: extern volatile unsigned char SSPBUF @ 0xFC9;
"4549
[; ;pic18f452.h: 4549: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f452.h: 4553: extern volatile unsigned char T2CON @ 0xFCA;
"4555
[; ;pic18f452.h: 4555: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f452.h: 4558: typedef union {
[; ;pic18f452.h: 4559: struct {
[; ;pic18f452.h: 4560: unsigned T2CKPS :2;
[; ;pic18f452.h: 4561: unsigned TMR2ON :1;
[; ;pic18f452.h: 4562: unsigned TOUTPS :4;
[; ;pic18f452.h: 4563: };
[; ;pic18f452.h: 4564: struct {
[; ;pic18f452.h: 4565: unsigned T2CKPS0 :1;
[; ;pic18f452.h: 4566: unsigned T2CKPS1 :1;
[; ;pic18f452.h: 4567: unsigned :1;
[; ;pic18f452.h: 4568: unsigned TOUTPS0 :1;
[; ;pic18f452.h: 4569: unsigned TOUTPS1 :1;
[; ;pic18f452.h: 4570: unsigned TOUTPS2 :1;
[; ;pic18f452.h: 4571: unsigned TOUTPS3 :1;
[; ;pic18f452.h: 4572: };
[; ;pic18f452.h: 4573: } T2CONbits_t;
[; ;pic18f452.h: 4574: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f452.h: 4623: extern volatile unsigned char PR2 @ 0xFCB;
"4625
[; ;pic18f452.h: 4625: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f452.h: 4628: extern volatile unsigned char MEMCON @ 0xFCB;
"4630
[; ;pic18f452.h: 4630: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f452.h: 4633: typedef union {
[; ;pic18f452.h: 4634: struct {
[; ;pic18f452.h: 4635: unsigned :7;
[; ;pic18f452.h: 4636: unsigned EBDIS :1;
[; ;pic18f452.h: 4637: };
[; ;pic18f452.h: 4638: struct {
[; ;pic18f452.h: 4639: unsigned :4;
[; ;pic18f452.h: 4640: unsigned WAIT0 :1;
[; ;pic18f452.h: 4641: };
[; ;pic18f452.h: 4642: struct {
[; ;pic18f452.h: 4643: unsigned :5;
[; ;pic18f452.h: 4644: unsigned WAIT1 :1;
[; ;pic18f452.h: 4645: };
[; ;pic18f452.h: 4646: struct {
[; ;pic18f452.h: 4647: unsigned WM0 :1;
[; ;pic18f452.h: 4648: };
[; ;pic18f452.h: 4649: struct {
[; ;pic18f452.h: 4650: unsigned :1;
[; ;pic18f452.h: 4651: unsigned WM1 :1;
[; ;pic18f452.h: 4652: };
[; ;pic18f452.h: 4653: } PR2bits_t;
[; ;pic18f452.h: 4654: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f452.h: 4682: typedef union {
[; ;pic18f452.h: 4683: struct {
[; ;pic18f452.h: 4684: unsigned :7;
[; ;pic18f452.h: 4685: unsigned EBDIS :1;
[; ;pic18f452.h: 4686: };
[; ;pic18f452.h: 4687: struct {
[; ;pic18f452.h: 4688: unsigned :4;
[; ;pic18f452.h: 4689: unsigned WAIT0 :1;
[; ;pic18f452.h: 4690: };
[; ;pic18f452.h: 4691: struct {
[; ;pic18f452.h: 4692: unsigned :5;
[; ;pic18f452.h: 4693: unsigned WAIT1 :1;
[; ;pic18f452.h: 4694: };
[; ;pic18f452.h: 4695: struct {
[; ;pic18f452.h: 4696: unsigned WM0 :1;
[; ;pic18f452.h: 4697: };
[; ;pic18f452.h: 4698: struct {
[; ;pic18f452.h: 4699: unsigned :1;
[; ;pic18f452.h: 4700: unsigned WM1 :1;
[; ;pic18f452.h: 4701: };
[; ;pic18f452.h: 4702: } MEMCONbits_t;
[; ;pic18f452.h: 4703: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f452.h: 4732: extern volatile unsigned char TMR2 @ 0xFCC;
"4734
[; ;pic18f452.h: 4734: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f452.h: 4738: extern volatile unsigned char T1CON @ 0xFCD;
"4740
[; ;pic18f452.h: 4740: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f452.h: 4743: typedef union {
[; ;pic18f452.h: 4744: struct {
[; ;pic18f452.h: 4745: unsigned :2;
[; ;pic18f452.h: 4746: unsigned NOT_T1SYNC :1;
[; ;pic18f452.h: 4747: };
[; ;pic18f452.h: 4748: struct {
[; ;pic18f452.h: 4749: unsigned TMR1ON :1;
[; ;pic18f452.h: 4750: unsigned TMR1CS :1;
[; ;pic18f452.h: 4751: unsigned nT1SYNC :1;
[; ;pic18f452.h: 4752: unsigned T1OSCEN :1;
[; ;pic18f452.h: 4753: unsigned T1CKPS :2;
[; ;pic18f452.h: 4754: unsigned :1;
[; ;pic18f452.h: 4755: unsigned RD16 :1;
[; ;pic18f452.h: 4756: };
[; ;pic18f452.h: 4757: struct {
[; ;pic18f452.h: 4758: unsigned :2;
[; ;pic18f452.h: 4759: unsigned T1SYNC :1;
[; ;pic18f452.h: 4760: unsigned :1;
[; ;pic18f452.h: 4761: unsigned T1CKPS0 :1;
[; ;pic18f452.h: 4762: unsigned T1CKPS1 :1;
[; ;pic18f452.h: 4763: };
[; ;pic18f452.h: 4764: struct {
[; ;pic18f452.h: 4765: unsigned :2;
[; ;pic18f452.h: 4766: unsigned T1INSYNC :1;
[; ;pic18f452.h: 4767: };
[; ;pic18f452.h: 4768: struct {
[; ;pic18f452.h: 4769: unsigned :3;
[; ;pic18f452.h: 4770: unsigned SOSCEN :1;
[; ;pic18f452.h: 4771: };
[; ;pic18f452.h: 4772: struct {
[; ;pic18f452.h: 4773: unsigned :7;
[; ;pic18f452.h: 4774: unsigned T1RD16 :1;
[; ;pic18f452.h: 4775: };
[; ;pic18f452.h: 4776: } T1CONbits_t;
[; ;pic18f452.h: 4777: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f452.h: 4846: extern volatile unsigned short TMR1 @ 0xFCE;
"4848
[; ;pic18f452.h: 4848: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f452.h: 4852: extern volatile unsigned char TMR1L @ 0xFCE;
"4854
[; ;pic18f452.h: 4854: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f452.h: 4858: extern volatile unsigned char TMR1H @ 0xFCF;
"4860
[; ;pic18f452.h: 4860: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f452.h: 4864: extern volatile unsigned char RCON @ 0xFD0;
"4866
[; ;pic18f452.h: 4866: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f452.h: 4869: typedef union {
[; ;pic18f452.h: 4870: struct {
[; ;pic18f452.h: 4871: unsigned NOT_BOR :1;
[; ;pic18f452.h: 4872: };
[; ;pic18f452.h: 4873: struct {
[; ;pic18f452.h: 4874: unsigned :1;
[; ;pic18f452.h: 4875: unsigned NOT_POR :1;
[; ;pic18f452.h: 4876: };
[; ;pic18f452.h: 4877: struct {
[; ;pic18f452.h: 4878: unsigned :2;
[; ;pic18f452.h: 4879: unsigned NOT_PD :1;
[; ;pic18f452.h: 4880: };
[; ;pic18f452.h: 4881: struct {
[; ;pic18f452.h: 4882: unsigned :3;
[; ;pic18f452.h: 4883: unsigned NOT_TO :1;
[; ;pic18f452.h: 4884: };
[; ;pic18f452.h: 4885: struct {
[; ;pic18f452.h: 4886: unsigned :4;
[; ;pic18f452.h: 4887: unsigned NOT_RI :1;
[; ;pic18f452.h: 4888: };
[; ;pic18f452.h: 4889: struct {
[; ;pic18f452.h: 4890: unsigned nBOR :1;
[; ;pic18f452.h: 4891: unsigned nPOR :1;
[; ;pic18f452.h: 4892: unsigned nPD :1;
[; ;pic18f452.h: 4893: unsigned nTO :1;
[; ;pic18f452.h: 4894: unsigned nRI :1;
[; ;pic18f452.h: 4895: unsigned :2;
[; ;pic18f452.h: 4896: unsigned IPEN :1;
[; ;pic18f452.h: 4897: };
[; ;pic18f452.h: 4898: struct {
[; ;pic18f452.h: 4899: unsigned :7;
[; ;pic18f452.h: 4900: unsigned NOT_IPEN :1;
[; ;pic18f452.h: 4901: };
[; ;pic18f452.h: 4902: struct {
[; ;pic18f452.h: 4903: unsigned BOR :1;
[; ;pic18f452.h: 4904: unsigned POR :1;
[; ;pic18f452.h: 4905: unsigned PD :1;
[; ;pic18f452.h: 4906: unsigned TO :1;
[; ;pic18f452.h: 4907: unsigned RI :1;
[; ;pic18f452.h: 4908: unsigned :2;
[; ;pic18f452.h: 4909: unsigned nIPEN :1;
[; ;pic18f452.h: 4910: };
[; ;pic18f452.h: 4911: } RCONbits_t;
[; ;pic18f452.h: 4912: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f452.h: 5006: extern volatile unsigned char WDTCON @ 0xFD1;
"5008
[; ;pic18f452.h: 5008: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f452.h: 5011: typedef union {
[; ;pic18f452.h: 5012: struct {
[; ;pic18f452.h: 5013: unsigned SWDTEN :1;
[; ;pic18f452.h: 5014: };
[; ;pic18f452.h: 5015: struct {
[; ;pic18f452.h: 5016: unsigned SWDTE :1;
[; ;pic18f452.h: 5017: };
[; ;pic18f452.h: 5018: } WDTCONbits_t;
[; ;pic18f452.h: 5019: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f452.h: 5033: extern volatile unsigned char LVDCON @ 0xFD2;
"5035
[; ;pic18f452.h: 5035: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f452.h: 5038: typedef union {
[; ;pic18f452.h: 5039: struct {
[; ;pic18f452.h: 5040: unsigned LVDL :4;
[; ;pic18f452.h: 5041: unsigned LVDEN :1;
[; ;pic18f452.h: 5042: unsigned IRVST :1;
[; ;pic18f452.h: 5043: };
[; ;pic18f452.h: 5044: struct {
[; ;pic18f452.h: 5045: unsigned LVDL0 :1;
[; ;pic18f452.h: 5046: unsigned LVDL1 :1;
[; ;pic18f452.h: 5047: unsigned LVDL2 :1;
[; ;pic18f452.h: 5048: unsigned LVDL3 :1;
[; ;pic18f452.h: 5049: };
[; ;pic18f452.h: 5050: } LVDCONbits_t;
[; ;pic18f452.h: 5051: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f452.h: 5090: extern volatile unsigned char OSCCON @ 0xFD3;
"5092
[; ;pic18f452.h: 5092: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f452.h: 5095: typedef union {
[; ;pic18f452.h: 5096: struct {
[; ;pic18f452.h: 5097: unsigned SCS :1;
[; ;pic18f452.h: 5098: };
[; ;pic18f452.h: 5099: } OSCCONbits_t;
[; ;pic18f452.h: 5100: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f452.h: 5109: extern volatile unsigned char T0CON @ 0xFD5;
"5111
[; ;pic18f452.h: 5111: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f452.h: 5114: typedef union {
[; ;pic18f452.h: 5115: struct {
[; ;pic18f452.h: 5116: unsigned T0PS :3;
[; ;pic18f452.h: 5117: unsigned PSA :1;
[; ;pic18f452.h: 5118: unsigned T0SE :1;
[; ;pic18f452.h: 5119: unsigned T0CS :1;
[; ;pic18f452.h: 5120: unsigned T08BIT :1;
[; ;pic18f452.h: 5121: unsigned TMR0ON :1;
[; ;pic18f452.h: 5122: };
[; ;pic18f452.h: 5123: struct {
[; ;pic18f452.h: 5124: unsigned T0PS0 :1;
[; ;pic18f452.h: 5125: unsigned T0PS1 :1;
[; ;pic18f452.h: 5126: unsigned T0PS2 :1;
[; ;pic18f452.h: 5127: };
[; ;pic18f452.h: 5128: } T0CONbits_t;
[; ;pic18f452.h: 5129: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f452.h: 5178: extern volatile unsigned short TMR0 @ 0xFD6;
"5180
[; ;pic18f452.h: 5180: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f452.h: 5184: extern volatile unsigned char TMR0L @ 0xFD6;
"5186
[; ;pic18f452.h: 5186: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f452.h: 5190: extern volatile unsigned char TMR0H @ 0xFD7;
"5192
[; ;pic18f452.h: 5192: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f452.h: 5196: extern volatile unsigned char STATUS @ 0xFD8;
"5198
[; ;pic18f452.h: 5198: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f452.h: 5201: typedef union {
[; ;pic18f452.h: 5202: struct {
[; ;pic18f452.h: 5203: unsigned C :1;
[; ;pic18f452.h: 5204: unsigned DC :1;
[; ;pic18f452.h: 5205: unsigned Z :1;
[; ;pic18f452.h: 5206: unsigned OV :1;
[; ;pic18f452.h: 5207: unsigned N :1;
[; ;pic18f452.h: 5208: };
[; ;pic18f452.h: 5209: struct {
[; ;pic18f452.h: 5210: unsigned CARRY :1;
[; ;pic18f452.h: 5211: };
[; ;pic18f452.h: 5212: struct {
[; ;pic18f452.h: 5213: unsigned :4;
[; ;pic18f452.h: 5214: unsigned NEGATIVE :1;
[; ;pic18f452.h: 5215: };
[; ;pic18f452.h: 5216: struct {
[; ;pic18f452.h: 5217: unsigned :3;
[; ;pic18f452.h: 5218: unsigned OVERFLOW :1;
[; ;pic18f452.h: 5219: };
[; ;pic18f452.h: 5220: struct {
[; ;pic18f452.h: 5221: unsigned :2;
[; ;pic18f452.h: 5222: unsigned ZERO :1;
[; ;pic18f452.h: 5223: };
[; ;pic18f452.h: 5224: } STATUSbits_t;
[; ;pic18f452.h: 5225: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f452.h: 5274: extern volatile unsigned short FSR2 @ 0xFD9;
"5276
[; ;pic18f452.h: 5276: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f452.h: 5280: extern volatile unsigned char FSR2L @ 0xFD9;
"5282
[; ;pic18f452.h: 5282: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f452.h: 5286: extern volatile unsigned char FSR2H @ 0xFDA;
"5288
[; ;pic18f452.h: 5288: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f452.h: 5292: extern volatile unsigned char PLUSW2 @ 0xFDB;
"5294
[; ;pic18f452.h: 5294: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f452.h: 5298: extern volatile unsigned char PREINC2 @ 0xFDC;
"5300
[; ;pic18f452.h: 5300: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f452.h: 5304: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"5306
[; ;pic18f452.h: 5306: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f452.h: 5310: extern volatile unsigned char POSTINC2 @ 0xFDE;
"5312
[; ;pic18f452.h: 5312: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f452.h: 5316: extern volatile unsigned char INDF2 @ 0xFDF;
"5318
[; ;pic18f452.h: 5318: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f452.h: 5322: extern volatile unsigned char BSR @ 0xFE0;
"5324
[; ;pic18f452.h: 5324: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f452.h: 5328: extern volatile unsigned short FSR1 @ 0xFE1;
"5330
[; ;pic18f452.h: 5330: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f452.h: 5334: extern volatile unsigned char FSR1L @ 0xFE1;
"5336
[; ;pic18f452.h: 5336: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f452.h: 5340: extern volatile unsigned char FSR1H @ 0xFE2;
"5342
[; ;pic18f452.h: 5342: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f452.h: 5346: extern volatile unsigned char PLUSW1 @ 0xFE3;
"5348
[; ;pic18f452.h: 5348: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f452.h: 5352: extern volatile unsigned char PREINC1 @ 0xFE4;
"5354
[; ;pic18f452.h: 5354: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f452.h: 5358: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"5360
[; ;pic18f452.h: 5360: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f452.h: 5364: extern volatile unsigned char POSTINC1 @ 0xFE6;
"5366
[; ;pic18f452.h: 5366: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f452.h: 5370: extern volatile unsigned char INDF1 @ 0xFE7;
"5372
[; ;pic18f452.h: 5372: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f452.h: 5376: extern volatile unsigned char WREG @ 0xFE8;
"5378
[; ;pic18f452.h: 5378: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f452.h: 5387: extern volatile unsigned short FSR0 @ 0xFE9;
"5389
[; ;pic18f452.h: 5389: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f452.h: 5393: extern volatile unsigned char FSR0L @ 0xFE9;
"5395
[; ;pic18f452.h: 5395: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f452.h: 5399: extern volatile unsigned char FSR0H @ 0xFEA;
"5401
[; ;pic18f452.h: 5401: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f452.h: 5405: extern volatile unsigned char PLUSW0 @ 0xFEB;
"5407
[; ;pic18f452.h: 5407: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f452.h: 5411: extern volatile unsigned char PREINC0 @ 0xFEC;
"5413
[; ;pic18f452.h: 5413: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f452.h: 5417: extern volatile unsigned char POSTDEC0 @ 0xFED;
"5419
[; ;pic18f452.h: 5419: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f452.h: 5423: extern volatile unsigned char POSTINC0 @ 0xFEE;
"5425
[; ;pic18f452.h: 5425: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f452.h: 5429: extern volatile unsigned char INDF0 @ 0xFEF;
"5431
[; ;pic18f452.h: 5431: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f452.h: 5435: extern volatile unsigned char INTCON3 @ 0xFF0;
"5437
[; ;pic18f452.h: 5437: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f452.h: 5440: typedef union {
[; ;pic18f452.h: 5441: struct {
[; ;pic18f452.h: 5442: unsigned INT1IF :1;
[; ;pic18f452.h: 5443: unsigned INT2IF :1;
[; ;pic18f452.h: 5444: unsigned :1;
[; ;pic18f452.h: 5445: unsigned INT1IE :1;
[; ;pic18f452.h: 5446: unsigned INT2IE :1;
[; ;pic18f452.h: 5447: unsigned :1;
[; ;pic18f452.h: 5448: unsigned INT1IP :1;
[; ;pic18f452.h: 5449: unsigned INT2IP :1;
[; ;pic18f452.h: 5450: };
[; ;pic18f452.h: 5451: struct {
[; ;pic18f452.h: 5452: unsigned INT1F :1;
[; ;pic18f452.h: 5453: unsigned INT2F :1;
[; ;pic18f452.h: 5454: unsigned :1;
[; ;pic18f452.h: 5455: unsigned INT1E :1;
[; ;pic18f452.h: 5456: unsigned INT2E :1;
[; ;pic18f452.h: 5457: unsigned :1;
[; ;pic18f452.h: 5458: unsigned INT1P :1;
[; ;pic18f452.h: 5459: unsigned INT2P :1;
[; ;pic18f452.h: 5460: };
[; ;pic18f452.h: 5461: } INTCON3bits_t;
[; ;pic18f452.h: 5462: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f452.h: 5526: extern volatile unsigned char INTCON2 @ 0xFF1;
"5528
[; ;pic18f452.h: 5528: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f452.h: 5531: typedef union {
[; ;pic18f452.h: 5532: struct {
[; ;pic18f452.h: 5533: unsigned :7;
[; ;pic18f452.h: 5534: unsigned NOT_RBPU :1;
[; ;pic18f452.h: 5535: };
[; ;pic18f452.h: 5536: struct {
[; ;pic18f452.h: 5537: unsigned RBIP :1;
[; ;pic18f452.h: 5538: unsigned :1;
[; ;pic18f452.h: 5539: unsigned TMR0IP :1;
[; ;pic18f452.h: 5540: unsigned :1;
[; ;pic18f452.h: 5541: unsigned INTEDG2 :1;
[; ;pic18f452.h: 5542: unsigned INTEDG1 :1;
[; ;pic18f452.h: 5543: unsigned INTEDG0 :1;
[; ;pic18f452.h: 5544: unsigned nRBPU :1;
[; ;pic18f452.h: 5545: };
[; ;pic18f452.h: 5546: struct {
[; ;pic18f452.h: 5547: unsigned :2;
[; ;pic18f452.h: 5548: unsigned T0IP :1;
[; ;pic18f452.h: 5549: unsigned :4;
[; ;pic18f452.h: 5550: unsigned RBPU :1;
[; ;pic18f452.h: 5551: };
[; ;pic18f452.h: 5552: } INTCON2bits_t;
[; ;pic18f452.h: 5553: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f452.h: 5602: extern volatile unsigned char INTCON @ 0xFF2;
"5604
[; ;pic18f452.h: 5604: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f452.h: 5607: extern volatile unsigned char INTCON1 @ 0xFF2;
"5609
[; ;pic18f452.h: 5609: asm("INTCON1 equ 0FF2h");
[; <" INTCON1 equ 0FF2h ;# ">
[; ;pic18f452.h: 5612: typedef union {
[; ;pic18f452.h: 5613: struct {
[; ;pic18f452.h: 5614: unsigned RBIF :1;
[; ;pic18f452.h: 5615: unsigned INT0IF :1;
[; ;pic18f452.h: 5616: unsigned TMR0IF :1;
[; ;pic18f452.h: 5617: unsigned RBIE :1;
[; ;pic18f452.h: 5618: unsigned INT0IE :1;
[; ;pic18f452.h: 5619: unsigned TMR0IE :1;
[; ;pic18f452.h: 5620: unsigned PEIE_GIEL :1;
[; ;pic18f452.h: 5621: unsigned GIE_GIEH :1;
[; ;pic18f452.h: 5622: };
[; ;pic18f452.h: 5623: struct {
[; ;pic18f452.h: 5624: unsigned RBIF :1;
[; ;pic18f452.h: 5625: unsigned INT0IF :1;
[; ;pic18f452.h: 5626: unsigned TMR0IF :1;
[; ;pic18f452.h: 5627: unsigned RBIE :1;
[; ;pic18f452.h: 5628: unsigned INT0IE :1;
[; ;pic18f452.h: 5629: unsigned TMR0IE :1;
[; ;pic18f452.h: 5630: unsigned PEIE :1;
[; ;pic18f452.h: 5631: unsigned GIE :1;
[; ;pic18f452.h: 5632: };
[; ;pic18f452.h: 5633: struct {
[; ;pic18f452.h: 5634: unsigned RBIF :1;
[; ;pic18f452.h: 5635: unsigned INT0IF :1;
[; ;pic18f452.h: 5636: unsigned TMR0IF :1;
[; ;pic18f452.h: 5637: unsigned RBIE :1;
[; ;pic18f452.h: 5638: unsigned INT0IE :1;
[; ;pic18f452.h: 5639: unsigned TMR0IE :1;
[; ;pic18f452.h: 5640: unsigned GIEL :1;
[; ;pic18f452.h: 5641: unsigned GIEH :1;
[; ;pic18f452.h: 5642: };
[; ;pic18f452.h: 5643: struct {
[; ;pic18f452.h: 5644: unsigned :1;
[; ;pic18f452.h: 5645: unsigned INT0F :1;
[; ;pic18f452.h: 5646: unsigned T0IF :1;
[; ;pic18f452.h: 5647: unsigned :1;
[; ;pic18f452.h: 5648: unsigned INT0E :1;
[; ;pic18f452.h: 5649: unsigned T0IE :1;
[; ;pic18f452.h: 5650: unsigned PEIE :1;
[; ;pic18f452.h: 5651: unsigned GIE :1;
[; ;pic18f452.h: 5652: };
[; ;pic18f452.h: 5653: struct {
[; ;pic18f452.h: 5654: unsigned :6;
[; ;pic18f452.h: 5655: unsigned GIEL :1;
[; ;pic18f452.h: 5656: unsigned GIEH :1;
[; ;pic18f452.h: 5657: };
[; ;pic18f452.h: 5658: } INTCONbits_t;
[; ;pic18f452.h: 5659: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f452.h: 5742: typedef union {
[; ;pic18f452.h: 5743: struct {
[; ;pic18f452.h: 5744: unsigned RBIF :1;
[; ;pic18f452.h: 5745: unsigned INT0IF :1;
[; ;pic18f452.h: 5746: unsigned TMR0IF :1;
[; ;pic18f452.h: 5747: unsigned RBIE :1;
[; ;pic18f452.h: 5748: unsigned INT0IE :1;
[; ;pic18f452.h: 5749: unsigned TMR0IE :1;
[; ;pic18f452.h: 5750: unsigned PEIE_GIEL :1;
[; ;pic18f452.h: 5751: unsigned GIE_GIEH :1;
[; ;pic18f452.h: 5752: };
[; ;pic18f452.h: 5753: struct {
[; ;pic18f452.h: 5754: unsigned RBIF :1;
[; ;pic18f452.h: 5755: unsigned INT0IF :1;
[; ;pic18f452.h: 5756: unsigned TMR0IF :1;
[; ;pic18f452.h: 5757: unsigned RBIE :1;
[; ;pic18f452.h: 5758: unsigned INT0IE :1;
[; ;pic18f452.h: 5759: unsigned TMR0IE :1;
[; ;pic18f452.h: 5760: unsigned PEIE :1;
[; ;pic18f452.h: 5761: unsigned GIE :1;
[; ;pic18f452.h: 5762: };
[; ;pic18f452.h: 5763: struct {
[; ;pic18f452.h: 5764: unsigned RBIF :1;
[; ;pic18f452.h: 5765: unsigned INT0IF :1;
[; ;pic18f452.h: 5766: unsigned TMR0IF :1;
[; ;pic18f452.h: 5767: unsigned RBIE :1;
[; ;pic18f452.h: 5768: unsigned INT0IE :1;
[; ;pic18f452.h: 5769: unsigned TMR0IE :1;
[; ;pic18f452.h: 5770: unsigned GIEL :1;
[; ;pic18f452.h: 5771: unsigned GIEH :1;
[; ;pic18f452.h: 5772: };
[; ;pic18f452.h: 5773: struct {
[; ;pic18f452.h: 5774: unsigned :1;
[; ;pic18f452.h: 5775: unsigned INT0F :1;
[; ;pic18f452.h: 5776: unsigned T0IF :1;
[; ;pic18f452.h: 5777: unsigned :1;
[; ;pic18f452.h: 5778: unsigned INT0E :1;
[; ;pic18f452.h: 5779: unsigned T0IE :1;
[; ;pic18f452.h: 5780: unsigned PEIE :1;
[; ;pic18f452.h: 5781: unsigned GIE :1;
[; ;pic18f452.h: 5782: };
[; ;pic18f452.h: 5783: struct {
[; ;pic18f452.h: 5784: unsigned :6;
[; ;pic18f452.h: 5785: unsigned GIEL :1;
[; ;pic18f452.h: 5786: unsigned GIEH :1;
[; ;pic18f452.h: 5787: };
[; ;pic18f452.h: 5788: } INTCON1bits_t;
[; ;pic18f452.h: 5789: extern volatile INTCON1bits_t INTCON1bits @ 0xFF2;
[; ;pic18f452.h: 5873: extern volatile unsigned short PROD @ 0xFF3;
"5875
[; ;pic18f452.h: 5875: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f452.h: 5879: extern volatile unsigned char PRODL @ 0xFF3;
"5881
[; ;pic18f452.h: 5881: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f452.h: 5885: extern volatile unsigned char PRODH @ 0xFF4;
"5887
[; ;pic18f452.h: 5887: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f452.h: 5891: extern volatile unsigned char TABLAT @ 0xFF5;
"5893
[; ;pic18f452.h: 5893: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f452.h: 5898: extern volatile unsigned short long TBLPTR @ 0xFF6;
"5901
[; ;pic18f452.h: 5901: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f452.h: 5905: extern volatile unsigned char TBLPTRL @ 0xFF6;
"5907
[; ;pic18f452.h: 5907: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f452.h: 5911: extern volatile unsigned char TBLPTRH @ 0xFF7;
"5913
[; ;pic18f452.h: 5913: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f452.h: 5917: extern volatile unsigned char TBLPTRU @ 0xFF8;
"5919
[; ;pic18f452.h: 5919: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f452.h: 5924: extern volatile unsigned short long PCLAT @ 0xFF9;
"5927
[; ;pic18f452.h: 5927: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f452.h: 5931: extern volatile unsigned short long PC @ 0xFF9;
"5934
[; ;pic18f452.h: 5934: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f452.h: 5938: extern volatile unsigned char PCL @ 0xFF9;
"5940
[; ;pic18f452.h: 5940: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f452.h: 5944: extern volatile unsigned char PCLATH @ 0xFFA;
"5946
[; ;pic18f452.h: 5946: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f452.h: 5950: extern volatile unsigned char PCLATU @ 0xFFB;
"5952
[; ;pic18f452.h: 5952: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f452.h: 5956: extern volatile unsigned char STKPTR @ 0xFFC;
"5958
[; ;pic18f452.h: 5958: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f452.h: 5961: typedef union {
[; ;pic18f452.h: 5962: struct {
[; ;pic18f452.h: 5963: unsigned STKPTR :5;
[; ;pic18f452.h: 5964: unsigned :1;
[; ;pic18f452.h: 5965: unsigned STKUNF :1;
[; ;pic18f452.h: 5966: unsigned STKFUL :1;
[; ;pic18f452.h: 5967: };
[; ;pic18f452.h: 5968: struct {
[; ;pic18f452.h: 5969: unsigned STKPTR0 :1;
[; ;pic18f452.h: 5970: unsigned STKPTR1 :1;
[; ;pic18f452.h: 5971: unsigned STKPTR2 :1;
[; ;pic18f452.h: 5972: unsigned STKPTR3 :1;
[; ;pic18f452.h: 5973: unsigned STKPTR4 :1;
[; ;pic18f452.h: 5974: unsigned :2;
[; ;pic18f452.h: 5975: unsigned STKOVF :1;
[; ;pic18f452.h: 5976: };
[; ;pic18f452.h: 5977: struct {
[; ;pic18f452.h: 5978: unsigned SP0 :1;
[; ;pic18f452.h: 5979: unsigned SP1 :1;
[; ;pic18f452.h: 5980: unsigned SP2 :1;
[; ;pic18f452.h: 5981: unsigned SP3 :1;
[; ;pic18f452.h: 5982: unsigned SP4 :1;
[; ;pic18f452.h: 5983: };
[; ;pic18f452.h: 5984: } STKPTRbits_t;
[; ;pic18f452.h: 5985: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f452.h: 6060: extern volatile unsigned short long TOS @ 0xFFD;
"6063
[; ;pic18f452.h: 6063: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f452.h: 6067: extern volatile unsigned char TOSL @ 0xFFD;
"6069
[; ;pic18f452.h: 6069: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f452.h: 6073: extern volatile unsigned char TOSH @ 0xFFE;
"6075
[; ;pic18f452.h: 6075: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f452.h: 6079: extern volatile unsigned char TOSU @ 0xFFF;
"6081
[; ;pic18f452.h: 6081: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f452.h: 6091: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f452.h: 6093: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f452.h: 6095: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f452.h: 6097: extern volatile __bit ADCAL @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f452.h: 6099: extern volatile __bit ADCS0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f452.h: 6101: extern volatile __bit ADCS1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f452.h: 6103: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f452.h: 6105: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f452.h: 6107: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f452.h: 6109: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f452.h: 6111: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f452.h: 6113: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f452.h: 6115: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f452.h: 6117: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 6119: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f452.h: 6121: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 6123: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 6125: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6127: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6129: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 6131: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6133: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f452.h: 6135: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f452.h: 6137: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f452.h: 6139: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f452.h: 6141: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 6143: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f452.h: 6145: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f452.h: 6147: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f452.h: 6149: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 6151: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6153: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f452.h: 6155: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f452.h: 6157: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f452.h: 6159: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f452.h: 6161: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f452.h: 6163: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f452.h: 6165: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f452.h: 6167: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f452.h: 6169: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f452.h: 6171: extern volatile __bit CCP2A @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 6173: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f452.h: 6175: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f452.h: 6177: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f452.h: 6179: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f452.h: 6181: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f452.h: 6183: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f452.h: 6185: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f452.h: 6187: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f452.h: 6189: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 6191: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f452.h: 6193: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 6195: extern volatile __bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f452.h: 6197: extern volatile __bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f452.h: 6199: extern volatile __bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f452.h: 6201: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f452.h: 6203: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f452.h: 6205: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f452.h: 6207: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f452.h: 6209: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f452.h: 6211: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f452.h: 6213: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 6215: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f452.h: 6217: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f452.h: 6219: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 6221: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f452.h: 6223: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6225: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f452.h: 6227: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f452.h: 6229: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6231: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6233: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f452.h: 6235: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f452.h: 6237: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f452.h: 6239: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f452.h: 6241: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 6243: extern volatile __bit DCCPX @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 6245: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6247: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 6249: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6251: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6253: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6255: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f452.h: 6257: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f452.h: 6259: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f452.h: 6261: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f452.h: 6263: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f452.h: 6265: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f452.h: 6267: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f452.h: 6269: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f452.h: 6271: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f452.h: 6273: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 6275: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 6277: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 6279: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 6281: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6283: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6285: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6287: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6289: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6291: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6293: extern volatile __bit I2C_DATA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6295: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6297: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f452.h: 6299: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f452.h: 6301: extern volatile __bit IBF @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f452.h: 6303: extern volatile __bit IBOV @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f452.h: 6305: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f452.h: 6307: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f452.h: 6309: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f452.h: 6311: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f452.h: 6313: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f452.h: 6315: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f452.h: 6317: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f452.h: 6319: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f452.h: 6321: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f452.h: 6323: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f452.h: 6325: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f452.h: 6327: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f452.h: 6329: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f452.h: 6331: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f452.h: 6333: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f452.h: 6335: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f452.h: 6337: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f452.h: 6339: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f452.h: 6341: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f452.h: 6343: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f452.h: 6345: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f452.h: 6347: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f452.h: 6349: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 6351: extern volatile __bit IRVST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f452.h: 6353: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f452.h: 6355: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f452.h: 6357: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f452.h: 6359: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f452.h: 6361: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f452.h: 6363: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f452.h: 6365: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f452.h: 6367: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f452.h: 6369: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f452.h: 6371: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f452.h: 6373: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f452.h: 6375: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f452.h: 6377: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f452.h: 6379: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f452.h: 6381: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f452.h: 6383: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f452.h: 6385: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f452.h: 6387: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f452.h: 6389: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f452.h: 6391: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f452.h: 6393: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f452.h: 6395: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f452.h: 6397: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f452.h: 6399: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f452.h: 6401: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f452.h: 6403: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f452.h: 6405: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f452.h: 6407: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f452.h: 6409: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f452.h: 6411: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f452.h: 6413: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f452.h: 6415: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f452.h: 6417: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f452.h: 6419: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f452.h: 6421: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f452.h: 6423: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f452.h: 6425: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f452.h: 6427: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f452.h: 6429: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f452.h: 6431: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f452.h: 6433: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f452.h: 6435: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f452.h: 6437: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f452.h: 6439: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f452.h: 6441: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f452.h: 6443: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f452.h: 6445: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f452.h: 6447: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f452.h: 6449: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f452.h: 6451: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f452.h: 6453: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f452.h: 6455: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f452.h: 6457: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f452.h: 6459: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f452.h: 6461: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f452.h: 6463: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f452.h: 6465: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f452.h: 6467: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f452.h: 6469: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f452.h: 6471: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f452.h: 6473: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f452.h: 6475: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f452.h: 6477: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f452.h: 6479: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f452.h: 6481: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f452.h: 6483: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f452.h: 6485: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f452.h: 6487: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f452.h: 6489: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f452.h: 6491: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f452.h: 6493: extern volatile __bit LE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f452.h: 6495: extern volatile __bit LE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f452.h: 6497: extern volatile __bit LE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f452.h: 6499: extern volatile __bit LE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f452.h: 6501: extern volatile __bit LE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f452.h: 6503: extern volatile __bit LVDEN @ (((unsigned) &LVDCON)*8) + 4;
[; ;pic18f452.h: 6505: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f452.h: 6507: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f452.h: 6509: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6511: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f452.h: 6513: extern volatile __bit LVDL0 @ (((unsigned) &LVDCON)*8) + 0;
[; ;pic18f452.h: 6515: extern volatile __bit LVDL1 @ (((unsigned) &LVDCON)*8) + 1;
[; ;pic18f452.h: 6517: extern volatile __bit LVDL2 @ (((unsigned) &LVDCON)*8) + 2;
[; ;pic18f452.h: 6519: extern volatile __bit LVDL3 @ (((unsigned) &LVDCON)*8) + 3;
[; ;pic18f452.h: 6521: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f452.h: 6523: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6525: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6527: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 6529: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6531: extern volatile __bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 6533: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 6535: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 6537: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 6539: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6541: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 6543: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 6545: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 6547: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 6549: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 6551: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6553: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6555: extern volatile __bit OBF @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f452.h: 6557: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f452.h: 6559: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 6561: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f452.h: 6563: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f452.h: 6565: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 6567: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 6569: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f452.h: 6571: extern volatile __bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f452.h: 6573: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6575: extern volatile __bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f452.h: 6577: extern volatile __bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f452.h: 6579: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 6581: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f452.h: 6583: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f452.h: 6585: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f452.h: 6587: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f452.h: 6589: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f452.h: 6591: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 6593: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6595: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 6597: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 6599: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f452.h: 6601: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f452.h: 6603: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f452.h: 6605: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f452.h: 6607: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 6609: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f452.h: 6611: extern volatile __bit PSP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f452.h: 6613: extern volatile __bit PSP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f452.h: 6615: extern volatile __bit PSP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f452.h: 6617: extern volatile __bit PSP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f452.h: 6619: extern volatile __bit PSP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f452.h: 6621: extern volatile __bit PSP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f452.h: 6623: extern volatile __bit PSP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f452.h: 6625: extern volatile __bit PSP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 6627: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f452.h: 6629: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f452.h: 6631: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f452.h: 6633: extern volatile __bit PSPMODE @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f452.h: 6635: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 6637: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f452.h: 6639: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 6641: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 6643: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f452.h: 6645: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6647: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 6649: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f452.h: 6651: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f452.h: 6653: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f452.h: 6655: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f452.h: 6657: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 6659: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f452.h: 6661: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f452.h: 6663: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f452.h: 6665: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f452.h: 6667: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f452.h: 6669: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f452.h: 6671: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f452.h: 6673: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 6675: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 6677: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 6679: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f452.h: 6681: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f452.h: 6683: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f452.h: 6685: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 6687: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 6689: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 6691: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f452.h: 6693: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 6695: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 6697: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6699: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6701: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f452.h: 6703: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f452.h: 6705: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f452.h: 6707: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f452.h: 6709: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f452.h: 6711: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f452.h: 6713: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f452.h: 6715: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f452.h: 6717: extern volatile __bit __attribute__((__deprecated__)) RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f452.h: 6719: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f452.h: 6721: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f452.h: 6723: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f452.h: 6725: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f452.h: 6727: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f452.h: 6729: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f452.h: 6731: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 6733: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6735: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6737: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 6739: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6741: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f452.h: 6743: extern volatile __bit RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f452.h: 6745: extern volatile __bit RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f452.h: 6747: extern volatile __bit RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f452.h: 6749: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f452.h: 6751: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6753: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 6755: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f452.h: 6757: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f452.h: 6759: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6761: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 6763: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6765: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f452.h: 6767: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6769: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6771: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6773: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 6775: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 6777: extern volatile __bit SCS @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f452.h: 6779: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 6781: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 6783: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f452.h: 6785: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f452.h: 6787: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f452.h: 6789: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f452.h: 6791: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f452.h: 6793: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f452.h: 6795: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f452.h: 6797: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f452.h: 6799: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f452.h: 6801: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f452.h: 6803: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f452.h: 6805: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f452.h: 6807: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f452.h: 6809: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6811: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 6813: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f452.h: 6815: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f452.h: 6817: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f452.h: 6819: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f452.h: 6821: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f452.h: 6823: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f452.h: 6825: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f452.h: 6827: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f452.h: 6829: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f452.h: 6831: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f452.h: 6833: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f452.h: 6835: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f452.h: 6837: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f452.h: 6839: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f452.h: 6841: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f452.h: 6843: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f452.h: 6845: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f452.h: 6847: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f452.h: 6849: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f452.h: 6851: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f452.h: 6853: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f452.h: 6855: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f452.h: 6857: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f452.h: 6859: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f452.h: 6861: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f452.h: 6863: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f452.h: 6865: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f452.h: 6867: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f452.h: 6869: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f452.h: 6871: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f452.h: 6873: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f452.h: 6875: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f452.h: 6877: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f452.h: 6879: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 6881: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f452.h: 6883: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f452.h: 6885: extern volatile __bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 6887: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f452.h: 6889: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 6891: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 6893: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f452.h: 6895: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 6897: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f452.h: 6899: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f452.h: 6901: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f452.h: 6903: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f452.h: 6905: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f452.h: 6907: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f452.h: 6909: extern volatile __bit T3INSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 6911: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f452.h: 6913: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 6915: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f452.h: 6917: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f452.h: 6919: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f452.h: 6921: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f452.h: 6923: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f452.h: 6925: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f452.h: 6927: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f452.h: 6929: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f452.h: 6931: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f452.h: 6933: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f452.h: 6935: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f452.h: 6937: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f452.h: 6939: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f452.h: 6941: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f452.h: 6943: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f452.h: 6945: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f452.h: 6947: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f452.h: 6949: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f452.h: 6951: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 6953: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f452.h: 6955: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f452.h: 6957: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f452.h: 6959: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f452.h: 6961: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f452.h: 6963: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f452.h: 6965: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f452.h: 6967: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f452.h: 6969: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f452.h: 6971: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f452.h: 6973: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f452.h: 6975: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f452.h: 6977: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f452.h: 6979: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f452.h: 6981: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f452.h: 6983: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f452.h: 6985: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f452.h: 6987: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f452.h: 6989: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f452.h: 6991: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f452.h: 6993: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f452.h: 6995: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f452.h: 6997: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f452.h: 6999: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f452.h: 7001: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f452.h: 7003: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f452.h: 7005: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f452.h: 7007: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f452.h: 7009: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f452.h: 7011: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f452.h: 7013: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f452.h: 7015: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f452.h: 7017: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f452.h: 7019: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f452.h: 7021: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f452.h: 7023: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f452.h: 7025: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f452.h: 7027: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f452.h: 7029: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f452.h: 7031: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f452.h: 7033: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 7035: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f452.h: 7037: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f452.h: 7039: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f452.h: 7041: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 7043: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 7045: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 7047: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 7049: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 7051: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 7053: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f452.h: 7055: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f452.h: 7057: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f452.h: 7059: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f452.h: 7061: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f452.h: 7063: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f452.h: 7065: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 7067: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 7069: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 7071: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f452.h: 7073: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f452.h: 7075: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f452.h: 7077: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f452.h: 7079: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f452.h: 7081: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f452.h: 7083: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 7085: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f452.h: 7087: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f452.h: 7089: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f452.h: 7091: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 7093: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 7095: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 7097: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 7099: extern volatile __bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 7101: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 7103: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 7105: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 7107: extern volatile __bit nRC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 7109: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 7111: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 7113: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 7115: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 7117: extern volatile __bit nTX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 7119: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 7121: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;stdio.h: 8: typedef int ptrdiff_t;
[; ;stdio.h: 9: typedef unsigned size_t;
[; ;stdio.h: 10: typedef unsigned short wchar_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 23: extern int errno;
[; ;stdio.h: 54: struct __prbuf
[; ;stdio.h: 55: {
[; ;stdio.h: 56: char * ptr;
[; ;stdio.h: 57: void (* func)(char);
[; ;stdio.h: 58: };
[; ;conio.h: 17: extern int errno;
[; ;conio.h: 20: extern void init_uart(void);
[; ;conio.h: 22: extern char getch(void);
[; ;conio.h: 23: extern char getche(void);
[; ;conio.h: 24: extern void putch(char);
[; ;conio.h: 25: extern void ungetch(char);
[; ;conio.h: 27: extern __bit kbhit(void);
[; ;conio.h: 31: extern char * cgets(char *);
[; ;conio.h: 32: extern void cputs(const char *);
[; ;stdio.h: 99: extern int cprintf(char *, ...);
[; ;stdio.h: 104: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 194: extern char * gets(char *);
[; ;stdio.h: 195: extern int puts(const char *);
[; ;stdio.h: 196: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 197: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 198: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 199: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 200: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 201: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 205: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 206: extern int printf(const char *, ...);
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: int rem;
[; ;stdlib.h: 29: int quot;
[; ;stdlib.h: 30: } div_t;
[; ;stdlib.h: 31: typedef struct {
[; ;stdlib.h: 32: unsigned rem;
[; ;stdlib.h: 33: unsigned quot;
[; ;stdlib.h: 34: } udiv_t;
[; ;stdlib.h: 35: typedef struct {
[; ;stdlib.h: 36: long quot;
[; ;stdlib.h: 37: long rem;
[; ;stdlib.h: 38: } ldiv_t;
[; ;stdlib.h: 39: typedef struct {
[; ;stdlib.h: 40: unsigned long quot;
[; ;stdlib.h: 41: unsigned long rem;
[; ;stdlib.h: 42: } uldiv_t;
[; ;stdlib.h: 65: extern double atof(const char *);
[; ;stdlib.h: 66: extern double strtod(const char *, const char **);
[; ;stdlib.h: 67: extern int atoi(const char *);
[; ;stdlib.h: 68: extern unsigned xtoi(const char *);
[; ;stdlib.h: 69: extern long atol(const char *);
[; ;stdlib.h: 70: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 72: extern int rand(void);
[; ;stdlib.h: 73: extern void srand(unsigned int);
[; ;stdlib.h: 74: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 75: extern div_t div(int numer, int denom);
[; ;stdlib.h: 76: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 77: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 78: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 79: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 80: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 81: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 82: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 87: extern void * malloc(size_t);
[; ;stdlib.h: 88: extern void free(void *);
[; ;stdlib.h: 89: extern void * realloc(void *, size_t);
[; ;stdlib.h: 91: extern void abort(void);
[; ;stdlib.h: 92: extern void exit(int);
[; ;stdlib.h: 93: extern int atexit(void (*)(void));
[; ;stdlib.h: 94: extern char * getenv(const char *);
[; ;stdlib.h: 95: extern char ** environ;
[; ;stdlib.h: 96: extern int system(char *);
[; ;stdlib.h: 97: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 98: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 99: extern int abs(int);
[; ;stdlib.h: 100: extern long labs(long);
[; ;stdlib.h: 103: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 104: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 109: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 110: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 112: extern char * ftoa(float f, int * status);
[; ;utils.h: 15: char * DecToStr (unsigned char value, char * result);
[; ;utils.h: 16: char HexToAscii(unsigned char Value);
"5 include\micro.h
[v _Version `Cuc ~T0 @X0 -> 0 `x e ]
[i _Version
:U ..
-> 48 `c
-> 48 `c
-> 48 `c
-> 57 `c
-> 0 `c
..
]
[; ;micro.h: 5: const char Version[] = "0009";
[; ;micro.h: 24: typedef struct StructState{
[; ;micro.h: 25: unsigned Armed :1;
[; ;micro.h: 26: unsigned Go :1;
[; ;micro.h: 27: unsigned Stop :1;
[; ;micro.h: 28: unsigned End :1;
[; ;micro.h: 29: }StruState;
[; ;micro.h: 31: typedef struct StructMod{
[; ;micro.h: 32: unsigned P_0 :1;
[; ;micro.h: 33: unsigned P_00 :1;
[; ;micro.h: 34: }StruMode;
[; ;micro.h: 36: typedef struct StructMicro {
[; ;micro.h: 37: unsigned short Time;
[; ;micro.h: 38: unsigned char Phase;
[; ;micro.h: 39: unsigned char Step;
[; ;micro.h: 40: union {
[; ;micro.h: 41: unsigned char State;
[; ;micro.h: 42: struct StructState Stat;
[; ;micro.h: 43: };
[; ;micro.h: 44: union {
[; ;micro.h: 45: unsigned char Mods;
[; ;micro.h: 46: struct StructMod Mod;
[; ;micro.h: 47: };
[; ;micro.h: 48: }struMicro;
"50
[v _Micro `S329 ~T0 @X0 1 e ]
[; ;micro.h: 50: struMicro Micro;
[; ;micro.h: 52: void micro_config_rs (void);
[; ;micro.h: 53: void micro_config (void);
[; ;micro.h: 54: void micro_wait (void);
[; ;micro.h: 63: extern void __nop(void);
[; ;analog.h: 15: unsigned short ana_read (unsigned char ANx);
[; ;hardware.h: 15: void hw_config(void);
[; ;eeprom.h: 4: unsigned char eeprom_read (unsigned char Address);
[; ;eeprom.h: 5: void eeprom_write (unsigned char Data, unsigned char Address);
[; ;eeprom.h: 8: void eeprom_read_array (unsigned char *pData, unsigned char Address, unsigned char NbData);
[; ;eeprom.h: 9: void eeprom_write_array (unsigned char *pData, unsigned char Address, unsigned char NbData);
"20 include\timer.h
[v _Cptms `Vus ~T0 @X0 1 e ]
[; ;timer.h: 20: volatile unsigned short Cptms;
[; ;timer.h: 25: void delay_ms (unsigned short TimeToWait);
[; ;timer.h: 26: void delay_s (unsigned short TimeToWait);
[; ;bouton.h: 4: typedef enum Boutons {Bp_On, Bp_IdTest, Comu_Test, Bp_Start, Bp_Max};
[; ;bouton.h: 6: typedef struct StructBouton{
[; ;bouton.h: 7: unsigned short Time;
[; ;bouton.h: 8: unsigned Memo :1;
[; ;bouton.h: 9: unsigned State :1;
[; ;bouton.h: 10: unsigned Change :1;
[; ;bouton.h: 11: }struBouton;
"13 include\bouton.h
[v _Bouton `S332 ~T0 @X0 . `E3044 4 e ]
[; ;bouton.h: 13: struBouton Bouton[Bp_Max];
[; ;bouton.h: 15: void bouton_init (void);
[; ;bouton.h: 16: void bouton_refresh (void);
[; ;config.h: 9: typedef struct StructConfig {
[; ;config.h: 10: unsigned char Data[(32 * 3 + 5)];
[; ;config.h: 11: volatile unsigned char Index;
[; ;config.h: 12: volatile unsigned short Time1;
[; ;config.h: 13: unsigned short Time2;
[; ;config.h: 14: unsigned IsLong :1;
[; ;config.h: 15: }struConfig;
"17 include\config.h
[v _Cf `S333 ~T0 @X0 1 e ]
[; ;config.h: 17: struConfig Cf;
[; ;config.h: 19: unsigned char cf_check (void);
[; ;config.h: 20: void cf_check_and_display (void);
[; ;config.h: 21: void cf_rcv (void);
"27 include\ecran.h
[v _Blank `Cuc ~T0 @X0 -> 0 `x e ]
[i _Blank
:U ..
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 0 `c
..
]
[; ;ecran.h: 27: const char Blank[] = "    ";
"28
[v _ErreurTir `Cuc ~T0 @X0 -> 0 `x e ]
[i _ErreurTir
:U ..
-> 69 `c
-> 95 `c
-> 116 `c
-> 32 `c
-> 0 `c
..
]
[; ;ecran.h: 28: const char ErreurTir[] = "E_t ";
"29
[v _Armed `Cuc ~T0 @X0 -> 0 `x e ]
[i _Armed
:U ..
-> 45 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 0 `c
..
]
[; ;ecran.h: 29: const char Armed[] = "-   ";
"30
[v _PrintTest `uc ~T0 @X0 -> 0 `x e ]
[i _PrintTest
:U ..
-> 51 `c
-> 52 `c
-> 53 `c
-> 54 `c
-> 0 `c
..
]
[; ;ecran.h: 30: char PrintTest[] = "3456";
[; ;ecran.h: 32: typedef struct StructEcran{
[; ;ecran.h: 33: char Digit[4];
[; ;ecran.h: 34: char *Digits;
[; ;ecran.h: 36: unsigned char Dot[4];
[; ;ecran.h: 37: unsigned char Index;
[; ;ecran.h: 38: unsigned char Cpt;
[; ;ecran.h: 39: unsigned char tRate;
[; ;ecran.h: 40: unsigned short Time;
[; ;ecran.h: 41: unsigned char Solid;
[; ;ecran.h: 42: }struEcran;
"44
[v _Ecran `S334 ~T0 @X0 1 e ]
[; ;ecran.h: 44: struEcran Ecran;
[; ;ecran.h: 46: void ecran_print_one_char (unsigned char Digit, char Character);
[; ;ecran.h: 47: void ecran_print_num (unsigned char Num);
[; ;ecran.h: 48: void ecran_wait (void);
[; ;ecran.h: 49: void ecran_blank (void);
[; ;ecran.h: 50: void ecran_refresh (void);
[; ;register.h: 12: typedef struct StructRelay{
[; ;register.h: 16: unsigned char State[4];
[; ;register.h: 17: }struRegister;
"19 include\register.h
[v _Register `S335 ~T0 @X0 1 e ]
[; ;register.h: 19: struRegister Register;
[; ;register.h: 21: void register_write (unsigned char Output);
[; ;register.h: 22: void register_refresh (void);
[; ;test.h: 27: typedef struct StructTest{
[; ;test.h: 28: unsigned char Step;
[; ;test.h: 29: unsigned char Cpt;
[; ;test.h: 30: unsigned short Time;
[; ;test.h: 31: float U_Alim;
[; ;test.h: 32: float U_Infla;
[; ;test.h: 33: float Test1;
[; ;test.h: 34: float Test2;
[; ;test.h: 35: float Test3;
[; ;test.h: 36: float Test4;
[; ;test.h: 37: float Test5;
[; ;test.h: 38: float Test6;
[; ;test.h: 39: float Test7;
[; ;test.h: 40: }struTest;
"42 include\test.h
[v _Test `S336 ~T0 @X0 1 e ]
[; ;test.h: 42: struTest Test;
[; ;test.h: 44: void check_comutest(unsigned char State);
[; ;test.h: 45: unsigned char check_program_0 (void);
[; ;test.h: 46: void check_idtest (void);
[; ;test.h: 47: void check_bpon (void);
[; ;test.h: 48: unsigned char test_process (void);
[; ;armement.h: 12: typedef struct StructArm{
[; ;armement.h: 13: unsigned char Step;
[; ;armement.h: 14: unsigned char Cpt;
[; ;armement.h: 15: unsigned short Time;
[; ;armement.h: 16: float U_Alim_1A;
[; ;armement.h: 17: }struArm;
"19 include\armement.h
[v _Arm `S337 ~T0 @X0 1 e ]
[; ;armement.h: 19: struArm Arm;
[; ;armement.h: 21: void armement_process (void);
"21 include\feu.h
[v _Decompte `Vuc ~T0 @X0 1 e ]
[; ;feu.h: 21: volatile unsigned char Decompte;
"22
[v _Cpt1Sur20s `Vus ~T0 @X0 1 e ]
[; ;feu.h: 22: volatile unsigned short Cpt1Sur20s;
[; ;feu.h: 25: typedef struct StructFeu{
[; ;feu.h: 26: unsigned char Step;
[; ;feu.h: 27: unsigned char Cpt;
[; ;feu.h: 28: unsigned char Decompte;
[; ;feu.h: 29: unsigned short SavedTime;
[; ;feu.h: 30: unsigned short TimeToFire;
[; ;feu.h: 31: unsigned short Time;
[; ;feu.h: 32: unsigned short TimeStart;
[; ;feu.h: 33: unsigned char LastOutput;
[; ;feu.h: 34: unsigned char NextOutput;
[; ;feu.h: 35: unsigned CanStopStart :1;
[; ;feu.h: 36: unsigned SaveTime :1;
[; ;feu.h: 37: }struFeu;
"39
[v _Feu `S338 ~T0 @X0 1 e ]
[; ;feu.h: 39: struFeu Feu;
[; ;feu.h: 41: void feu_check_bp (void);
[; ;feu.h: 42: void feu_process (void);
[; ;feedback.h: 16: typedef struct StructFeedback {
[; ;feedback.h: 17: unsigned short Period;
[; ;feedback.h: 18: unsigned char Pulse;
[; ;feedback.h: 19: unsigned char State;
[; ;feedback.h: 20: unsigned char Step;
[; ;feedback.h: 21: }struFeedback;
"23 include\feedback.h
[v _Feedback `S339 ~T0 @X0 1 e ]
[; ;feedback.h: 23: struFeedback Feedback;
"3 ecran.c
[v _ecran_raz_digit `(v ~T0 @X0 1 sf ]
"4
{
[; ;ecran.c: 3: static void ecran_raz_digit (void)
[; ;ecran.c: 4: {
[e :U _ecran_raz_digit ]
[f ]
[; ;ecran.c: 5: PORTD = 0;
"5
[e = _PORTD -> -> 0 `i `uc ]
[; ;ecran.c: 6: PORTC &= 0xF0;
"6
[e =& _PORTC -> -> 240 `i `uc ]
[; ;ecran.c: 7: }
"7
[e :UE 340 ]
}
"9
[v _ecran_digit `(v ~T0 @X0 1 sf1`uc ]
"10
{
[; ;ecran.c: 9: static void ecran_digit (char Char)
[; ;ecran.c: 10: {
[e :U _ecran_digit ]
"9
[v _Char `uc ~T0 @X0 1 r1 ]
"10
[f ]
[; ;ecran.c: 11: switch (Char)
"11
[e $U 343  ]
[; ;ecran.c: 12: {
"12
{
[; ;ecran.c: 13: case ' ': PORTD = 0x00; break;
"13
[e :U 344 ]
[e = _PORTD -> -> 0 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 14: case 'A': PORTD = 0xB7; break;
"14
[e :U 345 ]
[e = _PORTD -> -> 183 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 15: case 'B': PORTD = 0xF2; break;
"15
[e :U 346 ]
[e = _PORTD -> -> 242 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 16: case 'C': PORTD = 0xD0; break;
"16
[e :U 347 ]
[e = _PORTD -> -> 208 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 17: case 'D': PORTD = 0xF1; break;
"17
[e :U 348 ]
[e = _PORTD -> -> 241 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 18: case 'E': PORTD = 0xD6; break;
"18
[e :U 349 ]
[e = _PORTD -> -> 214 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 19: case 'F': PORTD = 0x96; break;
"19
[e :U 350 ]
[e = _PORTD -> -> 150 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 20: case 'P': PORTD = 0x97; break;
"20
[e :U 351 ]
[e = _PORTD -> -> 151 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 21: case 'b': PORTD = 0xF2; break;
"21
[e :U 352 ]
[e = _PORTD -> -> 242 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 22: case 'c': PORTD = 0xD0; break;
"22
[e :U 353 ]
[e = _PORTD -> -> 208 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 23: case 'd': PORTD = 0xF1; break;
"23
[e :U 354 ]
[e = _PORTD -> -> 241 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 24: case 'S': PORTD = 0x76; break;
"24
[e :U 355 ]
[e = _PORTD -> -> 118 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 25: case 't': PORTD = 0xD2; break;
"25
[e :U 356 ]
[e = _PORTD -> -> 210 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 26: case '_': PORTD = 0x40; break;
"26
[e :U 357 ]
[e = _PORTD -> -> 64 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 27: case '-': PORTD = 0x10; break;
"27
[e :U 358 ]
[e = _PORTD -> -> 16 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 28: case '0': PORTD = 0xE7; break;
"28
[e :U 359 ]
[e = _PORTD -> -> 231 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 29: case '1': PORTD = 0x21; break;
"29
[e :U 360 ]
[e = _PORTD -> -> 33 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 30: case '2': PORTD = 0xD5; break;
"30
[e :U 361 ]
[e = _PORTD -> -> 213 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 31: case '3': PORTD = 0x75; break;
"31
[e :U 362 ]
[e = _PORTD -> -> 117 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 32: case '4': PORTD = 0x33; break;
"32
[e :U 363 ]
[e = _PORTD -> -> 51 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 33: case '5': PORTD = 0x76; break;
"33
[e :U 364 ]
[e = _PORTD -> -> 118 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 34: case '6': PORTD = 0xF6; break;
"34
[e :U 365 ]
[e = _PORTD -> -> 246 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 35: case '7': PORTD = 0x25; break;
"35
[e :U 366 ]
[e = _PORTD -> -> 37 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 36: case '8': PORTD = 0xF7; break;
"36
[e :U 367 ]
[e = _PORTD -> -> 247 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 37: case '9': PORTD = 0x77; break;
"37
[e :U 368 ]
[e = _PORTD -> -> 119 `i `uc ]
[e $U 342  ]
[; ;ecran.c: 38: default: break;
"38
[e :U 369 ]
[e $U 342  ]
"39
}
[; ;ecran.c: 39: }
[e $U 342  ]
"11
[e :U 343 ]
[e [\ _Char , $ -> -> 32 `ui `uc 344
 , $ -> -> 65 `ui `uc 345
 , $ -> -> 66 `ui `uc 346
 , $ -> -> 67 `ui `uc 347
 , $ -> -> 68 `ui `uc 348
 , $ -> -> 69 `ui `uc 349
 , $ -> -> 70 `ui `uc 350
 , $ -> -> 80 `ui `uc 351
 , $ -> -> 98 `ui `uc 352
 , $ -> -> 99 `ui `uc 353
 , $ -> -> 100 `ui `uc 354
 , $ -> -> 83 `ui `uc 355
 , $ -> -> 116 `ui `uc 356
 , $ -> -> 95 `ui `uc 357
 , $ -> -> 45 `ui `uc 358
 , $ -> -> 48 `ui `uc 359
 , $ -> -> 49 `ui `uc 360
 , $ -> -> 50 `ui `uc 361
 , $ -> -> 51 `ui `uc 362
 , $ -> -> 52 `ui `uc 363
 , $ -> -> 53 `ui `uc 364
 , $ -> -> 54 `ui `uc 365
 , $ -> -> 55 `ui `uc 366
 , $ -> -> 56 `ui `uc 367
 , $ -> -> 57 `ui `uc 368
 369 ]
"39
[e :U 342 ]
[; ;ecran.c: 40: }
"40
[e :UE 341 ]
}
"42
[v _ecran_dot `(v ~T0 @X0 1 sf1`uc ]
"43
{
[; ;ecran.c: 42: static void ecran_dot (unsigned char Dot)
[; ;ecran.c: 43: {
[e :U _ecran_dot ]
"42
[v _Dot `uc ~T0 @X0 1 r1 ]
"43
[f ]
[; ;ecran.c: 44: if (Dot == 1)
"44
[e $ ! == -> _Dot `i -> 1 `i 371  ]
[; ;ecran.c: 45: {
"45
{
[; ;ecran.c: 46: PORTD |= 0x08;
"46
[e =| _PORTD -> -> 8 `i `uc ]
"47
}
[e :U 371 ]
[; ;ecran.c: 47: }
[; ;ecran.c: 48: }
"48
[e :UE 370 ]
}
"50
[v _ecran_print_one_char `(v ~T0 @X0 1 ef2`uc`uc ]
"51
{
[; ;ecran.c: 50: void ecran_print_one_char (unsigned char Digit, char Character)
[; ;ecran.c: 51: {
[e :U _ecran_print_one_char ]
"50
[v _Digit `uc ~T0 @X0 1 r1 ]
[v _Character `uc ~T0 @X0 1 r2 ]
"51
[f ]
[; ;ecran.c: 52: ecran_raz_digit();
"52
[e ( _ecran_raz_digit ..  ]
[; ;ecran.c: 54: ecran_digit(Character);
"54
[e ( _ecran_digit (1 _Character ]
[; ;ecran.c: 56: switch (Digit)
"56
[e $U 374  ]
[; ;ecran.c: 57: {
"57
{
[; ;ecran.c: 58: case 0: PORTCbits.RC1 = 1; break;
"58
[e :U 375 ]
[e = . . _PORTCbits 0 1 -> -> 1 `i `uc ]
[e $U 373  ]
[; ;ecran.c: 59: case 1: PORTCbits.RC2 = 1; break;
"59
[e :U 376 ]
[e = . . _PORTCbits 0 2 -> -> 1 `i `uc ]
[e $U 373  ]
[; ;ecran.c: 60: case 2: PORTCbits.RC3 = 1; break;
"60
[e :U 377 ]
[e = . . _PORTCbits 0 3 -> -> 1 `i `uc ]
[e $U 373  ]
[; ;ecran.c: 61: case 3: PORTCbits.RC0 = 1; break;
"61
[e :U 378 ]
[e = . . _PORTCbits 0 0 -> -> 1 `i `uc ]
[e $U 373  ]
[; ;ecran.c: 62: default: break;
"62
[e :U 379 ]
[e $U 373  ]
"63
}
[; ;ecran.c: 63: }
[e $U 373  ]
"56
[e :U 374 ]
[e [\ _Digit , $ -> -> 0 `i `uc 375
 , $ -> -> 1 `i `uc 376
 , $ -> -> 2 `i `uc 377
 , $ -> -> 3 `i `uc 378
 379 ]
"63
[e :U 373 ]
[; ;ecran.c: 64: }
"64
[e :UE 372 ]
}
"66
[v _ecran_print_num `(v ~T0 @X0 1 ef1`uc ]
"67
{
[; ;ecran.c: 66: void ecran_print_num (unsigned char Num)
[; ;ecran.c: 67: {
[e :U _ecran_print_num ]
"66
[v _Num `uc ~T0 @X0 1 r1 ]
"67
[f ]
"68
[v _tempStr `*uc ~T0 @X0 1 a ]
[; ;ecran.c: 68: char * tempStr;
[; ;ecran.c: 70: tempStr = PrintTest;
"70
[e = _tempStr &U _PrintTest ]
[; ;ecran.c: 72: tempStr = DecToStr(Num, tempStr);
"72
[e = _tempStr ( _DecToStr (2 , _Num _tempStr ]
[; ;ecran.c: 74: Ecran.Digit[0] = ' ';
"74
[e = *U + &U . _Ecran 0 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _Ecran 0 `ui `ux -> -> 32 `ui `uc ]
[; ;ecran.c: 75: Ecran.Digit[1] = ' ';
"75
[e = *U + &U . _Ecran 0 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _Ecran 0 `ui `ux -> -> 32 `ui `uc ]
[; ;ecran.c: 77: if (Num < 10)
"77
[e $ ! < -> _Num `i -> 10 `i 381  ]
[; ;ecran.c: 78: {
"78
{
[; ;ecran.c: 79: Ecran.Digit[3] = tempStr[0];
"79
[e = *U + &U . _Ecran 0 * -> -> -> 3 `i `ui `ux -> -> # *U &U . _Ecran 0 `ui `ux *U + _tempStr * -> -> 0 `i `x -> -> # *U _tempStr `i `x ]
[; ;ecran.c: 80: Ecran.Digit[2] = '0';
"80
[e = *U + &U . _Ecran 0 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _Ecran 0 `ui `ux -> -> 48 `ui `uc ]
"81
}
[; ;ecran.c: 81: }
[e $U 382  ]
"82
[e :U 381 ]
[; ;ecran.c: 82: else
[; ;ecran.c: 83: {
"83
{
[; ;ecran.c: 84: Ecran.Digit[3] = tempStr[1];
"84
[e = *U + &U . _Ecran 0 * -> -> -> 3 `i `ui `ux -> -> # *U &U . _Ecran 0 `ui `ux *U + _tempStr * -> -> 1 `i `x -> -> # *U _tempStr `i `x ]
[; ;ecran.c: 85: Ecran.Digit[2] = tempStr[0];
"85
[e = *U + &U . _Ecran 0 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _Ecran 0 `ui `ux *U + _tempStr * -> -> 0 `i `x -> -> # *U _tempStr `i `x ]
"86
}
[e :U 382 ]
[; ;ecran.c: 86: }
[; ;ecran.c: 88: Ecran.Digits = Ecran.Digit;
"88
[e = . _Ecran 1 &U . _Ecran 0 ]
[; ;ecran.c: 89: }
"89
[e :UE 380 ]
}
"91
[v _ecran_wait `(v ~T0 @X0 1 ef ]
"92
{
[; ;ecran.c: 91: void ecran_wait (void)
[; ;ecran.c: 92: {
[e :U _ecran_wait ]
[f ]
[; ;ecran.c: 94: ecran_raz_digit();
"94
[e ( _ecran_raz_digit ..  ]
[; ;ecran.c: 96: ecran_dot(1);
"96
[e ( _ecran_dot (1 -> -> 1 `i `uc ]
[; ;ecran.c: 98: PORTCbits.RC2 = 1;
"98
[e = . . _PORTCbits 0 2 -> -> 1 `i `uc ]
[; ;ecran.c: 100: Ecran.Solid = 1;
"100
[e = . _Ecran 7 -> -> 1 `i `uc ]
[; ;ecran.c: 101: }
"101
[e :UE 383 ]
}
"103
[v _ecran_blank `(v ~T0 @X0 1 ef ]
"104
{
[; ;ecran.c: 103: void ecran_blank (void)
[; ;ecran.c: 104: {
[e :U _ecran_blank ]
[f ]
[; ;ecran.c: 106: Ecran.Digits = (char *) Blank;
"106
[e = . _Ecran 1 -> &U _Blank `*uc ]
[; ;ecran.c: 108: Ecran.Dot[0] = 0;
"108
[e = *U + &U . _Ecran 2 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _Ecran 2 `ui `ux -> -> 0 `i `uc ]
[; ;ecran.c: 109: Ecran.Dot[1] = 0;
"109
[e = *U + &U . _Ecran 2 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _Ecran 2 `ui `ux -> -> 0 `i `uc ]
[; ;ecran.c: 110: Ecran.Dot[2] = 0;
"110
[e = *U + &U . _Ecran 2 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _Ecran 2 `ui `ux -> -> 0 `i `uc ]
[; ;ecran.c: 111: Ecran.Dot[3] = 0;
"111
[e = *U + &U . _Ecran 2 * -> -> -> 3 `i `ui `ux -> -> # *U &U . _Ecran 2 `ui `ux -> -> 0 `i `uc ]
[; ;ecran.c: 113: Ecran.Solid = 0;
"113
[e = . _Ecran 7 -> -> 0 `i `uc ]
[; ;ecran.c: 114: }
"114
[e :UE 384 ]
}
"116
[v _ecran_refresh `(v ~T0 @X0 1 ef ]
"117
{
[; ;ecran.c: 116: void ecran_refresh (void)
[; ;ecran.c: 117: {
[e :U _ecran_refresh ]
[f ]
[; ;ecran.c: 118: if ( (Ecran.Solid == 0)
[; ;ecran.c: 119: && ((++ Ecran.Cpt) <= Ecran.tRate))
"119
[e $ ! && == -> . _Ecran 7 `i -> 0 `i <= -> =+ . _Ecran 4 -> -> 1 `i `uc `i -> . _Ecran 5 `i 386  ]
[; ;ecran.c: 120: {
"120
{
[; ;ecran.c: 121: ecran_print_one_char(Ecran.Index, Ecran.Digits[Ecran.Index]);
"121
[e ( _ecran_print_one_char (2 , . _Ecran 3 *U + . _Ecran 1 * -> . _Ecran 3 `ux -> -> # *U . _Ecran 1 `ui `ux ]
[; ;ecran.c: 123: ecran_dot(Ecran.Dot[Ecran.Index]);
"123
[e ( _ecran_dot (1 *U + &U . _Ecran 2 * -> . _Ecran 3 `ux -> -> # *U &U . _Ecran 2 `ui `ux ]
[; ;ecran.c: 125: if (++ Ecran.Index > 3) {Ecran.Index = 0;}
"125
[e $ ! > -> =+ . _Ecran 3 -> -> 1 `i `uc `i -> 3 `i 387  ]
{
[e = . _Ecran 3 -> -> 0 `i `uc ]
}
[e :U 387 ]
"126
}
[e :U 386 ]
[; ;ecran.c: 126: }
[; ;ecran.c: 127: }
"127
[e :UE 385 ]
}
