{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 19:28:35 2022 " "Info: Processing started: Thu Mar 31 19:28:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fetch_system -c fetch_system " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fetch_system -c fetch_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_system.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fetch_system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_system " "Info: Found entity 1: fetch_system" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "fetch_system " "Info: Elaborating entity \"fetch_system\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexer2_1.bdf 1 1 " "Warning: Using design file multiplexer2_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2_1 " "Info: Found entity 1: multiplexer2_1" {  } { { "multiplexer2_1.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/multiplexer2_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2_1 multiplexer2_1:inst2 " "Info: Elaborating entity \"multiplexer2_1\" for hierarchy \"multiplexer2_1:inst2\"" {  } { { "fetch_system.bdf" "inst2" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 176 800 896 528 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register8_with_clrn.bdf 1 1 " "Warning: Using design file register8_with_clrn.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register8_with_clrn " "Info: Found entity 1: register8_with_clrn" {  } { { "register8_with_clrn.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/register8_with_clrn.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8_with_clrn register8_with_clrn:inst1 " "Info: Elaborating entity \"register8_with_clrn\" for hierarchy \"register8_with_clrn:inst1\"" {  } { { "fetch_system.bdf" "inst1" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 392 312 408 616 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "counter_with_set_256.bdf 1 1 " "Warning: Using design file counter_with_set_256.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_with_set_256 " "Info: Found entity 1: counter_with_set_256" {  } { { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_256.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_with_set_256 counter_with_set_256:inst " "Info: Elaborating entity \"counter_with_set_256\" for hierarchy \"counter_with_set_256:inst\"" {  } { { "fetch_system.bdf" "inst" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 80 312 408 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "counter_with_set_16.bdf 1 1 " "Warning: Using design file counter_with_set_16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_with_set_16 " "Info: Found entity 1: counter_with_set_16" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_with_set_16 counter_with_set_256:inst\|counter_with_set_16:inst " "Info: Elaborating entity \"counter_with_set_16\" for hierarchy \"counter_with_set_256:inst\|counter_with_set_16:inst\"" {  } { { "counter_with_set_256.bdf" "inst" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_256.bdf" { { 48 408 504 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register8_with_clrn_tri.bdf 1 1 " "Warning: Using design file register8_with_clrn_tri.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register8_with_clrn_tri " "Info: Found entity 1: register8_with_clrn_tri" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/register8_with_clrn_tri.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8_with_clrn_tri register8_with_clrn_tri:inst3 " "Info: Elaborating entity \"register8_with_clrn_tri\" for hierarchy \"register8_with_clrn_tri:inst3\"" {  } { { "fetch_system.bdf" "inst3" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 728 320 416 952 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "RAMD5 " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"RAMD5\" is moved to its source" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 784 1256 1432 800 "RAMD5" "" } } } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "RAMD3 " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"RAMD3\" is moved to its source" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 816 1256 1432 832 "RAMD3" "" } } } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 0}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~_emulated counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~latch " "Warning (13310): Register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst\" is converted into an equivalent circuit using register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~_emulated\" and latch \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~latch " "Warning (13310): Register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6\" is converted into an equivalent circuit using register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\" and latch \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4 counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~latch " "Warning (13310): Register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4\" is converted into an equivalent circuit using register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated\" and latch \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2 counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~latch " "Warning (13310): Register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2\" is converted into an equivalent circuit using register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated\" and latch \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~latch " "Warning (13310): Register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst\" is converted into an equivalent circuit using register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated\" and latch \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6 counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~latch " "Warning (13310): Register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6\" is converted into an equivalent circuit using register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated\" and latch \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4 counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~latch " "Warning (13310): Register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4\" is converted into an equivalent circuit using register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated\" and latch \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2 counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~latch " "Warning (13310): Register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2\" is converted into an equivalent circuit using register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated\" and latch \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "register8_with_clrn_tri:inst3\|inst3 " "Warning: Node \"register8_with_clrn_tri:inst3\|inst3\"" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/register8_with_clrn_tri.bdf" { { 504 528 576 536 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_NODE_NAME" "register8_with_clrn_tri:inst3\|inst5 " "Warning: Node \"register8_with_clrn_tri:inst3\|inst5\"" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/register8_with_clrn_tri.bdf" { { 760 528 576 792 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Info: Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Info: Implemented 71 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 19:28:35 2022 " "Info: Processing ended: Thu Mar 31 19:28:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 19:28:36 2022 " "Info: Processing started: Thu Mar 31 19:28:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fetch_system -c fetch_system " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fetch_system -c fetch_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "fetch_system EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"fetch_system\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 48 " "Warning: No exact pin location assignment(s) for 11 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uRD " "Info: Pin uRD not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { uRD } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -472 432 608 -456 "uRD" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WRO " "Info: Pin WRO not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { WRO } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 1200 400 576 1216 "WRO" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WRO } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMA0 " "Info: Pin ROMA0 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ROMA0 } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -248 408 584 -232 "ROMA0" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMA0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMA7 " "Info: Pin ROMA7 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ROMA7 } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -360 408 584 -344 "ROMA7" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMA7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMA6 " "Info: Pin ROMA6 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ROMA6 } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -344 408 584 -328 "ROMA6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMA6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMA5 " "Info: Pin ROMA5 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ROMA5 } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -328 408 584 -312 "ROMA5" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMA5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMA4 " "Info: Pin ROMA4 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ROMA4 } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -312 408 584 -296 "ROMA4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMA4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMA3 " "Info: Pin ROMA3 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ROMA3 } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -296 408 584 -280 "ROMA3" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMA3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMA2 " "Info: Pin ROMA2 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ROMA2 } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -280 408 584 -264 "ROMA2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMA2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROMA1 " "Info: Pin ROMA1 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ROMA1 } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -264 408 584 -248 "ROMA1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMA1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WRI " "Info: Pin WRI not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { WRI } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 1200 -112 56 1216 "WRI" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WRI } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst25  " "Info: Automatically promoted node inst25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 400 40 104 448 "inst25" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst25 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst27  " "Info: Automatically promoted node inst27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 752 40 104 800 "inst27" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst27 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 1 10 0 " "Info: Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 1 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 19 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 33 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 20 16 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.196 ns register register " "Info: Estimated most critical path is register to register delay of 3.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 1 REG LAB_X9_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y11; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.615 ns) 1.561 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LAB_X9_Y10 2 " "Info: 2: + IC(0.946 ns) + CELL(0.615 ns) = 1.561 ns; Loc. = LAB_X9_Y10; Fanout = 2; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.650 ns) 3.088 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LAB_X9_Y11 1 " "Info: 3: + IC(0.877 ns) + CELL(0.650 ns) = 3.088 ns; Loc. = LAB_X9_Y11; Fanout = 1; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.196 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 4 REG LAB_X9_Y11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.196 ns; Loc. = LAB_X9_Y11; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 42.96 % ) " "Info: Total cell delay = 1.373 ns ( 42.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.823 ns ( 57.04 % ) " "Info: Total interconnect delay = 1.823 ns ( 57.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.196 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y10 X10_Y19 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y10 to location X10_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD7 0 " "Info: Pin \"RAMD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD6 0 " "Info: Pin \"RAMD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD5 0 " "Info: Pin \"RAMD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD4 0 " "Info: Pin \"RAMD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD3 0 " "Info: Pin \"RAMD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD2 0 " "Info: Pin \"RAMD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD1 0 " "Info: Pin \"RAMD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMD0 0 " "Info: Pin \"RAMD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA6 0 " "Info: Pin \"RAMA6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA5 0 " "Info: Pin \"RAMA5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA4 0 " "Info: Pin \"RAMA4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA3 0 " "Info: Pin \"RAMA3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA2 0 " "Info: Pin \"RAMA2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA1 0 " "Info: Pin \"RAMA1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA0 0 " "Info: Pin \"RAMA0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMA7 0 " "Info: Pin \"RAMA7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDO 0 " "Info: Pin \"RDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WRO 0 " "Info: Pin \"WRO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA0 0 " "Info: Pin \"ROMA0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA7 0 " "Info: Pin \"ROMA7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA6 0 " "Info: Pin \"ROMA6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA5 0 " "Info: Pin \"ROMA5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA4 0 " "Info: Pin \"ROMA4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA3 0 " "Info: Pin \"ROMA3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA2 0 " "Info: Pin \"ROMA2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMA1 0 " "Info: Pin \"ROMA1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Warning: Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RAMD5 a permanently enabled " "Info: Pin RAMD5 has a permanently enabled output enable" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { RAMD5 } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD5" } } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 784 1256 1432 800 "RAMD5" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RAMD3 a permanently enabled " "Info: Pin RAMD3 has a permanently enabled output enable" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { RAMD3 } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD3" } } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 816 1256 1432 832 "RAMD3" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RAMD5 GND " "Info: Pin RAMD5 has GND driving its datain port" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { RAMD5 } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD5" } } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 784 1256 1432 800 "RAMD5" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RAMD3 GND " "Info: Pin RAMD3 has GND driving its datain port" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { RAMD3 } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD3" } } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 816 1256 1432 832 "RAMD3" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "EN_MBR " "Info: Following pins have the same output enable: EN_MBR" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD7 3.3-V LVTTL " "Info: Type bi-directional pin RAMD7 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { RAMD7 } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD7" } } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 752 1256 1432 768 "RAMD7" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD6 3.3-V LVTTL " "Info: Type bi-directional pin RAMD6 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { RAMD6 } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD6" } } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 768 1256 1432 784 "RAMD6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD4 3.3-V LVTTL " "Info: Type bi-directional pin RAMD4 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { RAMD4 } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD4" } } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 800 1256 1432 816 "RAMD4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD2 3.3-V LVTTL " "Info: Type bi-directional pin RAMD2 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { RAMD2 } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD2" } } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 832 1256 1432 848 "RAMD2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD1 3.3-V LVTTL " "Info: Type bi-directional pin RAMD1 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { RAMD1 } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD1" } } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 848 1256 1432 864 "RAMD1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMD0 3.3-V LVTTL " "Info: Type bi-directional pin RAMD0 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { RAMD0 } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMD0" } } } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 864 1256 1432 880 "RAMD0" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMD0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 19:28:38 2022 " "Info: Processing ended: Thu Mar 31 19:28:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 19:28:39 2022 " "Info: Processing started: Thu Mar 31 19:28:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fetch_system -c fetch_system " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off fetch_system -c fetch_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 19:28:39 2022 " "Info: Processing ended: Thu Mar 31 19:28:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 19:28:40 2022 " "Info: Processing started: Thu Mar 31 19:28:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fetch_system -c fetch_system --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fetch_system -c fetch_system --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~latch " "Warning: Node \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~latch " "Warning: Node \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~latch " "Warning: Node \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~latch " "Warning: Node \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~latch " "Warning: Node \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~latch " "Warning: Node \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~latch " "Warning: Node \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~latch " "Warning: Node \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PCCP " "Info: Assuming node \"PCCP\" is an undefined clock" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 272 -128 40 288 "PCCP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PCCP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -96 -248 -80 -80 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "MARCP " "Info: Assuming node \"MARCP\" is an undefined clock" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 424 -128 40 440 "MARCP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "MARCP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "MBRCP " "Info: Assuming node \"MBRCP\" is an undefined clock" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 776 -128 40 792 "MBRCP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "MBRCP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ROMDFF " "Info: Assuming node \"ROMDFF\" is an undefined clock" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -232 144 312 -216 "ROMDFF" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROMDFF" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ROMI5 " "Info: Assuming node \"ROMI5\" is an undefined clock" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -328 144 312 -312 "ROMI5" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROMI5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ROMI4 " "Info: Assuming node \"ROMI4\" is an undefined clock" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -312 144 312 -296 "ROMI4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROMI4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ROMI1 " "Info: Assuming node \"ROMI1\" is an undefined clock" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -264 144 312 -248 "ROMI1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROMI1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ROMCLRN " "Info: Assuming node \"ROMCLRN\" is an undefined clock" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -216 144 312 -200 "ROMCLRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROMCLRN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ROMI0 " "Info: Assuming node \"ROMI0\" is an undefined clock" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -248 144 312 -232 "ROMI0" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROMI0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ROMI2 " "Info: Assuming node \"ROMI2\" is an undefined clock" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -280 144 312 -264 "ROMI2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROMI2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ROMI3 " "Info: Assuming node \"ROMI3\" is an undefined clock" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -296 144 312 -280 "ROMI3" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROMI3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ROMI6 " "Info: Assuming node \"ROMI6\" is an undefined clock" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -344 144 312 -328 "ROMI6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROMI6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "38 " "Warning: Found 38 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~latch " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~latch " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~latch " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~latch " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~latch " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~latch " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~latch " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst13 " "Info: Detected gated clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst13\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst14 " "Info: Detected gated clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst14\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst15 " "Info: Detected gated clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst15\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 984 1032 200 "inst15" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst8 " "Info: Detected gated clock \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst8\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst13 " "Info: Detected gated clock \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst13\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst14 " "Info: Detected gated clock \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst14\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst8 " "Info: Detected gated clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst8\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst27 " "Info: Detected gated clock \"inst27\" as buffer" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 752 40 104 800 "inst27" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 400 40 104 448 "inst25" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst26 " "Info: Detected gated clock \"inst26\" as buffer" {  } { { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 248 40 104 296 "inst26" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst\|counter_with_set_16:inst1\|inst " "Info: Detected ripple clock \"counter_with_set_256:inst\|counter_with_set_16:inst1\|inst\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst\|counter_with_set_16:inst1\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst\|counter_with_set_16:inst1\|inst2 " "Info: Detected ripple clock \"counter_with_set_256:inst\|counter_with_set_16:inst1\|inst2\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst\|counter_with_set_16:inst1\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst\|counter_with_set_16:inst1\|inst4 " "Info: Detected ripple clock \"counter_with_set_256:inst\|counter_with_set_16:inst1\|inst4\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst\|counter_with_set_16:inst1\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst\|counter_with_set_16:inst1\|inst6 " "Info: Detected ripple clock \"counter_with_set_256:inst\|counter_with_set_16:inst1\|inst6\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst\|counter_with_set_16:inst1\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst\|counter_with_set_16:inst\|inst " "Info: Detected ripple clock \"counter_with_set_256:inst\|counter_with_set_16:inst\|inst\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst\|counter_with_set_16:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst\|counter_with_set_16:inst\|inst2 " "Info: Detected ripple clock \"counter_with_set_256:inst\|counter_with_set_16:inst\|inst2\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst\|counter_with_set_16:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst\|counter_with_set_16:inst\|inst4 " "Info: Detected ripple clock \"counter_with_set_256:inst\|counter_with_set_16:inst\|inst4\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst\|counter_with_set_16:inst\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "PCCP register register counter_with_set_256:inst\|counter_with_set_16:inst\|inst4 counter_with_set_256:inst\|counter_with_set_16:inst\|inst4 360.1 MHz Internal " "Info: Clock \"PCCP\" Internal fmax is restricted to 360.1 MHz between source register \"counter_with_set_256:inst\|counter_with_set_16:inst\|inst4\" and destination register \"counter_with_set_256:inst\|counter_with_set_16:inst\|inst4\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Longest register register " "Info: + Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst\|counter_with_set_16:inst\|inst4 1 REG LCFF_X25_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y17_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst\|counter_with_set_16:inst\|inst4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst|counter_with_set_16:inst|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns counter_with_set_256:inst\|counter_with_set_16:inst\|inst4~2 2 COMB LCCOMB_X25_Y17_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X25_Y17_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst\|counter_with_set_16:inst\|inst4~2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { counter_with_set_256:inst|counter_with_set_16:inst|inst4 counter_with_set_256:inst|counter_with_set_16:inst|inst4~2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns counter_with_set_256:inst\|counter_with_set_16:inst\|inst4 3 REG LCFF_X25_Y17_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X25_Y17_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst\|counter_with_set_16:inst\|inst4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst|counter_with_set_16:inst|inst4~2 counter_with_set_256:inst|counter_with_set_16:inst|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { counter_with_set_256:inst|counter_with_set_16:inst|inst4 counter_with_set_256:inst|counter_with_set_16:inst|inst4~2 counter_with_set_256:inst|counter_with_set_16:inst|inst4 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { counter_with_set_256:inst|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst|counter_with_set_16:inst|inst4~2 {} counter_with_set_256:inst|counter_with_set_16:inst|inst4 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PCCP destination 17.797 ns + Shortest register " "Info: + Shortest clock path from clock \"PCCP\" to destination register is 17.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns PCCP 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'PCCP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCCP } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 272 -128 40 288 "PCCP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.597 ns) + CELL(0.206 ns) 3.777 ns inst26 2 COMB LCCOMB_X9_Y10_N4 1 " "Info: 2: + IC(2.597 ns) + CELL(0.206 ns) = 3.777 ns; Loc. = LCCOMB_X9_Y10_N4; Fanout = 1; COMB Node = 'inst26'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { PCCP inst26 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 248 40 104 296 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.970 ns) 6.562 ns counter_with_set_256:inst\|counter_with_set_16:inst1\|inst 3 REG LCFF_X7_Y18_N25 3 " "Info: 3: + IC(1.815 ns) + CELL(0.970 ns) = 6.562 ns; Loc. = LCFF_X7_Y18_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst\|counter_with_set_16:inst1\|inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { inst26 counter_with_set_256:inst|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.788 ns) + CELL(0.970 ns) 9.320 ns counter_with_set_256:inst\|counter_with_set_16:inst1\|inst2 4 REG LCFF_X19_Y18_N19 3 " "Info: 4: + IC(1.788 ns) + CELL(0.970 ns) = 9.320 ns; Loc. = LCFF_X19_Y18_N19; Fanout = 3; REG Node = 'counter_with_set_256:inst\|counter_with_set_16:inst1\|inst2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { counter_with_set_256:inst|counter_with_set_16:inst1|inst counter_with_set_256:inst|counter_with_set_16:inst1|inst2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.970 ns) 10.685 ns counter_with_set_256:inst\|counter_with_set_16:inst1\|inst4 5 REG LCFF_X19_Y18_N17 3 " "Info: 5: + IC(0.395 ns) + CELL(0.970 ns) = 10.685 ns; Loc. = LCFF_X19_Y18_N17; Fanout = 3; REG Node = 'counter_with_set_256:inst\|counter_with_set_16:inst1\|inst4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { counter_with_set_256:inst|counter_with_set_16:inst1|inst2 counter_with_set_256:inst|counter_with_set_16:inst1|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.970 ns) 13.044 ns counter_with_set_256:inst\|counter_with_set_16:inst1\|inst6 6 REG LCFF_X24_Y17_N27 3 " "Info: 6: + IC(1.389 ns) + CELL(0.970 ns) = 13.044 ns; Loc. = LCFF_X24_Y17_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst\|counter_with_set_16:inst1\|inst6'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { counter_with_set_256:inst|counter_with_set_16:inst1|inst4 counter_with_set_256:inst|counter_with_set_16:inst1|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 14.407 ns counter_with_set_256:inst\|counter_with_set_16:inst\|inst 7 REG LCFF_X24_Y17_N9 3 " "Info: 7: + IC(0.393 ns) + CELL(0.970 ns) = 14.407 ns; Loc. = LCFF_X24_Y17_N9; Fanout = 3; REG Node = 'counter_with_set_256:inst\|counter_with_set_16:inst\|inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter_with_set_256:inst|counter_with_set_16:inst1|inst6 counter_with_set_256:inst|counter_with_set_16:inst|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.970 ns) 16.441 ns counter_with_set_256:inst\|counter_with_set_16:inst\|inst2 8 REG LCFF_X26_Y17_N27 3 " "Info: 8: + IC(1.064 ns) + CELL(0.970 ns) = 16.441 ns; Loc. = LCFF_X26_Y17_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst\|counter_with_set_16:inst\|inst2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { counter_with_set_256:inst|counter_with_set_16:inst|inst counter_with_set_256:inst|counter_with_set_16:inst|inst2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.666 ns) 17.797 ns counter_with_set_256:inst\|counter_with_set_16:inst\|inst4 9 REG LCFF_X25_Y17_N1 3 " "Info: 9: + IC(0.690 ns) + CELL(0.666 ns) = 17.797 ns; Loc. = LCFF_X25_Y17_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst\|counter_with_set_16:inst\|inst4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { counter_with_set_256:inst|counter_with_set_16:inst|inst2 counter_with_set_256:inst|counter_with_set_16:inst|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.666 ns ( 43.07 % ) " "Info: Total cell delay = 7.666 ns ( 43.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.131 ns ( 56.93 % ) " "Info: Total interconnect delay = 10.131 ns ( 56.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "17.797 ns" { PCCP inst26 counter_with_set_256:inst|counter_with_set_16:inst1|inst counter_with_set_256:inst|counter_with_set_16:inst1|inst2 counter_with_set_256:inst|counter_with_set_16:inst1|inst4 counter_with_set_256:inst|counter_with_set_16:inst1|inst6 counter_with_set_256:inst|counter_with_set_16:inst|inst counter_with_set_256:inst|counter_with_set_16:inst|inst2 counter_with_set_256:inst|counter_with_set_16:inst|inst4 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "17.797 ns" { PCCP {} PCCP~combout {} inst26 {} counter_with_set_256:inst|counter_with_set_16:inst1|inst {} counter_with_set_256:inst|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst|counter_with_set_16:inst|inst {} counter_with_set_256:inst|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst|counter_with_set_16:inst|inst4 {} } { 0.000ns 0.000ns 2.597ns 1.815ns 1.788ns 0.395ns 1.389ns 0.393ns 1.064ns 0.690ns } { 0.000ns 0.974ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PCCP source 17.797 ns - Longest register " "Info: - Longest clock path from clock \"PCCP\" to source register is 17.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns PCCP 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'PCCP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCCP } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 272 -128 40 288 "PCCP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.597 ns) + CELL(0.206 ns) 3.777 ns inst26 2 COMB LCCOMB_X9_Y10_N4 1 " "Info: 2: + IC(2.597 ns) + CELL(0.206 ns) = 3.777 ns; Loc. = LCCOMB_X9_Y10_N4; Fanout = 1; COMB Node = 'inst26'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { PCCP inst26 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { 248 40 104 296 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.970 ns) 6.562 ns counter_with_set_256:inst\|counter_with_set_16:inst1\|inst 3 REG LCFF_X7_Y18_N25 3 " "Info: 3: + IC(1.815 ns) + CELL(0.970 ns) = 6.562 ns; Loc. = LCFF_X7_Y18_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst\|counter_with_set_16:inst1\|inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { inst26 counter_with_set_256:inst|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.788 ns) + CELL(0.970 ns) 9.320 ns counter_with_set_256:inst\|counter_with_set_16:inst1\|inst2 4 REG LCFF_X19_Y18_N19 3 " "Info: 4: + IC(1.788 ns) + CELL(0.970 ns) = 9.320 ns; Loc. = LCFF_X19_Y18_N19; Fanout = 3; REG Node = 'counter_with_set_256:inst\|counter_with_set_16:inst1\|inst2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { counter_with_set_256:inst|counter_with_set_16:inst1|inst counter_with_set_256:inst|counter_with_set_16:inst1|inst2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.970 ns) 10.685 ns counter_with_set_256:inst\|counter_with_set_16:inst1\|inst4 5 REG LCFF_X19_Y18_N17 3 " "Info: 5: + IC(0.395 ns) + CELL(0.970 ns) = 10.685 ns; Loc. = LCFF_X19_Y18_N17; Fanout = 3; REG Node = 'counter_with_set_256:inst\|counter_with_set_16:inst1\|inst4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { counter_with_set_256:inst|counter_with_set_16:inst1|inst2 counter_with_set_256:inst|counter_with_set_16:inst1|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.970 ns) 13.044 ns counter_with_set_256:inst\|counter_with_set_16:inst1\|inst6 6 REG LCFF_X24_Y17_N27 3 " "Info: 6: + IC(1.389 ns) + CELL(0.970 ns) = 13.044 ns; Loc. = LCFF_X24_Y17_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst\|counter_with_set_16:inst1\|inst6'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { counter_with_set_256:inst|counter_with_set_16:inst1|inst4 counter_with_set_256:inst|counter_with_set_16:inst1|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 14.407 ns counter_with_set_256:inst\|counter_with_set_16:inst\|inst 7 REG LCFF_X24_Y17_N9 3 " "Info: 7: + IC(0.393 ns) + CELL(0.970 ns) = 14.407 ns; Loc. = LCFF_X24_Y17_N9; Fanout = 3; REG Node = 'counter_with_set_256:inst\|counter_with_set_16:inst\|inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter_with_set_256:inst|counter_with_set_16:inst1|inst6 counter_with_set_256:inst|counter_with_set_16:inst|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.970 ns) 16.441 ns counter_with_set_256:inst\|counter_with_set_16:inst\|inst2 8 REG LCFF_X26_Y17_N27 3 " "Info: 8: + IC(1.064 ns) + CELL(0.970 ns) = 16.441 ns; Loc. = LCFF_X26_Y17_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst\|counter_with_set_16:inst\|inst2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { counter_with_set_256:inst|counter_with_set_16:inst|inst counter_with_set_256:inst|counter_with_set_16:inst|inst2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.666 ns) 17.797 ns counter_with_set_256:inst\|counter_with_set_16:inst\|inst4 9 REG LCFF_X25_Y17_N1 3 " "Info: 9: + IC(0.690 ns) + CELL(0.666 ns) = 17.797 ns; Loc. = LCFF_X25_Y17_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst\|counter_with_set_16:inst\|inst4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { counter_with_set_256:inst|counter_with_set_16:inst|inst2 counter_with_set_256:inst|counter_with_set_16:inst|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.666 ns ( 43.07 % ) " "Info: Total cell delay = 7.666 ns ( 43.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.131 ns ( 56.93 % ) " "Info: Total interconnect delay = 10.131 ns ( 56.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "17.797 ns" { PCCP inst26 counter_with_set_256:inst|counter_with_set_16:inst1|inst counter_with_set_256:inst|counter_with_set_16:inst1|inst2 counter_with_set_256:inst|counter_with_set_16:inst1|inst4 counter_with_set_256:inst|counter_with_set_16:inst1|inst6 counter_with_set_256:inst|counter_with_set_16:inst|inst counter_with_set_256:inst|counter_with_set_16:inst|inst2 counter_with_set_256:inst|counter_with_set_16:inst|inst4 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "17.797 ns" { PCCP {} PCCP~combout {} inst26 {} counter_with_set_256:inst|counter_with_set_16:inst1|inst {} counter_with_set_256:inst|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst|counter_with_set_16:inst|inst {} counter_with_set_256:inst|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst|counter_with_set_16:inst|inst4 {} } { 0.000ns 0.000ns 2.597ns 1.815ns 1.788ns 0.395ns 1.389ns 0.393ns 1.064ns 0.690ns } { 0.000ns 0.974ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "17.797 ns" { PCCP inst26 counter_with_set_256:inst|counter_with_set_16:inst1|inst counter_with_set_256:inst|counter_with_set_16:inst1|inst2 counter_with_set_256:inst|counter_with_set_16:inst1|inst4 counter_with_set_256:inst|counter_with_set_16:inst1|inst6 counter_with_set_256:inst|counter_with_set_16:inst|inst counter_with_set_256:inst|counter_with_set_16:inst|inst2 counter_with_set_256:inst|counter_with_set_16:inst|inst4 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "17.797 ns" { PCCP {} PCCP~combout {} inst26 {} counter_with_set_256:inst|counter_with_set_16:inst1|inst {} counter_with_set_256:inst|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst|counter_with_set_16:inst|inst {} counter_with_set_256:inst|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst|counter_with_set_16:inst|inst4 {} } { 0.000ns 0.000ns 2.597ns 1.815ns 1.788ns 0.395ns 1.389ns 0.393ns 1.064ns 0.690ns } { 0.000ns 0.974ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { counter_with_set_256:inst|counter_with_set_16:inst|inst4 counter_with_set_256:inst|counter_with_set_16:inst|inst4~2 counter_with_set_256:inst|counter_with_set_16:inst|inst4 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { counter_with_set_256:inst|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst|counter_with_set_16:inst|inst4~2 {} counter_with_set_256:inst|counter_with_set_16:inst|inst4 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "17.797 ns" { PCCP inst26 counter_with_set_256:inst|counter_with_set_16:inst1|inst counter_with_set_256:inst|counter_with_set_16:inst1|inst2 counter_with_set_256:inst|counter_with_set_16:inst1|inst4 counter_with_set_256:inst|counter_with_set_16:inst1|inst6 counter_with_set_256:inst|counter_with_set_16:inst|inst counter_with_set_256:inst|counter_with_set_16:inst|inst2 counter_with_set_256:inst|counter_with_set_16:inst|inst4 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "17.797 ns" { PCCP {} PCCP~combout {} inst26 {} counter_with_set_256:inst|counter_with_set_16:inst1|inst {} counter_with_set_256:inst|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst|counter_with_set_16:inst|inst {} counter_with_set_256:inst|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst|counter_with_set_16:inst|inst4 {} } { 0.000ns 0.000ns 2.597ns 1.815ns 1.788ns 0.395ns 1.389ns 0.393ns 1.064ns 0.690ns } { 0.000ns 0.974ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst|counter_with_set_16:inst|inst4 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { counter_with_set_256:inst|counter_with_set_16:inst|inst4 {} } {  } {  } "" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated register counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 324.36 MHz 3.083 ns Internal " "Info: Clock \"CP\" has Internal fmax of 324.36 MHz between source register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated\" and destination register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated\" (period= 3.083 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.819 ns + Longest register register " "Info: + Longest register to register delay is 2.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 1 REG LCFF_X9_Y8_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.206 ns) 1.399 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut 2 COMB LCCOMB_X9_Y11_N10 3 " "Info: 2: + IC(1.193 ns) + CELL(0.206 ns) = 1.399 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.206 ns) 2.711 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~data_lut 3 COMB LCCOMB_X9_Y8_N24 1 " "Info: 3: + IC(1.106 ns) + CELL(0.206 ns) = 2.711 ns; Loc. = LCCOMB_X9_Y8_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.819 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 4 REG LCFF_X9_Y8_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.819 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 18.45 % ) " "Info: Total cell delay = 0.520 ns ( 18.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.299 ns ( 81.55 % ) " "Info: Total interconnect delay = 2.299 ns ( 81.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 1.193ns 1.106ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 10.264 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 10.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -96 -248 -80 -80 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.970 ns) 3.676 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~_emulated 2 REG LCFF_X9_Y10_N9 1 " "Info: 2: + IC(1.556 ns) + CELL(0.970 ns) = 3.676 ns; Loc. = LCFF_X9_Y10_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { CP counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 4.488 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X9_Y10_N18 3 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.488 ns; Loc. = LCCOMB_X9_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 5.802 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X9_Y10_N15 1 " "Info: 4: + IC(0.344 ns) + CELL(0.970 ns) = 5.802 ns; Loc. = LCFF_X9_Y10_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 6.612 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X9_Y10_N0 3 " "Info: 5: + IC(0.440 ns) + CELL(0.370 ns) = 6.612 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.970 ns) 8.633 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X9_Y8_N27 1 " "Info: 6: + IC(1.051 ns) + CELL(0.970 ns) = 8.633 ns; Loc. = LCFF_X9_Y8_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 9.262 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X9_Y8_N12 3 " "Info: 7: + IC(0.423 ns) + CELL(0.206 ns) = 9.262 ns; Loc. = LCCOMB_X9_Y8_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 10.264 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X9_Y8_N25 1 " "Info: 8: + IC(0.336 ns) + CELL(0.666 ns) = 10.264 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.672 ns ( 55.26 % ) " "Info: Total cell delay = 5.672 ns ( 55.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.592 ns ( 44.74 % ) " "Info: Total interconnect delay = 4.592 ns ( 44.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.264 ns" { CP counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.264 ns" { CP {} CP~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 0.000ns 1.556ns 0.442ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 10.264 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 10.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -96 -248 -80 -80 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.970 ns) 3.676 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~_emulated 2 REG LCFF_X9_Y10_N9 1 " "Info: 2: + IC(1.556 ns) + CELL(0.970 ns) = 3.676 ns; Loc. = LCFF_X9_Y10_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { CP counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 4.488 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X9_Y10_N18 3 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.488 ns; Loc. = LCCOMB_X9_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 5.802 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X9_Y10_N15 1 " "Info: 4: + IC(0.344 ns) + CELL(0.970 ns) = 5.802 ns; Loc. = LCFF_X9_Y10_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 6.612 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X9_Y10_N0 3 " "Info: 5: + IC(0.440 ns) + CELL(0.370 ns) = 6.612 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.970 ns) 8.633 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X9_Y8_N27 1 " "Info: 6: + IC(1.051 ns) + CELL(0.970 ns) = 8.633 ns; Loc. = LCFF_X9_Y8_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 9.262 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X9_Y8_N12 3 " "Info: 7: + IC(0.423 ns) + CELL(0.206 ns) = 9.262 ns; Loc. = LCCOMB_X9_Y8_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 10.264 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X9_Y8_N25 1 " "Info: 8: + IC(0.336 ns) + CELL(0.666 ns) = 10.264 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.672 ns ( 55.26 % ) " "Info: Total cell delay = 5.672 ns ( 55.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.592 ns ( 44.74 % ) " "Info: Total interconnect delay = 4.592 ns ( 44.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.264 ns" { CP counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.264 ns" { CP {} CP~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 0.000ns 1.556ns 0.442ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.264 ns" { CP counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.264 ns" { CP {} CP~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 0.000ns 1.556ns 0.442ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 1.193ns 1.106ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.264 ns" { CP counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.264 ns" { CP {} CP~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 0.000ns 1.556ns 0.442ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "MARCP " "Info: No valid register-to-register data paths exist for clock \"MARCP\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "MBRCP " "Info: No valid register-to-register data paths exist for clock \"MBRCP\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ROMDFF register counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated register counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 54.93 MHz 18.205 ns Internal " "Info: Clock \"ROMDFF\" has Internal fmax of 54.93 MHz between source register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\" and destination register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\" (period= 18.205 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.496 ns + Longest register register " "Info: + Longest register to register delay is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X9_Y11_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.370 ns) 1.115 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X9_Y10_N20 2 " "Info: 2: + IC(0.745 ns) + CELL(0.370 ns) = 1.115 ns; Loc. = LCCOMB_X9_Y10_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.206 ns) 2.388 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X9_Y11_N16 1 " "Info: 3: + IC(1.067 ns) + CELL(0.206 ns) = 2.388 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 1; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.496 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X9_Y11_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.496 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 27.40 % ) " "Info: Total cell delay = 0.684 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.812 ns ( 72.60 % ) " "Info: Total interconnect delay = 1.812 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.745ns 1.067ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-15.445 ns - Smallest " "Info: - Smallest clock skew is -15.445 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMDFF destination 5.220 ns + Shortest register " "Info: + Shortest clock path from clock \"ROMDFF\" to destination register is 5.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ROMDFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMDFF } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -232 144 312 -216 "ROMDFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(0.202 ns) 3.223 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X9_Y11_N30 3 " "Info: 2: + IC(2.027 ns) + CELL(0.202 ns) = 3.223 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.616 ns) 4.218 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X9_Y11_N12 3 " "Info: 3: + IC(0.379 ns) + CELL(0.616 ns) = 4.218 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst14 counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 5.220 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X9_Y11_N17 1 " "Info: 4: + IC(0.336 ns) + CELL(0.666 ns) = 5.220 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.478 ns ( 47.47 % ) " "Info: Total cell delay = 2.478 ns ( 47.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.742 ns ( 52.53 % ) " "Info: Total interconnect delay = 2.742 ns ( 52.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.220 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst|inst14 counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.220 ns" { ROMDFF {} ROMDFF~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.027ns 0.379ns 0.336ns } { 0.000ns 0.994ns 0.202ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMDFF source 20.665 ns - Longest register " "Info: - Longest clock path from clock \"ROMDFF\" to source register is 20.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ROMDFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMDFF } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -232 144 312 -216 "ROMDFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.355 ns) + CELL(0.370 ns) 3.719 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst8 2 COMB LCCOMB_X9_Y10_N16 3 " "Info: 2: + IC(2.355 ns) + CELL(0.370 ns) = 3.719 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.651 ns) 4.761 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X9_Y10_N18 3 " "Info: 3: + IC(0.391 ns) + CELL(0.651 ns) = 4.761 ns; Loc. = LCCOMB_X9_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 6.075 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X9_Y10_N15 1 " "Info: 4: + IC(0.344 ns) + CELL(0.970 ns) = 6.075 ns; Loc. = LCFF_X9_Y10_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 6.885 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X9_Y10_N0 3 " "Info: 5: + IC(0.440 ns) + CELL(0.370 ns) = 6.885 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.970 ns) 8.906 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X9_Y8_N27 1 " "Info: 6: + IC(1.051 ns) + CELL(0.970 ns) = 8.906 ns; Loc. = LCFF_X9_Y8_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 9.535 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X9_Y8_N12 3 " "Info: 7: + IC(0.423 ns) + CELL(0.206 ns) = 9.535 ns; Loc. = LCCOMB_X9_Y8_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.970 ns) 10.841 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X9_Y8_N25 1 " "Info: 8: + IC(0.336 ns) + CELL(0.970 ns) = 10.841 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.206 ns) 12.240 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X9_Y11_N10 3 " "Info: 9: + IC(1.193 ns) + CELL(0.206 ns) = 12.240 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 13.864 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X10_Y11_N11 1 " "Info: 10: + IC(0.654 ns) + CELL(0.970 ns) = 13.864 ns; Loc. = LCFF_X10_Y11_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 14.974 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut 11 COMB LCCOMB_X9_Y11_N8 3 " "Info: 11: + IC(0.740 ns) + CELL(0.370 ns) = 14.974 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 16.598 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated 12 REG LCFF_X10_Y11_N9 1 " "Info: 12: + IC(0.654 ns) + CELL(0.970 ns) = 16.598 ns; Loc. = LCFF_X10_Y11_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.370 ns) 17.709 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut 13 COMB LCCOMB_X9_Y11_N14 3 " "Info: 13: + IC(0.741 ns) + CELL(0.370 ns) = 17.709 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 19.010 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated 14 REG LCFF_X9_Y11_N19 1 " "Info: 14: + IC(0.331 ns) + CELL(0.970 ns) = 19.010 ns; Loc. = LCFF_X9_Y11_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 19.663 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 15 COMB LCCOMB_X9_Y11_N12 3 " "Info: 15: + IC(0.447 ns) + CELL(0.206 ns) = 19.663 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 20.665 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 16 REG LCFF_X9_Y11_N17 1 " "Info: 16: + IC(0.336 ns) + CELL(0.666 ns) = 20.665 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.229 ns ( 49.50 % ) " "Info: Total cell delay = 10.229 ns ( 49.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.436 ns ( 50.50 % ) " "Info: Total interconnect delay = 10.436 ns ( 50.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "20.665 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "20.665 ns" { ROMDFF {} ROMDFF~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.355ns 0.391ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns 1.193ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.994ns 0.370ns 0.651ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.220 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst|inst14 counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.220 ns" { ROMDFF {} ROMDFF~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.027ns 0.379ns 0.336ns } { 0.000ns 0.994ns 0.202ns 0.616ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "20.665 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "20.665 ns" { ROMDFF {} ROMDFF~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.355ns 0.391ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns 1.193ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.994ns 0.370ns 0.651ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.745ns 1.067ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.220 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst|inst14 counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.220 ns" { ROMDFF {} ROMDFF~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.027ns 0.379ns 0.336ns } { 0.000ns 0.994ns 0.202ns 0.616ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "20.665 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "20.665 ns" { ROMDFF {} ROMDFF~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.355ns 0.391ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns 1.193ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.994ns 0.370ns 0.651ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "ROMI5 register register counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 360.1 MHz Internal " "Info: Clock \"ROMI5\" Internal fmax is restricted to 360.1 MHz between source register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\" and destination register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.496 ns + Longest register register " "Info: + Longest register to register delay is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X9_Y11_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.370 ns) 1.115 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X9_Y10_N20 2 " "Info: 2: + IC(0.745 ns) + CELL(0.370 ns) = 1.115 ns; Loc. = LCCOMB_X9_Y10_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.206 ns) 2.388 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X9_Y11_N16 1 " "Info: 3: + IC(1.067 ns) + CELL(0.206 ns) = 2.388 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 1; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.496 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X9_Y11_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.496 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 27.40 % ) " "Info: Total cell delay = 0.684 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.812 ns ( 72.60 % ) " "Info: Total interconnect delay = 1.812 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.745ns 1.067ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMI5 destination 7.502 ns + Shortest register " "Info: + Shortest clock path from clock \"ROMI5\" to destination register is 7.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns ROMI5 1 CLK PIN_86 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; CLK Node = 'ROMI5'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMI5 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -328 144 312 -312 "ROMI5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.633 ns) + CELL(0.370 ns) 3.967 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst13 2 COMB LCCOMB_X9_Y11_N26 3 " "Info: 2: + IC(2.633 ns) + CELL(0.370 ns) = 3.967 ns; Loc. = LCCOMB_X9_Y11_N26; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.003 ns" { ROMI5 counter_with_set_256:inst6|counter_with_set_16:inst|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.546 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut 3 COMB LCCOMB_X9_Y11_N14 3 " "Info: 3: + IC(0.373 ns) + CELL(0.206 ns) = 4.546 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst13 counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 5.847 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated 4 REG LCFF_X9_Y11_N19 1 " "Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 5.847 ns; Loc. = LCFF_X9_Y11_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 6.500 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 5 COMB LCCOMB_X9_Y11_N12 3 " "Info: 5: + IC(0.447 ns) + CELL(0.206 ns) = 6.500 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 7.502 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 6 REG LCFF_X9_Y11_N17 1 " "Info: 6: + IC(0.336 ns) + CELL(0.666 ns) = 7.502 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.382 ns ( 45.08 % ) " "Info: Total cell delay = 3.382 ns ( 45.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.120 ns ( 54.92 % ) " "Info: Total interconnect delay = 4.120 ns ( 54.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.502 ns" { ROMI5 counter_with_set_256:inst6|counter_with_set_16:inst|inst13 counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.502 ns" { ROMI5 {} ROMI5~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst13 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.633ns 0.373ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.964ns 0.370ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMI5 source 7.502 ns - Longest register " "Info: - Longest clock path from clock \"ROMI5\" to source register is 7.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns ROMI5 1 CLK PIN_86 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; CLK Node = 'ROMI5'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMI5 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -328 144 312 -312 "ROMI5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.633 ns) + CELL(0.370 ns) 3.967 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst13 2 COMB LCCOMB_X9_Y11_N26 3 " "Info: 2: + IC(2.633 ns) + CELL(0.370 ns) = 3.967 ns; Loc. = LCCOMB_X9_Y11_N26; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.003 ns" { ROMI5 counter_with_set_256:inst6|counter_with_set_16:inst|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.546 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut 3 COMB LCCOMB_X9_Y11_N14 3 " "Info: 3: + IC(0.373 ns) + CELL(0.206 ns) = 4.546 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst13 counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 5.847 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated 4 REG LCFF_X9_Y11_N19 1 " "Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 5.847 ns; Loc. = LCFF_X9_Y11_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 6.500 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 5 COMB LCCOMB_X9_Y11_N12 3 " "Info: 5: + IC(0.447 ns) + CELL(0.206 ns) = 6.500 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 7.502 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 6 REG LCFF_X9_Y11_N17 1 " "Info: 6: + IC(0.336 ns) + CELL(0.666 ns) = 7.502 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.382 ns ( 45.08 % ) " "Info: Total cell delay = 3.382 ns ( 45.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.120 ns ( 54.92 % ) " "Info: Total interconnect delay = 4.120 ns ( 54.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.502 ns" { ROMI5 counter_with_set_256:inst6|counter_with_set_16:inst|inst13 counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.502 ns" { ROMI5 {} ROMI5~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst13 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.633ns 0.373ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.964ns 0.370ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.502 ns" { ROMI5 counter_with_set_256:inst6|counter_with_set_16:inst|inst13 counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.502 ns" { ROMI5 {} ROMI5~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst13 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.633ns 0.373ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.964ns 0.370ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.745ns 1.067ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.502 ns" { ROMI5 counter_with_set_256:inst6|counter_with_set_16:inst|inst13 counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.502 ns" { ROMI5 {} ROMI5~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst13 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.633ns 0.373ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.964ns 0.370ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } {  } {  } "" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "ROMI4 register register counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 360.1 MHz Internal " "Info: Clock \"ROMI4\" Internal fmax is restricted to 360.1 MHz between source register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\" and destination register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.496 ns + Longest register register " "Info: + Longest register to register delay is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X9_Y11_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.370 ns) 1.115 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X9_Y10_N20 2 " "Info: 2: + IC(0.745 ns) + CELL(0.370 ns) = 1.115 ns; Loc. = LCCOMB_X9_Y10_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.206 ns) 2.388 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X9_Y11_N16 1 " "Info: 3: + IC(1.067 ns) + CELL(0.206 ns) = 2.388 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 1; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.496 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X9_Y11_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.496 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 27.40 % ) " "Info: Total cell delay = 0.684 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.812 ns ( 72.60 % ) " "Info: Total interconnect delay = 1.812 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.745ns 1.067ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMI4 destination 10.050 ns + Shortest register " "Info: + Shortest clock path from clock \"ROMI4\" to destination register is 10.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns ROMI4 1 CLK PIN_84 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 1; CLK Node = 'ROMI4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMI4 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -312 144 312 -296 "ROMI4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.598 ns) + CELL(0.206 ns) 3.768 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst8 2 COMB LCCOMB_X9_Y11_N22 3 " "Info: 2: + IC(2.598 ns) + CELL(0.206 ns) = 3.768 ns; Loc. = LCCOMB_X9_Y11_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { ROMI4 counter_with_set_256:inst6|counter_with_set_16:inst|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 4.359 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut 3 COMB LCCOMB_X9_Y11_N8 3 " "Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 4.359 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst8 counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 5.983 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated 4 REG LCFF_X10_Y11_N9 1 " "Info: 4: + IC(0.654 ns) + CELL(0.970 ns) = 5.983 ns; Loc. = LCFF_X10_Y11_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.370 ns) 7.094 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut 5 COMB LCCOMB_X9_Y11_N14 3 " "Info: 5: + IC(0.741 ns) + CELL(0.370 ns) = 7.094 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 8.395 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated 6 REG LCFF_X9_Y11_N19 1 " "Info: 6: + IC(0.331 ns) + CELL(0.970 ns) = 8.395 ns; Loc. = LCFF_X9_Y11_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 9.048 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 7 COMB LCCOMB_X9_Y11_N12 3 " "Info: 7: + IC(0.447 ns) + CELL(0.206 ns) = 9.048 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 10.050 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 8 REG LCFF_X9_Y11_N17 1 " "Info: 8: + IC(0.336 ns) + CELL(0.666 ns) = 10.050 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.558 ns ( 45.35 % ) " "Info: Total cell delay = 4.558 ns ( 45.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.492 ns ( 54.65 % ) " "Info: Total interconnect delay = 5.492 ns ( 54.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.050 ns" { ROMI4 counter_with_set_256:inst6|counter_with_set_16:inst|inst8 counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.050 ns" { ROMI4 {} ROMI4~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.598ns 0.385ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMI4 source 10.050 ns - Longest register " "Info: - Longest clock path from clock \"ROMI4\" to source register is 10.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns ROMI4 1 CLK PIN_84 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 1; CLK Node = 'ROMI4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMI4 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -312 144 312 -296 "ROMI4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.598 ns) + CELL(0.206 ns) 3.768 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst8 2 COMB LCCOMB_X9_Y11_N22 3 " "Info: 2: + IC(2.598 ns) + CELL(0.206 ns) = 3.768 ns; Loc. = LCCOMB_X9_Y11_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { ROMI4 counter_with_set_256:inst6|counter_with_set_16:inst|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 4.359 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut 3 COMB LCCOMB_X9_Y11_N8 3 " "Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 4.359 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst8 counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 5.983 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated 4 REG LCFF_X10_Y11_N9 1 " "Info: 4: + IC(0.654 ns) + CELL(0.970 ns) = 5.983 ns; Loc. = LCFF_X10_Y11_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.370 ns) 7.094 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut 5 COMB LCCOMB_X9_Y11_N14 3 " "Info: 5: + IC(0.741 ns) + CELL(0.370 ns) = 7.094 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 8.395 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated 6 REG LCFF_X9_Y11_N19 1 " "Info: 6: + IC(0.331 ns) + CELL(0.970 ns) = 8.395 ns; Loc. = LCFF_X9_Y11_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 9.048 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 7 COMB LCCOMB_X9_Y11_N12 3 " "Info: 7: + IC(0.447 ns) + CELL(0.206 ns) = 9.048 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 10.050 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 8 REG LCFF_X9_Y11_N17 1 " "Info: 8: + IC(0.336 ns) + CELL(0.666 ns) = 10.050 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.558 ns ( 45.35 % ) " "Info: Total cell delay = 4.558 ns ( 45.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.492 ns ( 54.65 % ) " "Info: Total interconnect delay = 5.492 ns ( 54.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.050 ns" { ROMI4 counter_with_set_256:inst6|counter_with_set_16:inst|inst8 counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.050 ns" { ROMI4 {} ROMI4~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.598ns 0.385ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.050 ns" { ROMI4 counter_with_set_256:inst6|counter_with_set_16:inst|inst8 counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.050 ns" { ROMI4 {} ROMI4~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.598ns 0.385ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.745ns 1.067ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.050 ns" { ROMI4 counter_with_set_256:inst6|counter_with_set_16:inst|inst8 counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.050 ns" { ROMI4 {} ROMI4~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.598ns 0.385ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.964ns 0.206ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } {  } {  } "" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ROMI1 register counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated register counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 324.36 MHz 3.083 ns Internal " "Info: Clock \"ROMI1\" has Internal fmax of 324.36 MHz between source register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated\" and destination register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated\" (period= 3.083 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.819 ns + Longest register register " "Info: + Longest register to register delay is 2.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 1 REG LCFF_X9_Y8_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.206 ns) 1.399 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut 2 COMB LCCOMB_X9_Y11_N10 3 " "Info: 2: + IC(1.193 ns) + CELL(0.206 ns) = 1.399 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.206 ns) 2.711 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~data_lut 3 COMB LCCOMB_X9_Y8_N24 1 " "Info: 3: + IC(1.106 ns) + CELL(0.206 ns) = 2.711 ns; Loc. = LCCOMB_X9_Y8_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.819 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 4 REG LCFF_X9_Y8_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.819 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 18.45 % ) " "Info: Total cell delay = 0.520 ns ( 18.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.299 ns ( 81.55 % ) " "Info: Total interconnect delay = 2.299 ns ( 81.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 1.193ns 1.106ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMI1 destination 8.388 ns + Shortest register " "Info: + Shortest clock path from clock \"ROMI1\" to destination register is 8.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns ROMI1 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'ROMI1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMI1 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -264 144 312 -248 "ROMI1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.521 ns) + CELL(0.647 ns) 4.152 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst13 2 COMB LCCOMB_X9_Y10_N30 3 " "Info: 2: + IC(2.521 ns) + CELL(0.647 ns) = 4.152 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.168 ns" { ROMI1 counter_with_set_256:inst6|counter_with_set_16:inst1|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 4.736 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut 3 COMB LCCOMB_X9_Y10_N0 3 " "Info: 3: + IC(0.378 ns) + CELL(0.206 ns) = 4.736 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst13 counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.970 ns) 6.757 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated 4 REG LCFF_X9_Y8_N27 1 " "Info: 4: + IC(1.051 ns) + CELL(0.970 ns) = 6.757 ns; Loc. = LCFF_X9_Y8_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 7.386 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut 5 COMB LCCOMB_X9_Y8_N12 3 " "Info: 5: + IC(0.423 ns) + CELL(0.206 ns) = 7.386 ns; Loc. = LCCOMB_X9_Y8_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 8.388 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 6 REG LCFF_X9_Y8_N25 1 " "Info: 6: + IC(0.336 ns) + CELL(0.666 ns) = 8.388 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.679 ns ( 43.86 % ) " "Info: Total cell delay = 3.679 ns ( 43.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.709 ns ( 56.14 % ) " "Info: Total interconnect delay = 4.709 ns ( 56.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.388 ns" { ROMI1 counter_with_set_256:inst6|counter_with_set_16:inst1|inst13 counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.388 ns" { ROMI1 {} ROMI1~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst13 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 0.000ns 2.521ns 0.378ns 1.051ns 0.423ns 0.336ns } { 0.000ns 0.984ns 0.647ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMI1 source 8.388 ns - Longest register " "Info: - Longest clock path from clock \"ROMI1\" to source register is 8.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns ROMI1 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'ROMI1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMI1 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -264 144 312 -248 "ROMI1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.521 ns) + CELL(0.647 ns) 4.152 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst13 2 COMB LCCOMB_X9_Y10_N30 3 " "Info: 2: + IC(2.521 ns) + CELL(0.647 ns) = 4.152 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.168 ns" { ROMI1 counter_with_set_256:inst6|counter_with_set_16:inst1|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 4.736 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut 3 COMB LCCOMB_X9_Y10_N0 3 " "Info: 3: + IC(0.378 ns) + CELL(0.206 ns) = 4.736 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst13 counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.970 ns) 6.757 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated 4 REG LCFF_X9_Y8_N27 1 " "Info: 4: + IC(1.051 ns) + CELL(0.970 ns) = 6.757 ns; Loc. = LCFF_X9_Y8_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 7.386 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut 5 COMB LCCOMB_X9_Y8_N12 3 " "Info: 5: + IC(0.423 ns) + CELL(0.206 ns) = 7.386 ns; Loc. = LCCOMB_X9_Y8_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 8.388 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 6 REG LCFF_X9_Y8_N25 1 " "Info: 6: + IC(0.336 ns) + CELL(0.666 ns) = 8.388 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.679 ns ( 43.86 % ) " "Info: Total cell delay = 3.679 ns ( 43.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.709 ns ( 56.14 % ) " "Info: Total interconnect delay = 4.709 ns ( 56.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.388 ns" { ROMI1 counter_with_set_256:inst6|counter_with_set_16:inst1|inst13 counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.388 ns" { ROMI1 {} ROMI1~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst13 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 0.000ns 2.521ns 0.378ns 1.051ns 0.423ns 0.336ns } { 0.000ns 0.984ns 0.647ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.388 ns" { ROMI1 counter_with_set_256:inst6|counter_with_set_16:inst1|inst13 counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.388 ns" { ROMI1 {} ROMI1~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst13 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 0.000ns 2.521ns 0.378ns 1.051ns 0.423ns 0.336ns } { 0.000ns 0.984ns 0.647ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 1.193ns 1.106ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.388 ns" { ROMI1 counter_with_set_256:inst6|counter_with_set_16:inst1|inst13 counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.388 ns" { ROMI1 {} ROMI1~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst13 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 0.000ns 2.521ns 0.378ns 1.051ns 0.423ns 0.336ns } { 0.000ns 0.984ns 0.647ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ROMCLRN register counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated register counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 58.25 MHz 17.166 ns Internal " "Info: Clock \"ROMCLRN\" has Internal fmax of 58.25 MHz between source register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\" and destination register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\" (period= 17.166 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.496 ns + Longest register register " "Info: + Longest register to register delay is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X9_Y11_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.370 ns) 1.115 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X9_Y10_N20 2 " "Info: 2: + IC(0.745 ns) + CELL(0.370 ns) = 1.115 ns; Loc. = LCCOMB_X9_Y10_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.206 ns) 2.388 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X9_Y11_N16 1 " "Info: 3: + IC(1.067 ns) + CELL(0.206 ns) = 2.388 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 1; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.496 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X9_Y11_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.496 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 27.40 % ) " "Info: Total cell delay = 0.684 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.812 ns ( 72.60 % ) " "Info: Total interconnect delay = 1.812 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.745ns 1.067ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.406 ns - Smallest " "Info: - Smallest clock skew is -14.406 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMCLRN destination 4.704 ns + Shortest register " "Info: + Shortest clock path from clock \"ROMCLRN\" to destination register is 4.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ROMCLRN 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMCLRN } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -216 144 312 -200 "ROMCLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.061 ns) + CELL(0.647 ns) 3.702 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 2 COMB LCCOMB_X9_Y11_N12 3 " "Info: 2: + IC(2.061 ns) + CELL(0.647 ns) = 3.702 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 4.704 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 3 REG LCFF_X9_Y11_N17 1 " "Info: 3: + IC(0.336 ns) + CELL(0.666 ns) = 4.704 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.307 ns ( 49.04 % ) " "Info: Total cell delay = 2.307 ns ( 49.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.397 ns ( 50.96 % ) " "Info: Total interconnect delay = 2.397 ns ( 50.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.704 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.704 ns" { ROMCLRN {} ROMCLRN~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.061ns 0.336ns } { 0.000ns 0.994ns 0.647ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMCLRN source 19.110 ns - Longest register " "Info: - Longest clock path from clock \"ROMCLRN\" to source register is 19.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ROMCLRN 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMCLRN } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -216 144 312 -200 "ROMCLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.206 ns) 3.206 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut 2 COMB LCCOMB_X9_Y10_N18 3 " "Info: 2: + IC(2.006 ns) + CELL(0.206 ns) = 3.206 ns; Loc. = LCCOMB_X9_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.212 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 4.520 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated 3 REG LCFF_X9_Y10_N15 1 " "Info: 3: + IC(0.344 ns) + CELL(0.970 ns) = 4.520 ns; Loc. = LCFF_X9_Y10_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 5.330 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut 4 COMB LCCOMB_X9_Y10_N0 3 " "Info: 4: + IC(0.440 ns) + CELL(0.370 ns) = 5.330 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.970 ns) 7.351 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated 5 REG LCFF_X9_Y8_N27 1 " "Info: 5: + IC(1.051 ns) + CELL(0.970 ns) = 7.351 ns; Loc. = LCFF_X9_Y8_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 7.980 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut 6 COMB LCCOMB_X9_Y8_N12 3 " "Info: 6: + IC(0.423 ns) + CELL(0.206 ns) = 7.980 ns; Loc. = LCCOMB_X9_Y8_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.970 ns) 9.286 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 7 REG LCFF_X9_Y8_N25 1 " "Info: 7: + IC(0.336 ns) + CELL(0.970 ns) = 9.286 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.206 ns) 10.685 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut 8 COMB LCCOMB_X9_Y11_N10 3 " "Info: 8: + IC(1.193 ns) + CELL(0.206 ns) = 10.685 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 12.309 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated 9 REG LCFF_X10_Y11_N11 1 " "Info: 9: + IC(0.654 ns) + CELL(0.970 ns) = 12.309 ns; Loc. = LCFF_X10_Y11_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 13.419 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut 10 COMB LCCOMB_X9_Y11_N8 3 " "Info: 10: + IC(0.740 ns) + CELL(0.370 ns) = 13.419 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 15.043 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated 11 REG LCFF_X10_Y11_N9 1 " "Info: 11: + IC(0.654 ns) + CELL(0.970 ns) = 15.043 ns; Loc. = LCFF_X10_Y11_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.370 ns) 16.154 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut 12 COMB LCCOMB_X9_Y11_N14 3 " "Info: 12: + IC(0.741 ns) + CELL(0.370 ns) = 16.154 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 17.455 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated 13 REG LCFF_X9_Y11_N19 1 " "Info: 13: + IC(0.331 ns) + CELL(0.970 ns) = 17.455 ns; Loc. = LCFF_X9_Y11_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 18.108 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 14 COMB LCCOMB_X9_Y11_N12 3 " "Info: 14: + IC(0.447 ns) + CELL(0.206 ns) = 18.108 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 19.110 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 15 REG LCFF_X9_Y11_N17 1 " "Info: 15: + IC(0.336 ns) + CELL(0.666 ns) = 19.110 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.414 ns ( 49.26 % ) " "Info: Total cell delay = 9.414 ns ( 49.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.696 ns ( 50.74 % ) " "Info: Total interconnect delay = 9.696 ns ( 50.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.110 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.110 ns" { ROMCLRN {} ROMCLRN~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.006ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns 1.193ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.704 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.704 ns" { ROMCLRN {} ROMCLRN~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.061ns 0.336ns } { 0.000ns 0.994ns 0.647ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.110 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.110 ns" { ROMCLRN {} ROMCLRN~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.006ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns 1.193ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.745ns 1.067ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.704 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.704 ns" { ROMCLRN {} ROMCLRN~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.061ns 0.336ns } { 0.000ns 0.994ns 0.647ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.110 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.110 ns" { ROMCLRN {} ROMCLRN~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.006ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns 1.193ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ROMI0 register counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated register counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 324.36 MHz 3.083 ns Internal " "Info: Clock \"ROMI0\" has Internal fmax of 324.36 MHz between source register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated\" and destination register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated\" (period= 3.083 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.819 ns + Longest register register " "Info: + Longest register to register delay is 2.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 1 REG LCFF_X9_Y8_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.206 ns) 1.399 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut 2 COMB LCCOMB_X9_Y11_N10 3 " "Info: 2: + IC(1.193 ns) + CELL(0.206 ns) = 1.399 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.206 ns) 2.711 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~data_lut 3 COMB LCCOMB_X9_Y8_N24 1 " "Info: 3: + IC(1.106 ns) + CELL(0.206 ns) = 2.711 ns; Loc. = LCCOMB_X9_Y8_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.819 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 4 REG LCFF_X9_Y8_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.819 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 18.45 % ) " "Info: Total cell delay = 0.520 ns ( 18.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.299 ns ( 81.55 % ) " "Info: Total interconnect delay = 2.299 ns ( 81.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 1.193ns 1.106ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMI0 destination 10.519 ns + Shortest register " "Info: + Shortest clock path from clock \"ROMI0\" to destination register is 10.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ROMI0 1 CLK PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'ROMI0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMI0 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -248 144 312 -232 "ROMI0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.521 ns) + CELL(0.206 ns) 3.701 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst8 2 COMB LCCOMB_X9_Y10_N16 3 " "Info: 2: + IC(2.521 ns) + CELL(0.206 ns) = 3.701 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { ROMI0 counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.651 ns) 4.743 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X9_Y10_N18 3 " "Info: 3: + IC(0.391 ns) + CELL(0.651 ns) = 4.743 ns; Loc. = LCCOMB_X9_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 6.057 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X9_Y10_N15 1 " "Info: 4: + IC(0.344 ns) + CELL(0.970 ns) = 6.057 ns; Loc. = LCFF_X9_Y10_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 6.867 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X9_Y10_N0 3 " "Info: 5: + IC(0.440 ns) + CELL(0.370 ns) = 6.867 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.970 ns) 8.888 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X9_Y8_N27 1 " "Info: 6: + IC(1.051 ns) + CELL(0.970 ns) = 8.888 ns; Loc. = LCFF_X9_Y8_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 9.517 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X9_Y8_N12 3 " "Info: 7: + IC(0.423 ns) + CELL(0.206 ns) = 9.517 ns; Loc. = LCCOMB_X9_Y8_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 10.519 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X9_Y8_N25 1 " "Info: 8: + IC(0.336 ns) + CELL(0.666 ns) = 10.519 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.013 ns ( 47.66 % ) " "Info: Total cell delay = 5.013 ns ( 47.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.506 ns ( 52.34 % ) " "Info: Total interconnect delay = 5.506 ns ( 52.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.519 ns" { ROMI0 counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.519 ns" { ROMI0 {} ROMI0~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 0.000ns 2.521ns 0.391ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns } { 0.000ns 0.974ns 0.206ns 0.651ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMI0 source 10.519 ns - Longest register " "Info: - Longest clock path from clock \"ROMI0\" to source register is 10.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ROMI0 1 CLK PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'ROMI0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMI0 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -248 144 312 -232 "ROMI0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.521 ns) + CELL(0.206 ns) 3.701 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst8 2 COMB LCCOMB_X9_Y10_N16 3 " "Info: 2: + IC(2.521 ns) + CELL(0.206 ns) = 3.701 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { ROMI0 counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.651 ns) 4.743 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X9_Y10_N18 3 " "Info: 3: + IC(0.391 ns) + CELL(0.651 ns) = 4.743 ns; Loc. = LCCOMB_X9_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 6.057 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X9_Y10_N15 1 " "Info: 4: + IC(0.344 ns) + CELL(0.970 ns) = 6.057 ns; Loc. = LCFF_X9_Y10_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 6.867 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X9_Y10_N0 3 " "Info: 5: + IC(0.440 ns) + CELL(0.370 ns) = 6.867 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.970 ns) 8.888 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X9_Y8_N27 1 " "Info: 6: + IC(1.051 ns) + CELL(0.970 ns) = 8.888 ns; Loc. = LCFF_X9_Y8_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 9.517 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X9_Y8_N12 3 " "Info: 7: + IC(0.423 ns) + CELL(0.206 ns) = 9.517 ns; Loc. = LCCOMB_X9_Y8_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 10.519 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X9_Y8_N25 1 " "Info: 8: + IC(0.336 ns) + CELL(0.666 ns) = 10.519 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.013 ns ( 47.66 % ) " "Info: Total cell delay = 5.013 ns ( 47.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.506 ns ( 52.34 % ) " "Info: Total interconnect delay = 5.506 ns ( 52.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.519 ns" { ROMI0 counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.519 ns" { ROMI0 {} ROMI0~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 0.000ns 2.521ns 0.391ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns } { 0.000ns 0.974ns 0.206ns 0.651ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.519 ns" { ROMI0 counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.519 ns" { ROMI0 {} ROMI0~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 0.000ns 2.521ns 0.391ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns } { 0.000ns 0.974ns 0.206ns 0.651ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 1.193ns 1.106ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.519 ns" { ROMI0 counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.519 ns" { ROMI0 {} ROMI0~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 0.000ns 2.521ns 0.391ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns } { 0.000ns 0.974ns 0.206ns 0.651ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ROMI2 register counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated register counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 324.36 MHz 3.083 ns Internal " "Info: Clock \"ROMI2\" has Internal fmax of 324.36 MHz between source register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated\" and destination register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated\" (period= 3.083 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.819 ns + Longest register register " "Info: + Longest register to register delay is 2.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 1 REG LCFF_X9_Y8_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.206 ns) 1.399 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut 2 COMB LCCOMB_X9_Y11_N10 3 " "Info: 2: + IC(1.193 ns) + CELL(0.206 ns) = 1.399 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.206 ns) 2.711 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~data_lut 3 COMB LCCOMB_X9_Y8_N24 1 " "Info: 3: + IC(1.106 ns) + CELL(0.206 ns) = 2.711 ns; Loc. = LCCOMB_X9_Y8_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.819 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 4 REG LCFF_X9_Y8_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.819 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 18.45 % ) " "Info: Total cell delay = 0.520 ns ( 18.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.299 ns ( 81.55 % ) " "Info: Total interconnect delay = 2.299 ns ( 81.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 1.193ns 1.106ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMI2 destination 5.903 ns + Shortest register " "Info: + Shortest clock path from clock \"ROMI2\" to destination register is 5.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ROMI2 1 CLK PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; CLK Node = 'ROMI2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMI2 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -280 144 312 -264 "ROMI2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.573 ns) + CELL(0.370 ns) 3.917 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst14 2 COMB LCCOMB_X9_Y8_N22 3 " "Info: 2: + IC(2.573 ns) + CELL(0.370 ns) = 3.917 ns; Loc. = LCCOMB_X9_Y8_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { ROMI2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.616 ns) 4.901 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut 3 COMB LCCOMB_X9_Y8_N12 3 " "Info: 3: + IC(0.368 ns) + CELL(0.616 ns) = 4.901 ns; Loc. = LCCOMB_X9_Y8_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst14 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 5.903 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 4 REG LCFF_X9_Y8_N25 1 " "Info: 4: + IC(0.336 ns) + CELL(0.666 ns) = 5.903 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.626 ns ( 44.49 % ) " "Info: Total cell delay = 2.626 ns ( 44.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.277 ns ( 55.51 % ) " "Info: Total interconnect delay = 3.277 ns ( 55.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.903 ns" { ROMI2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst14 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.903 ns" { ROMI2 {} ROMI2~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst14 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 0.000ns 2.573ns 0.368ns 0.336ns } { 0.000ns 0.974ns 0.370ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMI2 source 5.903 ns - Longest register " "Info: - Longest clock path from clock \"ROMI2\" to source register is 5.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ROMI2 1 CLK PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; CLK Node = 'ROMI2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMI2 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -280 144 312 -264 "ROMI2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.573 ns) + CELL(0.370 ns) 3.917 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst14 2 COMB LCCOMB_X9_Y8_N22 3 " "Info: 2: + IC(2.573 ns) + CELL(0.370 ns) = 3.917 ns; Loc. = LCCOMB_X9_Y8_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { ROMI2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.616 ns) 4.901 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut 3 COMB LCCOMB_X9_Y8_N12 3 " "Info: 3: + IC(0.368 ns) + CELL(0.616 ns) = 4.901 ns; Loc. = LCCOMB_X9_Y8_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst14 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 5.903 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 4 REG LCFF_X9_Y8_N25 1 " "Info: 4: + IC(0.336 ns) + CELL(0.666 ns) = 5.903 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.626 ns ( 44.49 % ) " "Info: Total cell delay = 2.626 ns ( 44.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.277 ns ( 55.51 % ) " "Info: Total interconnect delay = 3.277 ns ( 55.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.903 ns" { ROMI2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst14 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.903 ns" { ROMI2 {} ROMI2~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst14 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 0.000ns 2.573ns 0.368ns 0.336ns } { 0.000ns 0.974ns 0.370ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.903 ns" { ROMI2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst14 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.903 ns" { ROMI2 {} ROMI2~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst14 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 0.000ns 2.573ns 0.368ns 0.336ns } { 0.000ns 0.974ns 0.370ns 0.616ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 1.193ns 1.106ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.903 ns" { ROMI2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst14 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.903 ns" { ROMI2 {} ROMI2~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst14 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} } { 0.000ns 0.000ns 2.573ns 0.368ns 0.336ns } { 0.000ns 0.974ns 0.370ns 0.616ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "ROMI3 register register counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 360.1 MHz Internal " "Info: Clock \"ROMI3\" Internal fmax is restricted to 360.1 MHz between source register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\" and destination register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.496 ns + Longest register register " "Info: + Longest register to register delay is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X9_Y11_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.370 ns) 1.115 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X9_Y10_N20 2 " "Info: 2: + IC(0.745 ns) + CELL(0.370 ns) = 1.115 ns; Loc. = LCCOMB_X9_Y10_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.206 ns) 2.388 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X9_Y11_N16 1 " "Info: 3: + IC(1.067 ns) + CELL(0.206 ns) = 2.388 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 1; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.496 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X9_Y11_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.496 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 27.40 % ) " "Info: Total cell delay = 0.684 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.812 ns ( 72.60 % ) " "Info: Total interconnect delay = 1.812 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.745ns 1.067ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMI3 destination 14.094 ns + Shortest register " "Info: + Shortest clock path from clock \"ROMI3\" to destination register is 14.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ROMI3 1 CLK PIN_82 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 1; CLK Node = 'ROMI3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMI3 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -296 144 312 -280 "ROMI3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.370 ns) 3.871 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst15 2 COMB LCCOMB_X9_Y8_N10 3 " "Info: 2: + IC(2.527 ns) + CELL(0.370 ns) = 3.871 ns; Loc. = LCCOMB_X9_Y8_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { ROMI3 counter_with_set_256:inst6|counter_with_set_16:inst1|inst15 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 984 1032 200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.651 ns) 5.669 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut 3 COMB LCCOMB_X9_Y11_N10 3 " "Info: 3: + IC(1.147 ns) + CELL(0.651 ns) = 5.669 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst15 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 7.293 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated 4 REG LCFF_X10_Y11_N11 1 " "Info: 4: + IC(0.654 ns) + CELL(0.970 ns) = 7.293 ns; Loc. = LCFF_X10_Y11_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 8.403 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut 5 COMB LCCOMB_X9_Y11_N8 3 " "Info: 5: + IC(0.740 ns) + CELL(0.370 ns) = 8.403 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 10.027 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated 6 REG LCFF_X10_Y11_N9 1 " "Info: 6: + IC(0.654 ns) + CELL(0.970 ns) = 10.027 ns; Loc. = LCFF_X10_Y11_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.370 ns) 11.138 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut 7 COMB LCCOMB_X9_Y11_N14 3 " "Info: 7: + IC(0.741 ns) + CELL(0.370 ns) = 11.138 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 12.439 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated 8 REG LCFF_X9_Y11_N19 1 " "Info: 8: + IC(0.331 ns) + CELL(0.970 ns) = 12.439 ns; Loc. = LCFF_X9_Y11_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 13.092 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 9 COMB LCCOMB_X9_Y11_N12 3 " "Info: 9: + IC(0.447 ns) + CELL(0.206 ns) = 13.092 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 14.094 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 10 REG LCFF_X9_Y11_N17 1 " "Info: 10: + IC(0.336 ns) + CELL(0.666 ns) = 14.094 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.517 ns ( 46.24 % ) " "Info: Total cell delay = 6.517 ns ( 46.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.577 ns ( 53.76 % ) " "Info: Total interconnect delay = 7.577 ns ( 53.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.094 ns" { ROMI3 counter_with_set_256:inst6|counter_with_set_16:inst1|inst15 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.094 ns" { ROMI3 {} ROMI3~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst15 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.527ns 1.147ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.974ns 0.370ns 0.651ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMI3 source 14.094 ns - Longest register " "Info: - Longest clock path from clock \"ROMI3\" to source register is 14.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ROMI3 1 CLK PIN_82 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 1; CLK Node = 'ROMI3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMI3 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -296 144 312 -280 "ROMI3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.370 ns) 3.871 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst15 2 COMB LCCOMB_X9_Y8_N10 3 " "Info: 2: + IC(2.527 ns) + CELL(0.370 ns) = 3.871 ns; Loc. = LCCOMB_X9_Y8_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { ROMI3 counter_with_set_256:inst6|counter_with_set_16:inst1|inst15 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 984 1032 200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.651 ns) 5.669 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut 3 COMB LCCOMB_X9_Y11_N10 3 " "Info: 3: + IC(1.147 ns) + CELL(0.651 ns) = 5.669 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst15 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 7.293 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated 4 REG LCFF_X10_Y11_N11 1 " "Info: 4: + IC(0.654 ns) + CELL(0.970 ns) = 7.293 ns; Loc. = LCFF_X10_Y11_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 8.403 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut 5 COMB LCCOMB_X9_Y11_N8 3 " "Info: 5: + IC(0.740 ns) + CELL(0.370 ns) = 8.403 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 10.027 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated 6 REG LCFF_X10_Y11_N9 1 " "Info: 6: + IC(0.654 ns) + CELL(0.970 ns) = 10.027 ns; Loc. = LCFF_X10_Y11_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.370 ns) 11.138 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut 7 COMB LCCOMB_X9_Y11_N14 3 " "Info: 7: + IC(0.741 ns) + CELL(0.370 ns) = 11.138 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 12.439 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated 8 REG LCFF_X9_Y11_N19 1 " "Info: 8: + IC(0.331 ns) + CELL(0.970 ns) = 12.439 ns; Loc. = LCFF_X9_Y11_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 13.092 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 9 COMB LCCOMB_X9_Y11_N12 3 " "Info: 9: + IC(0.447 ns) + CELL(0.206 ns) = 13.092 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 14.094 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 10 REG LCFF_X9_Y11_N17 1 " "Info: 10: + IC(0.336 ns) + CELL(0.666 ns) = 14.094 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.517 ns ( 46.24 % ) " "Info: Total cell delay = 6.517 ns ( 46.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.577 ns ( 53.76 % ) " "Info: Total interconnect delay = 7.577 ns ( 53.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.094 ns" { ROMI3 counter_with_set_256:inst6|counter_with_set_16:inst1|inst15 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.094 ns" { ROMI3 {} ROMI3~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst15 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.527ns 1.147ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.974ns 0.370ns 0.651ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.094 ns" { ROMI3 counter_with_set_256:inst6|counter_with_set_16:inst1|inst15 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.094 ns" { ROMI3 {} ROMI3~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst15 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.527ns 1.147ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.974ns 0.370ns 0.651ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.745ns 1.067ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.094 ns" { ROMI3 counter_with_set_256:inst6|counter_with_set_16:inst1|inst15 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.094 ns" { ROMI3 {} ROMI3~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst15 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.527ns 1.147ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.974ns 0.370ns 0.651ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } {  } {  } "" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "ROMI6 register register counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 360.1 MHz Internal " "Info: Clock \"ROMI6\" Internal fmax is restricted to 360.1 MHz between source register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\" and destination register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.496 ns + Longest register register " "Info: + Longest register to register delay is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X9_Y11_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.370 ns) 1.115 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X9_Y10_N20 2 " "Info: 2: + IC(0.745 ns) + CELL(0.370 ns) = 1.115 ns; Loc. = LCCOMB_X9_Y10_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.206 ns) 2.388 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X9_Y11_N16 1 " "Info: 3: + IC(1.067 ns) + CELL(0.206 ns) = 2.388 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 1; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.496 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X9_Y11_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.496 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 27.40 % ) " "Info: Total cell delay = 0.684 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.812 ns ( 72.60 % ) " "Info: Total interconnect delay = 1.812 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.745ns 1.067ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMI6 destination 5.954 ns + Shortest register " "Info: + Shortest clock path from clock \"ROMI6\" to destination register is 5.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ROMI6 1 CLK PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'ROMI6'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMI6 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -344 144 312 -328 "ROMI6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.613 ns) + CELL(0.370 ns) 3.957 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X9_Y11_N30 3 " "Info: 2: + IC(2.613 ns) + CELL(0.370 ns) = 3.957 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { ROMI6 counter_with_set_256:inst6|counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.616 ns) 4.952 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X9_Y11_N12 3 " "Info: 3: + IC(0.379 ns) + CELL(0.616 ns) = 4.952 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst14 counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 5.954 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X9_Y11_N17 1 " "Info: 4: + IC(0.336 ns) + CELL(0.666 ns) = 5.954 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.626 ns ( 44.10 % ) " "Info: Total cell delay = 2.626 ns ( 44.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.328 ns ( 55.90 % ) " "Info: Total interconnect delay = 3.328 ns ( 55.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.954 ns" { ROMI6 counter_with_set_256:inst6|counter_with_set_16:inst|inst14 counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.954 ns" { ROMI6 {} ROMI6~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.613ns 0.379ns 0.336ns } { 0.000ns 0.974ns 0.370ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMI6 source 5.954 ns - Longest register " "Info: - Longest clock path from clock \"ROMI6\" to source register is 5.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ROMI6 1 CLK PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'ROMI6'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMI6 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -344 144 312 -328 "ROMI6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.613 ns) + CELL(0.370 ns) 3.957 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X9_Y11_N30 3 " "Info: 2: + IC(2.613 ns) + CELL(0.370 ns) = 3.957 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { ROMI6 counter_with_set_256:inst6|counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.616 ns) 4.952 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X9_Y11_N12 3 " "Info: 3: + IC(0.379 ns) + CELL(0.616 ns) = 4.952 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst14 counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 5.954 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X9_Y11_N17 1 " "Info: 4: + IC(0.336 ns) + CELL(0.666 ns) = 5.954 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.626 ns ( 44.10 % ) " "Info: Total cell delay = 2.626 ns ( 44.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.328 ns ( 55.90 % ) " "Info: Total interconnect delay = 3.328 ns ( 55.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.954 ns" { ROMI6 counter_with_set_256:inst6|counter_with_set_16:inst|inst14 counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.954 ns" { ROMI6 {} ROMI6~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.613ns 0.379ns 0.336ns } { 0.000ns 0.974ns 0.370ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.954 ns" { ROMI6 counter_with_set_256:inst6|counter_with_set_16:inst|inst14 counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.954 ns" { ROMI6 {} ROMI6~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.613ns 0.379ns 0.336ns } { 0.000ns 0.974ns 0.370ns 0.616ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.745ns 1.067ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.954 ns" { ROMI6 counter_with_set_256:inst6|counter_with_set_16:inst|inst14 counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.954 ns" { ROMI6 {} ROMI6~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.613ns 0.379ns 0.336ns } { 0.000ns 0.974ns 0.370ns 0.616ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } {  } {  } "" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "ROMDFF 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"ROMDFF\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated ROMDFF 12.951 ns " "Info: Found hold time violation between source  pin or register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\" and destination pin or register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\" for clock \"ROMDFF\" (Hold time is 12.951 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "15.445 ns + Largest " "Info: + Largest clock skew is 15.445 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMDFF destination 20.665 ns + Longest register " "Info: + Longest clock path from clock \"ROMDFF\" to destination register is 20.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ROMDFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMDFF } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -232 144 312 -216 "ROMDFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.355 ns) + CELL(0.370 ns) 3.719 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst8 2 COMB LCCOMB_X9_Y10_N16 3 " "Info: 2: + IC(2.355 ns) + CELL(0.370 ns) = 3.719 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.651 ns) 4.761 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X9_Y10_N18 3 " "Info: 3: + IC(0.391 ns) + CELL(0.651 ns) = 4.761 ns; Loc. = LCCOMB_X9_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 6.075 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X9_Y10_N15 1 " "Info: 4: + IC(0.344 ns) + CELL(0.970 ns) = 6.075 ns; Loc. = LCFF_X9_Y10_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 6.885 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X9_Y10_N0 3 " "Info: 5: + IC(0.440 ns) + CELL(0.370 ns) = 6.885 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.970 ns) 8.906 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X9_Y8_N27 1 " "Info: 6: + IC(1.051 ns) + CELL(0.970 ns) = 8.906 ns; Loc. = LCFF_X9_Y8_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 9.535 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X9_Y8_N12 3 " "Info: 7: + IC(0.423 ns) + CELL(0.206 ns) = 9.535 ns; Loc. = LCCOMB_X9_Y8_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.970 ns) 10.841 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X9_Y8_N25 1 " "Info: 8: + IC(0.336 ns) + CELL(0.970 ns) = 10.841 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.206 ns) 12.240 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X9_Y11_N10 3 " "Info: 9: + IC(1.193 ns) + CELL(0.206 ns) = 12.240 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 13.864 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X10_Y11_N11 1 " "Info: 10: + IC(0.654 ns) + CELL(0.970 ns) = 13.864 ns; Loc. = LCFF_X10_Y11_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 14.974 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut 11 COMB LCCOMB_X9_Y11_N8 3 " "Info: 11: + IC(0.740 ns) + CELL(0.370 ns) = 14.974 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 16.598 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated 12 REG LCFF_X10_Y11_N9 1 " "Info: 12: + IC(0.654 ns) + CELL(0.970 ns) = 16.598 ns; Loc. = LCFF_X10_Y11_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.370 ns) 17.709 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut 13 COMB LCCOMB_X9_Y11_N14 3 " "Info: 13: + IC(0.741 ns) + CELL(0.370 ns) = 17.709 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 19.010 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated 14 REG LCFF_X9_Y11_N19 1 " "Info: 14: + IC(0.331 ns) + CELL(0.970 ns) = 19.010 ns; Loc. = LCFF_X9_Y11_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 19.663 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 15 COMB LCCOMB_X9_Y11_N12 3 " "Info: 15: + IC(0.447 ns) + CELL(0.206 ns) = 19.663 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 20.665 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 16 REG LCFF_X9_Y11_N17 1 " "Info: 16: + IC(0.336 ns) + CELL(0.666 ns) = 20.665 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.229 ns ( 49.50 % ) " "Info: Total cell delay = 10.229 ns ( 49.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.436 ns ( 50.50 % ) " "Info: Total interconnect delay = 10.436 ns ( 50.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "20.665 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "20.665 ns" { ROMDFF {} ROMDFF~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.355ns 0.391ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns 1.193ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.994ns 0.370ns 0.651ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMDFF source 5.220 ns - Shortest register " "Info: - Shortest clock path from clock \"ROMDFF\" to source register is 5.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ROMDFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMDFF } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -232 144 312 -216 "ROMDFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(0.202 ns) 3.223 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X9_Y11_N30 3 " "Info: 2: + IC(2.027 ns) + CELL(0.202 ns) = 3.223 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.616 ns) 4.218 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X9_Y11_N12 3 " "Info: 3: + IC(0.379 ns) + CELL(0.616 ns) = 4.218 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst14 counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 5.220 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X9_Y11_N17 1 " "Info: 4: + IC(0.336 ns) + CELL(0.666 ns) = 5.220 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.478 ns ( 47.47 % ) " "Info: Total cell delay = 2.478 ns ( 47.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.742 ns ( 52.53 % ) " "Info: Total interconnect delay = 2.742 ns ( 52.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.220 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst|inst14 counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.220 ns" { ROMDFF {} ROMDFF~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.027ns 0.379ns 0.336ns } { 0.000ns 0.994ns 0.202ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "20.665 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "20.665 ns" { ROMDFF {} ROMDFF~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.355ns 0.391ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns 1.193ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.994ns 0.370ns 0.651ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.220 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst|inst14 counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.220 ns" { ROMDFF {} ROMDFF~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.027ns 0.379ns 0.336ns } { 0.000ns 0.994ns 0.202ns 0.616ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.496 ns - Shortest register register " "Info: - Shortest register to register delay is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X9_Y11_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.370 ns) 1.115 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X9_Y10_N20 2 " "Info: 2: + IC(0.745 ns) + CELL(0.370 ns) = 1.115 ns; Loc. = LCCOMB_X9_Y10_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.206 ns) 2.388 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X9_Y11_N16 1 " "Info: 3: + IC(1.067 ns) + CELL(0.206 ns) = 2.388 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 1; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.496 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X9_Y11_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.496 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 27.40 % ) " "Info: Total cell delay = 0.684 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.812 ns ( 72.60 % ) " "Info: Total interconnect delay = 1.812 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.745ns 1.067ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "20.665 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "20.665 ns" { ROMDFF {} ROMDFF~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.355ns 0.391ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns 1.193ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.994ns 0.370ns 0.651ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.220 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst|inst14 counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.220 ns" { ROMDFF {} ROMDFF~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.027ns 0.379ns 0.336ns } { 0.000ns 0.994ns 0.202ns 0.616ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.745ns 1.067ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "ROMCLRN 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"ROMCLRN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated ROMCLRN 11.912 ns " "Info: Found hold time violation between source  pin or register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\" and destination pin or register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\" for clock \"ROMCLRN\" (Hold time is 11.912 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "14.406 ns + Largest " "Info: + Largest clock skew is 14.406 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMCLRN destination 19.110 ns + Longest register " "Info: + Longest clock path from clock \"ROMCLRN\" to destination register is 19.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ROMCLRN 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMCLRN } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -216 144 312 -200 "ROMCLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.206 ns) 3.206 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut 2 COMB LCCOMB_X9_Y10_N18 3 " "Info: 2: + IC(2.006 ns) + CELL(0.206 ns) = 3.206 ns; Loc. = LCCOMB_X9_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.212 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 4.520 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated 3 REG LCFF_X9_Y10_N15 1 " "Info: 3: + IC(0.344 ns) + CELL(0.970 ns) = 4.520 ns; Loc. = LCFF_X9_Y10_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 5.330 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut 4 COMB LCCOMB_X9_Y10_N0 3 " "Info: 4: + IC(0.440 ns) + CELL(0.370 ns) = 5.330 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.970 ns) 7.351 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated 5 REG LCFF_X9_Y8_N27 1 " "Info: 5: + IC(1.051 ns) + CELL(0.970 ns) = 7.351 ns; Loc. = LCFF_X9_Y8_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 7.980 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut 6 COMB LCCOMB_X9_Y8_N12 3 " "Info: 6: + IC(0.423 ns) + CELL(0.206 ns) = 7.980 ns; Loc. = LCCOMB_X9_Y8_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.970 ns) 9.286 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 7 REG LCFF_X9_Y8_N25 1 " "Info: 7: + IC(0.336 ns) + CELL(0.970 ns) = 9.286 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.206 ns) 10.685 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut 8 COMB LCCOMB_X9_Y11_N10 3 " "Info: 8: + IC(1.193 ns) + CELL(0.206 ns) = 10.685 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 12.309 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated 9 REG LCFF_X10_Y11_N11 1 " "Info: 9: + IC(0.654 ns) + CELL(0.970 ns) = 12.309 ns; Loc. = LCFF_X10_Y11_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 13.419 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut 10 COMB LCCOMB_X9_Y11_N8 3 " "Info: 10: + IC(0.740 ns) + CELL(0.370 ns) = 13.419 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 15.043 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated 11 REG LCFF_X10_Y11_N9 1 " "Info: 11: + IC(0.654 ns) + CELL(0.970 ns) = 15.043 ns; Loc. = LCFF_X10_Y11_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.370 ns) 16.154 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut 12 COMB LCCOMB_X9_Y11_N14 3 " "Info: 12: + IC(0.741 ns) + CELL(0.370 ns) = 16.154 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 17.455 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated 13 REG LCFF_X9_Y11_N19 1 " "Info: 13: + IC(0.331 ns) + CELL(0.970 ns) = 17.455 ns; Loc. = LCFF_X9_Y11_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 18.108 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 14 COMB LCCOMB_X9_Y11_N12 3 " "Info: 14: + IC(0.447 ns) + CELL(0.206 ns) = 18.108 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 19.110 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 15 REG LCFF_X9_Y11_N17 1 " "Info: 15: + IC(0.336 ns) + CELL(0.666 ns) = 19.110 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.414 ns ( 49.26 % ) " "Info: Total cell delay = 9.414 ns ( 49.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.696 ns ( 50.74 % ) " "Info: Total interconnect delay = 9.696 ns ( 50.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.110 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.110 ns" { ROMCLRN {} ROMCLRN~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.006ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns 1.193ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMCLRN source 4.704 ns - Shortest register " "Info: - Shortest clock path from clock \"ROMCLRN\" to source register is 4.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ROMCLRN 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMCLRN } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -216 144 312 -200 "ROMCLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.061 ns) + CELL(0.647 ns) 3.702 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 2 COMB LCCOMB_X9_Y11_N12 3 " "Info: 2: + IC(2.061 ns) + CELL(0.647 ns) = 3.702 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 4.704 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 3 REG LCFF_X9_Y11_N17 1 " "Info: 3: + IC(0.336 ns) + CELL(0.666 ns) = 4.704 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.307 ns ( 49.04 % ) " "Info: Total cell delay = 2.307 ns ( 49.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.397 ns ( 50.96 % ) " "Info: Total interconnect delay = 2.397 ns ( 50.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.704 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.704 ns" { ROMCLRN {} ROMCLRN~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.061ns 0.336ns } { 0.000ns 0.994ns 0.647ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.110 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.110 ns" { ROMCLRN {} ROMCLRN~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.006ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns 1.193ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.704 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.704 ns" { ROMCLRN {} ROMCLRN~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.061ns 0.336ns } { 0.000ns 0.994ns 0.647ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.496 ns - Shortest register register " "Info: - Shortest register to register delay is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X9_Y11_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.370 ns) 1.115 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X9_Y10_N20 2 " "Info: 2: + IC(0.745 ns) + CELL(0.370 ns) = 1.115 ns; Loc. = LCCOMB_X9_Y10_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.206 ns) 2.388 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X9_Y11_N16 1 " "Info: 3: + IC(1.067 ns) + CELL(0.206 ns) = 2.388 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 1; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.496 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X9_Y11_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.496 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 27.40 % ) " "Info: Total cell delay = 0.684 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.812 ns ( 72.60 % ) " "Info: Total interconnect delay = 1.812 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.745ns 1.067ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "19.110 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "19.110 ns" { ROMCLRN {} ROMCLRN~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.006ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns 1.193ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.704 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.704 ns" { ROMCLRN {} ROMCLRN~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.061ns 0.336ns } { 0.000ns 0.994ns 0.647ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.745ns 1.067ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated ROMI7 ROMCLRN 6.386 ns register " "Info: tsu for register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\" (data pin = \"ROMI7\", clock pin = \"ROMCLRN\") is 6.386 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.130 ns + Longest pin register " "Info: + Longest pin to register delay is 11.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ROMI7 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'ROMI7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMI7 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -360 144 312 -344 "ROMI7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.824 ns) + CELL(0.206 ns) 8.004 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst15 2 COMB LCCOMB_X9_Y8_N6 3 " "Info: 2: + IC(6.824 ns) + CELL(0.206 ns) = 8.004 ns; Loc. = LCCOMB_X9_Y8_N6; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.030 ns" { ROMI7 counter_with_set_256:inst6|counter_with_set_16:inst|inst15 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 984 1032 200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.624 ns) 9.749 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut 3 COMB LCCOMB_X9_Y10_N20 2 " "Info: 3: + IC(1.121 ns) + CELL(0.624 ns) = 9.749 ns; Loc. = LCCOMB_X9_Y10_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst15 counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.206 ns) 11.022 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut 4 COMB LCCOMB_X9_Y11_N16 1 " "Info: 4: + IC(1.067 ns) + CELL(0.206 ns) = 11.022 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 1; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.130 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 5 REG LCFF_X9_Y11_N17 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 11.130 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.118 ns ( 19.03 % ) " "Info: Total cell delay = 2.118 ns ( 19.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.012 ns ( 80.97 % ) " "Info: Total interconnect delay = 9.012 ns ( 80.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.130 ns" { ROMI7 counter_with_set_256:inst6|counter_with_set_16:inst|inst15 counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.130 ns" { ROMI7 {} ROMI7~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst15 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 6.824ns 1.121ns 1.067ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMCLRN destination 4.704 ns - Shortest register " "Info: - Shortest clock path from clock \"ROMCLRN\" to destination register is 4.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ROMCLRN 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMCLRN } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -216 144 312 -200 "ROMCLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.061 ns) + CELL(0.647 ns) 3.702 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 2 COMB LCCOMB_X9_Y11_N12 3 " "Info: 2: + IC(2.061 ns) + CELL(0.647 ns) = 3.702 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 4.704 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 3 REG LCFF_X9_Y11_N17 1 " "Info: 3: + IC(0.336 ns) + CELL(0.666 ns) = 4.704 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.307 ns ( 49.04 % ) " "Info: Total cell delay = 2.307 ns ( 49.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.397 ns ( 50.96 % ) " "Info: Total interconnect delay = 2.397 ns ( 50.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.704 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.704 ns" { ROMCLRN {} ROMCLRN~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.061ns 0.336ns } { 0.000ns 0.994ns 0.647ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.130 ns" { ROMI7 counter_with_set_256:inst6|counter_with_set_16:inst|inst15 counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.130 ns" { ROMI7 {} ROMI7~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst15 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 6.824ns 1.121ns 1.067ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.704 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.704 ns" { ROMCLRN {} ROMCLRN~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.061ns 0.336ns } { 0.000ns 0.994ns 0.647ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ROMDFF ROMA7 counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 27.788 ns register " "Info: tco from clock \"ROMDFF\" to destination pin \"ROMA7\" through register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated\" is 27.788 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMDFF source 20.665 ns + Longest register " "Info: + Longest clock path from clock \"ROMDFF\" to source register is 20.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ROMDFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMDFF } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -232 144 312 -216 "ROMDFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.355 ns) + CELL(0.370 ns) 3.719 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst8 2 COMB LCCOMB_X9_Y10_N16 3 " "Info: 2: + IC(2.355 ns) + CELL(0.370 ns) = 3.719 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.651 ns) 4.761 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X9_Y10_N18 3 " "Info: 3: + IC(0.391 ns) + CELL(0.651 ns) = 4.761 ns; Loc. = LCCOMB_X9_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 6.075 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X9_Y10_N15 1 " "Info: 4: + IC(0.344 ns) + CELL(0.970 ns) = 6.075 ns; Loc. = LCFF_X9_Y10_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 6.885 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X9_Y10_N0 3 " "Info: 5: + IC(0.440 ns) + CELL(0.370 ns) = 6.885 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.970 ns) 8.906 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X9_Y8_N27 1 " "Info: 6: + IC(1.051 ns) + CELL(0.970 ns) = 8.906 ns; Loc. = LCFF_X9_Y8_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 9.535 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X9_Y8_N12 3 " "Info: 7: + IC(0.423 ns) + CELL(0.206 ns) = 9.535 ns; Loc. = LCCOMB_X9_Y8_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.970 ns) 10.841 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X9_Y8_N25 1 " "Info: 8: + IC(0.336 ns) + CELL(0.970 ns) = 10.841 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.206 ns) 12.240 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X9_Y11_N10 3 " "Info: 9: + IC(1.193 ns) + CELL(0.206 ns) = 12.240 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 13.864 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X10_Y11_N11 1 " "Info: 10: + IC(0.654 ns) + CELL(0.970 ns) = 13.864 ns; Loc. = LCFF_X10_Y11_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 14.974 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut 11 COMB LCCOMB_X9_Y11_N8 3 " "Info: 11: + IC(0.740 ns) + CELL(0.370 ns) = 14.974 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 16.598 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated 12 REG LCFF_X10_Y11_N9 1 " "Info: 12: + IC(0.654 ns) + CELL(0.970 ns) = 16.598 ns; Loc. = LCFF_X10_Y11_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.370 ns) 17.709 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut 13 COMB LCCOMB_X9_Y11_N14 3 " "Info: 13: + IC(0.741 ns) + CELL(0.370 ns) = 17.709 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 19.010 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated 14 REG LCFF_X9_Y11_N19 1 " "Info: 14: + IC(0.331 ns) + CELL(0.970 ns) = 19.010 ns; Loc. = LCFF_X9_Y11_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 19.663 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 15 COMB LCCOMB_X9_Y11_N12 3 " "Info: 15: + IC(0.447 ns) + CELL(0.206 ns) = 19.663 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.666 ns) 20.665 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 16 REG LCFF_X9_Y11_N17 1 " "Info: 16: + IC(0.336 ns) + CELL(0.666 ns) = 20.665 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.229 ns ( 49.50 % ) " "Info: Total cell delay = 10.229 ns ( 49.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.436 ns ( 50.50 % ) " "Info: Total interconnect delay = 10.436 ns ( 50.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "20.665 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "20.665 ns" { ROMDFF {} ROMDFF~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.355ns 0.391ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns 1.193ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.994ns 0.370ns 0.651ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.819 ns + Longest register pin " "Info: + Longest register to pin delay is 6.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X9_Y11_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.370 ns) 1.115 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X9_Y10_N20 2 " "Info: 2: + IC(0.745 ns) + CELL(0.370 ns) = 1.115 ns; Loc. = LCCOMB_X9_Y10_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.448 ns) + CELL(3.256 ns) 6.819 ns ROMA7 3 PIN PIN_72 0 " "Info: 3: + IC(2.448 ns) + CELL(3.256 ns) = 6.819 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'ROMA7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.704 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut ROMA7 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -360 408 584 -344 "ROMA7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.626 ns ( 53.17 % ) " "Info: Total cell delay = 3.626 ns ( 53.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.193 ns ( 46.83 % ) " "Info: Total interconnect delay = 3.193 ns ( 46.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut ROMA7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} ROMA7 {} } { 0.000ns 0.745ns 2.448ns } { 0.000ns 0.370ns 3.256ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "20.665 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "20.665 ns" { ROMDFF {} ROMDFF~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.355ns 0.391ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns 1.193ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns 0.447ns 0.336ns } { 0.000ns 0.994ns 0.370ns 0.651ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut ROMA7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.819 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} ROMA7 {} } { 0.000ns 0.745ns 2.448ns } { 0.000ns 0.370ns 3.256ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ROMI7 ROMA7 15.453 ns Longest " "Info: Longest tpd from source pin \"ROMI7\" to destination pin \"ROMA7\" is 15.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ROMI7 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'ROMI7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMI7 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -360 144 312 -344 "ROMI7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.824 ns) + CELL(0.206 ns) 8.004 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst15 2 COMB LCCOMB_X9_Y8_N6 3 " "Info: 2: + IC(6.824 ns) + CELL(0.206 ns) = 8.004 ns; Loc. = LCCOMB_X9_Y8_N6; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.030 ns" { ROMI7 counter_with_set_256:inst6|counter_with_set_16:inst|inst15 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 984 1032 200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.624 ns) 9.749 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut 3 COMB LCCOMB_X9_Y10_N20 2 " "Info: 3: + IC(1.121 ns) + CELL(0.624 ns) = 9.749 ns; Loc. = LCCOMB_X9_Y10_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst15 counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.448 ns) + CELL(3.256 ns) 15.453 ns ROMA7 4 PIN PIN_72 0 " "Info: 4: + IC(2.448 ns) + CELL(3.256 ns) = 15.453 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'ROMA7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.704 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut ROMA7 } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -360 408 584 -344 "ROMA7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.060 ns ( 32.74 % ) " "Info: Total cell delay = 5.060 ns ( 32.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.393 ns ( 67.26 % ) " "Info: Total interconnect delay = 10.393 ns ( 67.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "15.453 ns" { ROMI7 counter_with_set_256:inst6|counter_with_set_16:inst|inst15 counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut ROMA7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "15.453 ns" { ROMI7 {} ROMI7~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst15 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut {} ROMA7 {} } { 0.000ns 0.000ns 6.824ns 1.121ns 2.448ns } { 0.000ns 0.974ns 0.206ns 0.624ns 3.256ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated ROMCLRN ROMDFF 14.617 ns register " "Info: th for register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated\" (data pin = \"ROMCLRN\", clock pin = \"ROMDFF\") is 14.617 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ROMDFF destination 18.706 ns + Longest register " "Info: + Longest clock path from clock \"ROMDFF\" to destination register is 18.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ROMDFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMDFF } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -232 144 312 -216 "ROMDFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.355 ns) + CELL(0.370 ns) 3.719 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst8 2 COMB LCCOMB_X9_Y10_N16 3 " "Info: 2: + IC(2.355 ns) + CELL(0.370 ns) = 3.719 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.651 ns) 4.761 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X9_Y10_N18 3 " "Info: 3: + IC(0.391 ns) + CELL(0.651 ns) = 4.761 ns; Loc. = LCCOMB_X9_Y10_N18; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 6.075 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X9_Y10_N15 1 " "Info: 4: + IC(0.344 ns) + CELL(0.970 ns) = 6.075 ns; Loc. = LCFF_X9_Y10_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 6.885 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X9_Y10_N0 3 " "Info: 5: + IC(0.440 ns) + CELL(0.370 ns) = 6.885 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.970 ns) 8.906 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X9_Y8_N27 1 " "Info: 6: + IC(1.051 ns) + CELL(0.970 ns) = 8.906 ns; Loc. = LCFF_X9_Y8_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.206 ns) 9.535 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X9_Y8_N12 3 " "Info: 7: + IC(0.423 ns) + CELL(0.206 ns) = 9.535 ns; Loc. = LCCOMB_X9_Y8_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.970 ns) 10.841 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X9_Y8_N25 1 " "Info: 8: + IC(0.336 ns) + CELL(0.970 ns) = 10.841 ns; Loc. = LCFF_X9_Y8_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.206 ns) 12.240 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X9_Y11_N10 3 " "Info: 9: + IC(1.193 ns) + CELL(0.206 ns) = 12.240 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 13.864 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X10_Y11_N11 1 " "Info: 10: + IC(0.654 ns) + CELL(0.970 ns) = 13.864 ns; Loc. = LCFF_X10_Y11_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 14.974 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut 11 COMB LCCOMB_X9_Y11_N8 3 " "Info: 11: + IC(0.740 ns) + CELL(0.370 ns) = 14.974 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.970 ns) 16.598 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated 12 REG LCFF_X10_Y11_N9 1 " "Info: 12: + IC(0.654 ns) + CELL(0.970 ns) = 16.598 ns; Loc. = LCFF_X10_Y11_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.370 ns) 17.709 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut 13 COMB LCCOMB_X9_Y11_N14 3 " "Info: 13: + IC(0.741 ns) + CELL(0.370 ns) = 17.709 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.666 ns) 18.706 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated 14 REG LCFF_X9_Y11_N19 1 " "Info: 14: + IC(0.331 ns) + CELL(0.666 ns) = 18.706 ns; Loc. = LCFF_X9_Y11_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.053 ns ( 48.40 % ) " "Info: Total cell delay = 9.053 ns ( 48.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.653 ns ( 51.60 % ) " "Info: Total interconnect delay = 9.653 ns ( 51.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "18.706 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "18.706 ns" { ROMDFF {} ROMDFF~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.355ns 0.391ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns 1.193ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns } { 0.000ns 0.994ns 0.370ns 0.651ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.395 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ROMCLRN 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROMCLRN } "NODE_NAME" } } { "fetch_system.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/fetch_system.bdf" { { -216 144 312 -200 "ROMCLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.061 ns) + CELL(0.647 ns) 3.702 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut 2 COMB LCCOMB_X9_Y11_N12 3 " "Info: 2: + IC(2.061 ns) + CELL(0.647 ns) = 3.702 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 4.287 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~data_lut 3 COMB LCCOMB_X9_Y11_N18 1 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 4.287 ns; Loc. = LCCOMB_X9_Y11_N18; Fanout = 1; COMB Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.395 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated 4 REG LCFF_X9_Y11_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.395 ns; Loc. = LCFF_X9_Y11_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/fetch_system/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 44.48 % ) " "Info: Total cell delay = 1.955 ns ( 44.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.440 ns ( 55.52 % ) " "Info: Total interconnect delay = 2.440 ns ( 55.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.395 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.395 ns" { ROMCLRN {} ROMCLRN~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.061ns 0.379ns 0.000ns } { 0.000ns 0.994ns 0.647ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "18.706 ns" { ROMDFF counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "18.706 ns" { ROMDFF {} ROMDFF~combout {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.355ns 0.391ns 0.344ns 0.440ns 1.051ns 0.423ns 0.336ns 1.193ns 0.654ns 0.740ns 0.654ns 0.741ns 0.331ns } { 0.000ns 0.994ns 0.370ns 0.651ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.395 ns" { ROMCLRN counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~data_lut counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.395 ns" { ROMCLRN {} ROMCLRN~combout {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~data_lut {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.061ns 0.379ns 0.000ns } { 0.000ns 0.994ns 0.647ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 19:28:40 2022 " "Info: Processing ended: Thu Mar 31 19:28:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Info: Quartus II Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
