OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/pinarizmir/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/top_module_project6/runs/RUN_2025.05.29_19.10.38/tmp/routing/23-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 10.0
[INFO]: Setting input delay to: 10.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   top_module_project6
Die area:                 ( 0 0 ) ( 1000000 1000000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     106978
Number of terminals:      16
Number of snets:          2
Number of nets:           3576

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 100000 instances.
[INFO DRT-0164] Number of unique instances = 420.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 100000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 645237.
[INFO DRT-0033] mcon shape region query size = 1162320.
[INFO DRT-0033] met1 shape region query size = 225300.
[INFO DRT-0033] via shape region query size = 12600.
[INFO DRT-0033] met2 shape region query size = 7560.
[INFO DRT-0033] via2 shape region query size = 10080.
[INFO DRT-0033] met3 shape region query size = 7574.
[INFO DRT-0033] via3 shape region query size = 10080.
[INFO DRT-0033] met4 shape region query size = 2646.
[INFO DRT-0033] via4 shape region query size = 98.
[INFO DRT-0033] met5 shape region query size = 126.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1483 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 402 unique inst patterns.
[INFO DRT-0084]   Complete 9259 groups.
#scanned instances     = 106978
#unique  instances     = 420
#stdCellGenAp          = 12503
#stdCellValidPlanarAp  = 136
#stdCellValidViaAp     = 8857
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11047
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:13, memory = 386.86 (MB), peak = 408.45 (MB)

Number of guides:     69650

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 144 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 144 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 14163.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 17494.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 12589.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 3410.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1427.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 95.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 28179 vertical wires in 3 frboxes and 20999 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 2543 vertical wires in 3 frboxes and 4587 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 609.48 (MB), peak = 666.29 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 609.48 (MB), peak = 666.29 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 856.27 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 1224.39 (MB).
    Completing 30% with 1403 violations.
    elapsed time = 00:00:11, memory = 1448.61 (MB).
    Completing 40% with 1403 violations.
    elapsed time = 00:00:15, memory = 1448.61 (MB).
    Completing 50% with 1403 violations.
    elapsed time = 00:00:18, memory = 1448.61 (MB).
    Completing 60% with 2638 violations.
    elapsed time = 00:00:23, memory = 1448.61 (MB).
    Completing 70% with 2638 violations.
    elapsed time = 00:00:27, memory = 1448.61 (MB).
    Completing 80% with 3620 violations.
    elapsed time = 00:00:31, memory = 1474.00 (MB).
    Completing 90% with 3620 violations.
    elapsed time = 00:00:35, memory = 1474.52 (MB).
    Completing 100% with 4442 violations.
    elapsed time = 00:00:40, memory = 1475.03 (MB).
[INFO DRT-0199]   Number of violations = 5458.
Viol/Layer         li1   mcon   met1   met2   met3   met4   met5
Cut Spacing          0      6      0      0      0      0      0
Metal Spacing       21      0    323    278    192      9      5
Min Hole             0      0      2      0      0      0      0
Recheck              1      0    459    162     43    346      5
Short                0      0   2702    640    244     15      5
[INFO DRT-0267] cpu time = 00:01:20, elapsed time = 00:00:40, memory = 1475.03 (MB), peak = 1475.03 (MB)
Total wire length = 2716053 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 888938 um.
Total wire length on LAYER met2 = 993333 um.
Total wire length on LAYER met3 = 472100 um.
Total wire length on LAYER met4 = 324096 um.
Total wire length on LAYER met5 = 37583 um.
Total number of vias = 54581.
Up-via summary (total 54581):

------------------------
 FR_MASTERSLICE        0
            li1    17306
           met1    29860
           met2     4594
           met3     2644
           met4      177
------------------------
                   54581


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 5458 violations.
    elapsed time = 00:00:03, memory = 1475.03 (MB).
    Completing 20% with 5458 violations.
    elapsed time = 00:00:07, memory = 1475.03 (MB).
    Completing 30% with 4665 violations.
    elapsed time = 00:00:10, memory = 1475.03 (MB).
    Completing 40% with 4665 violations.
    elapsed time = 00:00:14, memory = 1475.03 (MB).
    Completing 50% with 4665 violations.
    elapsed time = 00:00:19, memory = 1475.03 (MB).
    Completing 60% with 3867 violations.
    elapsed time = 00:00:23, memory = 1475.03 (MB).
    Completing 70% with 3867 violations.
    elapsed time = 00:00:28, memory = 1475.03 (MB).
    Completing 80% with 2707 violations.
    elapsed time = 00:00:32, memory = 1475.03 (MB).
    Completing 90% with 2707 violations.
    elapsed time = 00:00:37, memory = 1475.03 (MB).
    Completing 100% with 1816 violations.
    elapsed time = 00:00:42, memory = 1476.06 (MB).
[INFO DRT-0199]   Number of violations = 1871.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          9      0      0      0      0
Metal Spacing        0    121    115     36      2
Min Hole             0      2      0      0      0
Recheck              0     37     17      1      0
Short                0   1334    173     15      9
[INFO DRT-0267] cpu time = 00:01:24, elapsed time = 00:00:42, memory = 1476.06 (MB), peak = 1476.06 (MB)
Total wire length = 2716827 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 889383 um.
Total wire length on LAYER met2 = 994440 um.
Total wire length on LAYER met3 = 471980 um.
Total wire length on LAYER met4 = 323594 um.
Total wire length on LAYER met5 = 37429 um.
Total number of vias = 56174.
Up-via summary (total 56174):

------------------------
 FR_MASTERSLICE        0
            li1    17304
           met1    31134
           met2     4878
           met3     2681
           met4      177
------------------------
                   56174


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1871 violations.
    elapsed time = 00:00:03, memory = 1476.06 (MB).
    Completing 20% with 1871 violations.
    elapsed time = 00:00:06, memory = 1476.06 (MB).
    Completing 30% with 1784 violations.
    elapsed time = 00:00:09, memory = 1476.06 (MB).
    Completing 40% with 1784 violations.
    elapsed time = 00:00:13, memory = 1476.06 (MB).
    Completing 50% with 1784 violations.
    elapsed time = 00:00:17, memory = 1476.06 (MB).
    Completing 60% with 1722 violations.
    elapsed time = 00:00:20, memory = 1476.06 (MB).
    Completing 70% with 1722 violations.
    elapsed time = 00:00:24, memory = 1476.06 (MB).
    Completing 80% with 1639 violations.
    elapsed time = 00:00:27, memory = 1476.06 (MB).
    Completing 90% with 1639 violations.
    elapsed time = 00:00:32, memory = 1476.06 (MB).
    Completing 100% with 1483 violations.
    elapsed time = 00:00:35, memory = 1476.06 (MB).
[INFO DRT-0199]   Number of violations = 1524.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          2      0      0      0      0
Metal Spacing        0     74    113     33      2
Recheck              0     36     11      1      0
Short                0   1090    140     15      7
[INFO DRT-0267] cpu time = 00:01:10, elapsed time = 00:00:35, memory = 1476.06 (MB), peak = 1476.06 (MB)
Total wire length = 2716724 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 889229 um.
Total wire length on LAYER met2 = 994327 um.
Total wire length on LAYER met3 = 472013 um.
Total wire length on LAYER met4 = 323789 um.
Total wire length on LAYER met5 = 37365 um.
Total number of vias = 56432.
Up-via summary (total 56432):

------------------------
 FR_MASTERSLICE        0
            li1    17304
           met1    31306
           met2     4955
           met3     2691
           met4      176
------------------------
                   56432


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1524 violations.
    elapsed time = 00:00:01, memory = 1476.06 (MB).
    Completing 20% with 1524 violations.
    elapsed time = 00:00:04, memory = 1476.06 (MB).
    Completing 30% with 1166 violations.
    elapsed time = 00:00:07, memory = 1476.06 (MB).
    Completing 40% with 1166 violations.
    elapsed time = 00:00:10, memory = 1476.06 (MB).
    Completing 50% with 1166 violations.
    elapsed time = 00:00:12, memory = 1476.06 (MB).
    Completing 60% with 803 violations.
    elapsed time = 00:00:15, memory = 1476.06 (MB).
    Completing 70% with 803 violations.
    elapsed time = 00:00:17, memory = 1476.06 (MB).
    Completing 80% with 421 violations.
    elapsed time = 00:00:31, memory = 1476.06 (MB).
    Completing 90% with 421 violations.
    elapsed time = 00:00:21, memory = 1476.06 (MB).
    Completing 100% with 41 violations.
    elapsed time = 00:00:23, memory = 1476.06 (MB).
[INFO DRT-0199]   Number of violations = 41.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0      8      3      6
Short                0     15      3      5
[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:23, memory = 1476.06 (MB), peak = 1476.06 (MB)
Total wire length = 2717198 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 887360 um.
Total wire length on LAYER met2 = 994459 um.
Total wire length on LAYER met3 = 473654 um.
Total wire length on LAYER met4 = 324359 um.
Total wire length on LAYER met5 = 37365 um.
Total number of vias = 58510.
Up-via summary (total 58510):

------------------------
 FR_MASTERSLICE        0
            li1    17304
           met1    32851
           met2     5422
           met3     2757
           met4      176
------------------------
                   58510


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 41 violations.
    elapsed time = 00:00:00, memory = 1476.06 (MB).
    Completing 20% with 41 violations.
    elapsed time = 00:00:00, memory = 1476.06 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1476.06 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1476.06 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:00, memory = 1476.06 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 1476.06 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:13, memory = 1476.06 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 1476.06 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:00, memory = 1476.06 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1476.06 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1476.06 (MB), peak = 1476.06 (MB)
Total wire length = 2717192 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 887361 um.
Total wire length on LAYER met2 = 994425 um.
Total wire length on LAYER met3 = 473640 um.
Total wire length on LAYER met4 = 324398 um.
Total wire length on LAYER met5 = 37365 um.
Total number of vias = 58511.
Up-via summary (total 58511):

------------------------
 FR_MASTERSLICE        0
            li1    17304
           met1    32853
           met2     5419
           met3     2759
           met4      176
------------------------
                   58511


[INFO DRT-0198] Complete detail routing.
Total wire length = 2717192 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 887361 um.
Total wire length on LAYER met2 = 994425 um.
Total wire length on LAYER met3 = 473640 um.
Total wire length on LAYER met4 = 324398 um.
Total wire length on LAYER met5 = 37365 um.
Total number of vias = 58511.
Up-via summary (total 58511):

------------------------
 FR_MASTERSLICE        0
            li1    17304
           met1    32853
           met2     5419
           met3     2759
           met4      176
------------------------
                   58511


[INFO DRT-0267] cpu time = 00:04:42, elapsed time = 00:02:23, memory = 1476.06 (MB), peak = 1476.06 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/top_module_project6/runs/RUN_2025.05.29_19.10.38/results/routing/top_module_project6.odb'…
Writing netlist to '/openlane/designs/top_module_project6/runs/RUN_2025.05.29_19.10.38/results/routing/top_module_project6.nl.v'…
Writing powered netlist to '/openlane/designs/top_module_project6/runs/RUN_2025.05.29_19.10.38/results/routing/top_module_project6.pnl.v'…
Writing layout to '/openlane/designs/top_module_project6/runs/RUN_2025.05.29_19.10.38/results/routing/top_module_project6.def'…
