$comment
	File created using the following command:
		vcd file FlipFlopD_Demo.msim.vcd -direction
$end
$date
	Tue Mar 14 17:12:46 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module FlipFlopD_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " d $end
$var reg 1 # reset $end
$var reg 1 $ set $end
$var wire 1 % q $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , clk~input_o $end
$var wire 1 - q~output_o $end
$var wire 1 . d~input_o $end
$var wire 1 / set~input_o $end
$var wire 1 0 reset~input_o $end
$var wire 1 1 q$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
10
01
$end
#40000
1!
1,
#80000
1"
0#
0!
1.
00
0,
#120000
1!
1,
#160000
0"
0!
0.
0,
#200000
1!
1,
#240000
1#
1"
0!
10
1.
0,
#280000
1!
1,
#320000
1$
0#
0"
0!
1/
00
0.
0,
#360000
1!
1,
#400000
1"
0!
1.
0,
11
1-
1%
#440000
1!
1,
#480000
0$
1#
0"
0!
0/
10
0.
0,
01
0-
0%
#520000
1!
1,
#560000
1$
0#
1"
0!
1/
00
1.
0,
11
1-
1%
#600000
0$
1#
1!
0/
10
1,
01
0-
0%
#640000
0"
0!
0.
0,
#680000
1$
0#
1!
1/
00
1,
#720000
1"
0$
0!
1.
0/
0,
#760000
1#
1$
1!
10
1/
1,
#800000
0"
0#
0$
0!
0.
00
0/
0,
#840000
1#
1!
10
1,
#880000
1"
1$
0!
1.
1/
0,
#920000
0#
1!
00
1,
11
1-
1%
#960000
0"
0$
1#
0!
0.
0/
10
0,
01
0-
0%
#1000000
