--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 96 paths analyzed, 96 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.569ns.
--------------------------------------------------------------------------------

Paths for end point slow_multiply/Mmult_n0024 (DSP48_X0Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_multiply/Mmult_b_q[7]_b_q[7]_MuLt_4_OUT (DSP)
  Destination:          slow_multiply/Mmult_n0024 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      9.520ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.324 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_multiply/Mmult_b_q[7]_b_q[7]_MuLt_4_OUT to slow_multiply/Mmult_n0024
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.M5        Tdspcko_M_B0REG       4.371   slow_multiply/Mmult_b_q[7]_b_q[7]_MuLt_4_OUT
                                                       slow_multiply/Mmult_b_q[7]_b_q[7]_MuLt_4_OUT
    DSP48_X0Y6.A5        net (fanout=2)        1.644   slow_multiply/b_q[7]_b_q[7]_MuLt_4_OUT<5>
    DSP48_X0Y6.CLK       Tdspdck_A_MREG        3.505   slow_multiply/Mmult_n0024
                                                       slow_multiply/Mmult_n0024
    -------------------------------------------------  ---------------------------
    Total                                      9.520ns (7.876ns logic, 1.644ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------

Paths for end point slow_multiply/Mmult_n0022 (DSP48_X0Y8.B12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_multiply/Mmult_a_q[7]_a_q[7]_MuLt_1_OUT (DSP)
  Destination:          slow_multiply/Mmult_n0022 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      9.375ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.194 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_multiply/Mmult_a_q[7]_a_q[7]_MuLt_1_OUT to slow_multiply/Mmult_n0022
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.M12       Tdspcko_M_B0REG       4.371   slow_multiply/Mmult_a_q[7]_a_q[7]_MuLt_1_OUT
                                                       slow_multiply/Mmult_a_q[7]_a_q[7]_MuLt_1_OUT
    DSP48_X0Y8.B12       net (fanout=2)        1.498   slow_multiply/a_q[7]_a_q[7]_MuLt_1_OUT<12>
    DSP48_X0Y8.CLK       Tdspdck_B_MREG        3.506   slow_multiply/Mmult_n0022
                                                       slow_multiply/Mmult_n0022
    -------------------------------------------------  ---------------------------
    Total                                      9.375ns (7.877ns logic, 1.498ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point slow_multiply/Mmult_n0024 (DSP48_X0Y6.B11), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_multiply/Mmult_b_q[7]_b_q[7]_MuLt_4_OUT (DSP)
  Destination:          slow_multiply/Mmult_n0024 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      9.345ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.324 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_multiply/Mmult_b_q[7]_b_q[7]_MuLt_4_OUT to slow_multiply/Mmult_n0024
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.M11       Tdspcko_M_B0REG       4.371   slow_multiply/Mmult_b_q[7]_b_q[7]_MuLt_4_OUT
                                                       slow_multiply/Mmult_b_q[7]_b_q[7]_MuLt_4_OUT
    DSP48_X0Y6.B11       net (fanout=2)        1.468   slow_multiply/b_q[7]_b_q[7]_MuLt_4_OUT<11>
    DSP48_X0Y6.CLK       Tdspdck_B_MREG        3.506   slow_multiply/Mmult_n0024
                                                       slow_multiply/Mmult_n0024
    -------------------------------------------------  ---------------------------
    Total                                      9.345ns (7.877ns logic, 1.468ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slow_multiply/Mmult_c_d (DSP48_X0Y7.A0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slow_multiply/Mmult_n0024 (DSP)
  Destination:          slow_multiply/Mmult_c_d (DSP)
  Requirement:          0.000ns
  Data Path Delay:      1.416ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.044 - 0.035)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slow_multiply/Mmult_n0024 to slow_multiply/Mmult_c_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.M0        Tdspcko_M_MREG        0.551   slow_multiply/Mmult_n0024
                                                       slow_multiply/Mmult_n0024
    DSP48_X0Y7.A0        net (fanout=1)        0.457   slow_multiply/temp2_q<0>
    DSP48_X0Y7.CLK       Tdspckd_A_MREG(-Th)    -0.408   slow_multiply/Mmult_c_d
                                                       slow_multiply/Mmult_c_d
    -------------------------------------------------  ---------------------------
    Total                                      1.416ns (0.959ns logic, 0.457ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

Paths for end point slow_multiply/Mmult_c_d (DSP48_X0Y7.A15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slow_multiply/Mmult_n0024 (DSP)
  Destination:          slow_multiply/Mmult_c_d (DSP)
  Requirement:          0.000ns
  Data Path Delay:      1.416ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.044 - 0.035)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slow_multiply/Mmult_n0024 to slow_multiply/Mmult_c_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.M15       Tdspcko_M_MREG        0.551   slow_multiply/Mmult_n0024
                                                       slow_multiply/Mmult_n0024
    DSP48_X0Y7.A15       net (fanout=1)        0.457   slow_multiply/temp2_q<15>
    DSP48_X0Y7.CLK       Tdspckd_A_MREG(-Th)    -0.408   slow_multiply/Mmult_c_d
                                                       slow_multiply/Mmult_c_d
    -------------------------------------------------  ---------------------------
    Total                                      1.416ns (0.959ns logic, 0.457ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

Paths for end point slow_multiply/Mmult_c_d (DSP48_X0Y7.A14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slow_multiply/Mmult_n0024 (DSP)
  Destination:          slow_multiply/Mmult_c_d (DSP)
  Requirement:          0.000ns
  Data Path Delay:      1.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.044 - 0.035)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slow_multiply/Mmult_n0024 to slow_multiply/Mmult_c_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.M14       Tdspcko_M_MREG        0.551   slow_multiply/Mmult_n0024
                                                       slow_multiply/Mmult_n0024
    DSP48_X0Y7.A14       net (fanout=1)        0.498   slow_multiply/temp2_q<14>
    DSP48_X0Y7.CLK       Tdspckd_A_MREG(-Th)    -0.408   slow_multiply/Mmult_c_d
                                                       slow_multiply/Mmult_c_d
    -------------------------------------------------  ---------------------------
    Total                                      1.457ns (0.959ns logic, 0.498ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.569|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 96 paths, 0 nets, and 102 connections

Design statistics:
   Minimum period:   9.569ns{1}   (Maximum frequency: 104.504MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 14 15:16:56 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 230 MB



