<HTML>
<!-- created Dec 13 2011 from sparc.texi line 12 via texi2www -->
<BODY BGCOLOR="FFFFFF">
<A HREF="http://www.rtems.com" target="Text Frame">
  <IMG align=right BORDER=0 SRC="../images/rtems_logo.jpg" ALT="RTEMS Logo"> </A>
<H1>RTEMS 4.10.2 On-Line Library</H1>
<HR>
<HEAD>
<TITLE>SPARC Specific Information</TITLE>
<LINK REL="Precedes" HREF="cpu_supplement00179.html">
<LINK REV="Precedes" HREF="">
<LINK REV="Subdocument" HREF="index.html">
<LINK REV="Library" HREF="../index.html">
</HEAD><BODY><P>
<A><IMG ALIGN=MIDDLE SRC="../images/missing-arrow.gif" ALT="prev"></A>
<A HREF="index.html"> <IMG ALIGN=MIDDLE SRC="../images/up-arrow.gif" ALT="UP"></A>
<A HREF="cpu_supplement00179.html"><IMG ALIGN=MIDDLE SRC="../images/next-arrow.gif" ALT="NEXT"></A>
<A HREF="../index.html"> <IMG ALIGN=MIDDLE SRC="../images/dir-arrow.gif" ALT="Bookshelf"></A>
<CITE>RTEMS CPU Architecture Supplement</CITE></P>
<H1>Chapter 11: SPARC Specific Information</H1>
<MENU>
<LI><A HREF="cpu_supplement00179.html">SPARC Specific Information CPU Model Dependent Features</A>
<LI><A HREF="cpu_supplement00180.html">SPARC Specific Information Calling Conventions</A>
<LI><A HREF="cpu_supplement00181.html">SPARC Specific Information Memory Model</A>
<LI><A HREF="cpu_supplement00182.html">SPARC Specific Information Interrupt Processing</A>
<LI><A HREF="cpu_supplement00183.html">SPARC Specific Information Default Fatal Error Processing</A>
<LI><A HREF="cpu_supplement00184.html">SPARC Specific Information Board Support Packages</A>
</MENU>
<P>
The Real Time Executive for Multiprocessor Systems
(RTEMS) is designed to be portable across multiple processor
architectures.  However, the nature of real-time systems makes
it essential that the application designer understand certain
processor dependent implementation details.  These processor
dependencies include calling convention, board support package
issues, interrupt processing, exact RTEMS memory requirements,
performance data, header files, and the assembly language
interface to the executive.
</P>
<P>
This document discusses the SPARC architecture
dependencies in this port of RTEMS.  Currently, only
implementations of SPARC Version 7 are supported by RTEMS.
</P>
<P>
It is highly recommended that the SPARC RTEMS
application developer obtain and become familiar with the
documentation for the processor being used as well as the
specification for the revision of the SPARC architecture which
corresponds to that processor.
</P>
<H3>SPARC Architecture Documents</H3>
<P>
For information on the SPARC architecture, refer to
the following documents available from SPARC International, Inc.
(http://www.sparc.com):
</P>
<UL>
<LI>SPARC Standard Version 7.

<LI>SPARC Standard Version 8.

<LI>SPARC Standard Version 9.
</UL>

<H3>ERC32 Specific Information</H3>
<P>
The European Space Agency's ERC32 is a three chip
computing core implementing a SPARC V7 processor and associated
support circuitry for embedded space applications. The integer
and floating-point units (90C601E &amp; 90C602E) are based on the
Cypress 7C601 and 7C602, with additional error-detection and
recovery functions. The memory controller (MEC) implements
system support functions such as address decoding, memory
interface, DMA interface, UARTs, timers, interrupt control,
write-protection, memory reconfiguration and error-detection.
The core is designed to work at 25MHz, but using space qualified
memories limits the system frequency to around 15 MHz, resulting
in a performance of 10 MIPS and 2 MFLOPS.
</P>
<P>
Information on the ERC32 and a number of development
support tools, such as the SPARC Instruction Simulator (SIS),
are freely available on the Internet.  The following documents
and SIS are available via anonymous ftp or pointing your web
browser at ftp://ftp.estec.esa.nl/pub/ws/wsd/erc32.
</P>
<UL>
<LI>ERC32 System Design Document

<LI>MEC Device Specification
</UL>

<P>
Additionally, the SPARC RISC User's Guide from Matra
MHS documents the functionality of the integer and floating
point units including the instruction set information.  To
obtain this document as well as ERC32 components and VHDL models
contact:
</P>
<DL><DT><DD>
<PRE>
Matra MHS SA
3 Avenue du Centre, BP 309,
78054 St-Quentin-en-Yvelines,
Cedex, France
VOICE: +31-1-30607087
FAX: +31-1-30640693
</PRE>
</DL>
<P>
Amar Guennon (amar.guennon@matramhs.fr) is familiar with the ERC32.
</P>
<P><HR>
<LINK REL="Precedes" HREF="cpu_supplement00179.html">
<LINK REV="Precedes" HREF="">
<LINK REV="Subdocument" HREF="index.html">
<LINK REV="Library" HREF="../index.html">
</HEAD><BODY><P>
<A><IMG ALIGN=MIDDLE SRC="../images/missing-arrow.gif" ALT="prev"></A>
<A HREF="index.html"> <IMG ALIGN=MIDDLE SRC="../images/up-arrow.gif" ALT="UP"></A>
<A HREF="cpu_supplement00179.html"><IMG ALIGN=MIDDLE SRC="../images/next-arrow.gif" ALT="NEXT"></A>
<A HREF="../index.html"> <IMG ALIGN=MIDDLE SRC="../images/dir-arrow.gif" ALT="Bookshelf"></A>
<CITE>RTEMS CPU Architecture Supplement</CITE></P>
<P>Copyright &copy; 1988-2008 <A HREF="http://www.oarcorp.com" target="Text Frame">OAR Corporation</A>
</BODY></HTML>
