// Seed: 1423734284
module module_0 #(
    parameter id_11 = 32'd5,
    parameter id_3  = 32'd59
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire _id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout uwire id_6;
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  output wire id_2;
  input wire id_1;
  wire id_14;
  assign id_6 = -1;
  assign module_1.id_4 = 0;
  logic id_15;
  logic [id_3 : 1 'b0] id_16, id_17, id_18;
  logic [1  ==  id_11 : -1] id_19;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd16,
    parameter id_4 = 32'd52,
    parameter id_7 = 32'd78
) (
    id_1,
    id_2,
    _id_3,
    _id_4
);
  input wire _id_4;
  inout wire _id_3;
  inout wire id_2;
  output wire id_1;
  wire [1  |  id_3  |  id_3  |  1 : id_4] id_5;
  tri id_6;
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_3,
      id_5,
      id_5,
      id_2,
      id_1,
      id_6,
      id_5,
      id_6,
      id_3,
      id_2,
      id_5
  );
  assign id_6 = 1;
  parameter id_7 = 1 ? ~1 < 1 : -1;
  logic [id_3 : id_4] id_8;
  defparam id_7.id_7 = id_7;
  assign id_8 = 1;
  initial id_8 = -1;
endmodule
