// Seed: 1617237933
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input supply0 id_2,
    input wand id_3,
    output wand id_4,
    input tri id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wor id_8,
    output tri1 id_9,
    input wor id_10,
    input wire id_11,
    input wor id_12,
    input supply1 id_13,
    output supply1 id_14
);
  wire id_16;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output tri id_2,
    input uwire id_3,
    output supply1 id_4
);
  initial assume (-1);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_1,
      id_3,
      id_4,
      id_1,
      id_1,
      id_3,
      id_3,
      id_0
  );
endmodule
