# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2.srcs/sources_1/new/JK_trigger.vhd" \
"../../../../lab2.srcs/sim_1/new/test_JK_trigger.vhd" \

# Do not sort compile order
nosort
