

================================================================
== Vivado HLS Report for 'zeropad2d_cl_array_array_ap_fixed_1u_config7_s'
================================================================
* Date:           Thu Feb 17 20:09:03 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.458 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      103|      103| 0.515 us | 0.515 us |  103|  103|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTopWidth     |       10|       10|         1|          -|          -|    10|    no    |
        |- PadMain         |       80|       80|        10|          -|          -|     8|    no    |
        | + CopyMain       |        8|        8|         1|          -|          -|     8|    no    |
        |- PadBottomWidth  |       10|       10|         1|          -|          -|    10|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       74|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      120|     -|
|Register             |        -|      -|       27|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       27|      194|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_153_p2          |     +    |      0|  0|   6|           4|           1|
    |j_1_fu_177_p2        |     +    |      0|  0|   6|           4|           1|
    |j_2_fu_165_p2        |     +    |      0|  0|   6|           4|           1|
    |j_fu_141_p2          |     +    |      0|  0|   6|           4|           1|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln56_fu_135_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln61_fu_147_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln65_fu_159_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln74_fu_171_p2  |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  74|          37|          27|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  33|          6|    1|          6|
    |ap_done                    |   9|          2|    1|          2|
    |data_V_data_V_TDATA_blk_n  |   9|          2|    1|          2|
    |i1_0_reg_102               |   9|          2|    4|          8|
    |j3_0_reg_113               |   9|          2|    4|          8|
    |j6_0_reg_124               |   9|          2|    4|          8|
    |j_0_reg_91                 |   9|          2|    4|          8|
    |real_start                 |   9|          2|    1|          2|
    |res_V_data_V_blk_n         |   9|          2|    1|          2|
    |res_V_data_V_din           |  15|          3|   16|         48|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 120|         25|   37|         94|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  5|   0|    5|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i1_0_reg_102    |  4|   0|    4|          0|
    |i_reg_194       |  4|   0|    4|          0|
    |j3_0_reg_113    |  4|   0|    4|          0|
    |j6_0_reg_124    |  4|   0|    4|          0|
    |j_0_reg_91      |  4|   0|    4|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 27|   0|   27|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,1u>,config7> | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,1u>,config7> | return value |
|ap_start              |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,1u>,config7> | return value |
|start_full_n          |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,1u>,config7> | return value |
|ap_done               | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,1u>,config7> | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,1u>,config7> | return value |
|ap_idle               | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,1u>,config7> | return value |
|ap_ready              | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,1u>,config7> | return value |
|start_out             | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,1u>,config7> | return value |
|start_write           | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,1u>,config7> | return value |
|data_V_data_V_TDATA   |  in |   16|    axis    |                  data_V_data_V                 |    pointer   |
|data_V_data_V_TVALID  |  in |    1|    axis    |                  data_V_data_V                 |    pointer   |
|data_V_data_V_TREADY  | out |    1|    axis    |                  data_V_data_V                 |    pointer   |
|res_V_data_V_din      | out |   16|   ap_fifo  |                  res_V_data_V                  |    pointer   |
|res_V_data_V_full_n   |  in |    1|   ap_fifo  |                  res_V_data_V                  |    pointer   |
|res_V_data_V_write    | out |    1|   ap_fifo  |                  res_V_data_V                  |    pointer   |
+----------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 5 
4 --> 4 3 
5 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str224, i32 0, i32 0, [1 x i8]* @p_str225, [1 x i8]* @p_str226, [1 x i8]* @p_str227, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str228, [1 x i8]* @p_str229)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str48) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:55]   --->   Operation 8 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str48)" [firmware/nnet_utils/nnet_padding_stream.h:55]   --->   Operation 9 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.60ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %PadTop_begin ], [ %j, %1 ]"   --->   Operation 11 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.65ns)   --->   "%icmp_ln56 = icmp eq i4 %j_0, -6" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 12 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.33ns)   --->   "%j = add i4 %j_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 14 'add' 'j' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %PadTop_end, label %1" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str49) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 16 'specloopname' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_data_V, i16 0)" [firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:57]   --->   Operation 17 'write' <Predicate = (!icmp_ln56)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 18 'br' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str48, i32 %tmp)" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 19 'specregionend' 'empty_28' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.60ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 20 'br' <Predicate = (icmp_ln56)> <Delay = 0.60>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i, %PadMain_end ], [ 0, %PadTop_end ]"   --->   Operation 21 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.65ns)   --->   "%icmp_ln61 = icmp eq i4 %i1_0, -8" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 22 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 23 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.33ns)   --->   "%i = add i4 %i1_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %PadBottom_begin, label %PadMain_begin" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str50) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str50)" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 27 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str51) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:62]   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_data_V, i16 0)" [firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:63]   --->   Operation 29 'write' <Predicate = (!icmp_ln61)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 30 [1/1] (0.60ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 30 'br' <Predicate = (!icmp_ln61)> <Delay = 0.60>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str54) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:73]   --->   Operation 31 'specloopname' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str54)" [firmware/nnet_utils/nnet_padding_stream.h:73]   --->   Operation 32 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.60ns)   --->   "br label %3" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 33 'br' <Predicate = (icmp_ln61)> <Delay = 0.60>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%j3_0 = phi i4 [ %j_2, %2 ], [ 0, %PadMain_begin ]"   --->   Operation 34 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.65ns)   --->   "%icmp_ln65 = icmp eq i4 %j3_0, -8" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 35 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 36 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.33ns)   --->   "%j_2 = add i4 %j3_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 37 'add' 'j_2' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %PadMain_end, label %2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str52) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 39 'specloopname' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_V_data_V)" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 40 'read' 'tmp_data_0_V' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 41 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_data_V, i16 %tmp_data_0_V)" [firmware/nnet_utils/nnet_padding_stream.h:28->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 41 'write' <Predicate = (!icmp_ln65)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 42 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str53) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:68]   --->   Operation 43 'specloopname' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_data_V, i16 0)" [firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:69]   --->   Operation 44 'write' <Predicate = (icmp_ln65)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str50, i32 %tmp_2)" [firmware/nnet_utils/nnet_padding_stream.h:71]   --->   Operation 45 'specregionend' 'empty_31' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 46 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.45>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%j6_0 = phi i4 [ 0, %PadBottom_begin ], [ %j_1, %4 ]"   --->   Operation 47 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.65ns)   --->   "%icmp_ln74 = icmp eq i4 %j6_0, -6" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 48 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 49 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.33ns)   --->   "%j_1 = add i4 %j6_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 50 'add' 'j_1' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln74, label %PadBottom_end, label %4" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str55) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 52 'specloopname' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_data_V, i16 0)" [firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:75]   --->   Operation 53 'write' <Predicate = (!icmp_ln74)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 54 'br' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str54, i32 %tmp_1)" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 55 'specregionend' 'empty_33' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_padding_stream.h:78]   --->   Operation 56 'ret' <Predicate = (icmp_ln74)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specloopname_ln55 (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 001000]
br_ln56           (br               ) [ 011000]
j_0               (phi              ) [ 001000]
icmp_ln56         (icmp             ) [ 001000]
empty             (speclooptripcount) [ 000000]
j                 (add              ) [ 011000]
br_ln56           (br               ) [ 000000]
specloopname_ln56 (specloopname     ) [ 000000]
write_ln16        (write            ) [ 000000]
br_ln56           (br               ) [ 011000]
empty_28          (specregionend    ) [ 000000]
br_ln61           (br               ) [ 001110]
i1_0              (phi              ) [ 000100]
icmp_ln61         (icmp             ) [ 000110]
empty_29          (speclooptripcount) [ 000000]
i                 (add              ) [ 001110]
br_ln61           (br               ) [ 000000]
specloopname_ln61 (specloopname     ) [ 000000]
tmp_2             (specregionbegin  ) [ 000010]
specloopname_ln62 (specloopname     ) [ 000000]
write_ln16        (write            ) [ 000000]
br_ln65           (br               ) [ 000110]
specloopname_ln73 (specloopname     ) [ 000000]
tmp_1             (specregionbegin  ) [ 000001]
br_ln74           (br               ) [ 000111]
j3_0              (phi              ) [ 000010]
icmp_ln65         (icmp             ) [ 000110]
empty_30          (speclooptripcount) [ 000000]
j_2               (add              ) [ 000110]
br_ln65           (br               ) [ 000000]
specloopname_ln65 (specloopname     ) [ 000000]
tmp_data_0_V      (read             ) [ 000000]
write_ln28        (write            ) [ 000000]
br_ln65           (br               ) [ 000110]
specloopname_ln68 (specloopname     ) [ 000000]
write_ln16        (write            ) [ 000000]
empty_31          (specregionend    ) [ 000000]
br_ln61           (br               ) [ 001110]
j6_0              (phi              ) [ 000001]
icmp_ln74         (icmp             ) [ 000001]
empty_32          (speclooptripcount) [ 000000]
j_1               (add              ) [ 000101]
br_ln74           (br               ) [ 000000]
specloopname_ln74 (specloopname     ) [ 000000]
write_ln16        (write            ) [ 000000]
br_ln74           (br               ) [ 000101]
empty_33          (specregionend    ) [ 000000]
ret_ln78          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str224"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str227"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str228"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str229"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="grp_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="16" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln16/2 write_ln16/3 write_ln28/4 write_ln16/4 write_ln16/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_data_0_V_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_0_V/4 "/>
</bind>
</comp>

<comp id="91" class="1005" name="j_0_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="1"/>
<pin id="93" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="j_0_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="4" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="i1_0_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="1"/>
<pin id="104" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="i1_0_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="1" slack="1"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/3 "/>
</bind>
</comp>

<comp id="113" class="1005" name="j3_0_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="1"/>
<pin id="115" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="j3_0_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/4 "/>
</bind>
</comp>

<comp id="124" class="1005" name="j6_0_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="1"/>
<pin id="126" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j6_0 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="j6_0_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6_0/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln56_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="0" index="1" bw="4" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="j_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln61_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln65_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="j_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln74_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="j_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="186" class="1005" name="j_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="202" class="1005" name="j_2_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="j_1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="52" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="54" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="70" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="90"><net_src comp="84" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="95" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="95" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="106" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="58" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="106" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="117" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="58" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="117" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="128" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="128" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="48" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="141" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="197"><net_src comp="153" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="205"><net_src comp="165" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="213"><net_src comp="177" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="128" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_data_V | {}
	Port: res_V_data_V | {2 3 4 5 }
 - Input state : 
	Port: zeropad2d_cl<array,array<ap_fixed,1u>,config7> : data_V_data_V | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln56 : 1
		j : 1
		br_ln56 : 2
	State 3
		icmp_ln61 : 1
		i : 1
		br_ln61 : 2
	State 4
		icmp_ln65 : 1
		j_2 : 1
		br_ln65 : 2
	State 5
		icmp_ln74 : 1
		j_1 : 1
		br_ln74 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln56_fu_135    |    0    |    9    |
|   icmp   |     icmp_ln61_fu_147    |    0    |    9    |
|          |     icmp_ln65_fu_159    |    0    |    9    |
|          |     icmp_ln74_fu_171    |    0    |    9    |
|----------|-------------------------|---------|---------|
|          |         j_fu_141        |    0    |    6    |
|    add   |         i_fu_153        |    0    |    6    |
|          |        j_2_fu_165       |    0    |    6    |
|          |        j_1_fu_177       |    0    |    6    |
|----------|-------------------------|---------|---------|
|   write  |     grp_write_fu_76     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   read   | tmp_data_0_V_read_fu_84 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    60   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|i1_0_reg_102|    4   |
|  i_reg_194 |    4   |
|j3_0_reg_113|    4   |
|j6_0_reg_124|    4   |
| j_0_reg_91 |    4   |
| j_1_reg_210|    4   |
| j_2_reg_202|    4   |
|  j_reg_186 |    4   |
+------------+--------+
|    Total   |   32   |
+------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_76 |  p2  |   2  |  16  |   32   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   32   ||  0.603  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   60   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   32   |   69   |
+-----------+--------+--------+--------+
