

================================================================
== Vivado HLS Report for 'dct_dct_1d'
================================================================
* Date:           Sat Aug 08 23:01:37 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        dct_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      5.79|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  209|  209|  209|  209|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop   |  208|  208|        26|          -|          -|     8|    no    |
        | + DCT_Inner_Loop  |   24|   24|         3|          -|          -|     8|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      65|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      1|       -|       -|
|Memory           |        0|      -|      15|      15|
|Multiplexer      |        -|      -|       -|      41|
|Register         |        -|      -|      96|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     111|     121|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+---+----+
    |               Instance              |              Module              | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------------------+----------------------------------+---------+-------+---+----+
    |dct_mac_muladd_16s_15s_32ns_32_1_U0  |dct_mac_muladd_16s_15s_32ns_32_1  |        0|      1|  0|   0|
    +-------------------------------------+----------------------------------+---------+-------+---+----+
    |Total                                |                                  |        0|      1|  0|   0|
    +-------------------------------------+----------------------------------+---------+-------+---+----+

    * Memory: 
    +-------------------+----------------------------+---------+----+----+------+-----+------+-------------+
    |       Memory      |           Module           | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------------+---------+----+----+------+-----+------+-------------+
    |dct_coeff_table_U  |dct_dct_1d_dct_coeff_table  |        0|  15|  15|    64|   15|     1|          960|
    +-------------------+----------------------------+---------+----+----+------+-----+------+-------------+
    |Total              |                            |        0|  15|  15|    64|   15|     1|          960|
    +-------------------+----------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |dct_coeff_table_addr7_fu_195_p2  |     +    |      0|  0|   8|           8|           8|
    |k_1_fu_161_p2                    |     +    |      0|  0|   4|           4|           1|
    |n_1_fu_185_p2                    |     +    |      0|  0|   4|           4|           1|
    |p_addr1_fu_205_p2                |     +    |      0|  0|   8|           8|           8|
    |p_addr3_fu_240_p2                |     +    |      0|  0|   8|           8|           8|
    |tmp_2_fu_219_p2                  |     +    |      0|  0|  29|          13|          29|
    |exitcond1_fu_155_p2              |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_fu_179_p2               |   icmp   |      0|  0|   2|           4|           5|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  65|          53|          65|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |   1|          6|    1|          6|
    |k_reg_96      |   4|          2|    4|          8|
    |n_reg_108     |   4|          2|    4|          8|
    |tmp1_reg_119  |  32|          2|   32|         64|
    +--------------+----+-----------+-----+-----------+
    |Total         |  41|         12|   41|         86|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   5|   0|    5|          0|
    |dct_coeff_table_addr6_cast_reg_282  |   4|   0|    8|          4|
    |dct_coeff_table_load_reg_305        |  15|   0|   15|          0|
    |k_1_reg_277                         |   4|   0|    4|          0|
    |k_reg_96                            |   4|   0|    4|          0|
    |n_1_reg_290                         |   4|   0|    4|          0|
    |n_reg_108                           |   4|   0|    4|          0|
    |p_addr2_cast_reg_269                |   4|   0|    8|          4|
    |p_addr_cast_reg_264                 |   4|   0|    8|          4|
    |src_load_reg_310                    |  16|   0|   16|          0|
    |tmp1_reg_119                        |  32|   0|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  96|   0|  108|         12|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  dct_dct_1d  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  dct_dct_1d  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  dct_dct_1d  | return value |
|ap_done       | out |    1| ap_ctrl_hs |  dct_dct_1d  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  dct_dct_1d  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  dct_dct_1d  | return value |
|src_address0  | out |    6|  ap_memory |      src     |     array    |
|src_ce0       | out |    1|  ap_memory |      src     |     array    |
|src_q0        |  in |   16|  ap_memory |      src     |     array    |
|tmp_1         |  in |    4|   ap_none  |     tmp_1    |    scalar    |
|dst_address0  | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst     |     array    |
|dst_we0       | out |    1|  ap_memory |      dst     |     array    |
|dst_d0        | out |   16|  ap_memory |      dst     |     array    |
|tmp_11        |  in |    4|   ap_none  |    tmp_11    |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.09ns
ST_1: tmp_11_read [1/1] 0.72ns
:0  %tmp_11_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_11)

ST_1: tmp_1_read [1/1] 0.72ns
:1  %tmp_1_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_1)

ST_1: tmp [1/1] 0.00ns
:2  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1_read, i3 0)

ST_1: p_addr_cast [1/1] 0.00ns
:3  %p_addr_cast = zext i7 %tmp to i8

ST_1: tmp_6 [1/1] 0.00ns
:4  %tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_11_read, i3 0)

ST_1: p_addr2_cast [1/1] 0.00ns
:5  %p_addr2_cast = zext i7 %tmp_6 to i8

ST_1: stg_12 [1/1] 1.09ns
:6  br label %1


 <State 2>: 1.24ns
ST_2: k [1/1] 0.00ns
:0  %k = phi i4 [ 0, %0 ], [ %k_1, %5 ]

ST_2: exitcond1 [1/1] 1.24ns
:1  %exitcond1 = icmp eq i4 %k, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: k_1 [1/1] 0.48ns
:3  %k_1 = add i4 %k, 1

ST_2: stg_17 [1/1] 0.00ns
:4  br i1 %exitcond1, label %6, label %2

ST_2: stg_18 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

ST_2: tmp_7 [1/1] 0.00ns
:2  %tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k, i3 0)

ST_2: dct_coeff_table_addr6_cast [1/1] 0.00ns
:3  %dct_coeff_table_addr6_cast = zext i7 %tmp_7 to i8

ST_2: stg_22 [1/1] 1.09ns
:4  br label %3

ST_2: stg_23 [1/1] 0.00ns
:0  ret void


 <State 3>: 4.03ns
ST_3: n [1/1] 0.00ns
:0  %n = phi i4 [ 0, %2 ], [ %n_1, %4 ]

ST_3: tmp1 [1/1] 0.00ns
:1  %tmp1 = phi i32 [ 0, %2 ], [ %tmp_5, %4 ]

ST_3: exitcond [1/1] 1.24ns
:2  %exitcond = icmp eq i4 %n, -8

ST_3: empty_17 [1/1] 0.00ns
:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: n_1 [1/1] 0.48ns
:4  %n_1 = add i4 %n, 1

ST_3: stg_29 [1/1] 0.00ns
:5  br i1 %exitcond, label %5, label %4

ST_3: tmp_6_trn5_cast [1/1] 0.00ns
:1  %tmp_6_trn5_cast = zext i4 %n to i8

ST_3: dct_coeff_table_addr7 [1/1] 1.34ns
:2  %dct_coeff_table_addr7 = add i8 %tmp_6_trn5_cast, %dct_coeff_table_addr6_cast

ST_3: tmp_10 [1/1] 0.00ns
:3  %tmp_10 = zext i8 %dct_coeff_table_addr7 to i64

ST_3: dct_coeff_table_addr [1/1] 0.00ns
:4  %dct_coeff_table_addr = getelementptr [64 x i15]* @dct_coeff_table, i64 0, i64 %tmp_10

ST_3: dct_coeff_table_load [2/2] 2.39ns
:5  %dct_coeff_table_load = load i15* %dct_coeff_table_addr, align 2

ST_3: p_addr1 [1/1] 1.34ns
:7  %p_addr1 = add i8 %tmp_6_trn5_cast, %p_addr_cast

ST_3: tmp_12 [1/1] 0.00ns
:8  %tmp_12 = zext i8 %p_addr1 to i64

ST_3: src_addr [1/1] 0.00ns
:9  %src_addr = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_12

ST_3: src_load [2/2] 2.33ns
:10  %src_load = load i16* %src_addr, align 2

ST_3: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = trunc i32 %tmp1 to i29

ST_3: tmp_2 [1/1] 1.70ns
:1  %tmp_2 = add i29 4096, %tmp_3

ST_3: tmp_4 [1/1] 0.00ns
:2  %tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_2, i32 13, i32 28)

ST_3: tmp_trn_cast [1/1] 0.00ns
:3  %tmp_trn_cast = zext i4 %k to i8

ST_3: p_addr3 [1/1] 1.34ns
:4  %p_addr3 = add i8 %tmp_trn_cast, %p_addr2_cast

ST_3: tmp_9 [1/1] 0.00ns
:5  %tmp_9 = zext i8 %p_addr3 to i64

ST_3: dst_addr [1/1] 0.00ns
:6  %dst_addr = getelementptr [64 x i16]* %dst, i64 0, i64 %tmp_9

ST_3: stg_46 [1/1] 2.33ns
:7  store i16 %tmp_4, i16* %dst_addr, align 2

ST_3: empty_18 [1/1] 0.00ns
:8  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_s) nounwind

ST_3: stg_48 [1/1] 0.00ns
:9  br label %1


 <State 4>: 2.39ns
ST_4: dct_coeff_table_load [1/2] 2.39ns
:5  %dct_coeff_table_load = load i15* %dct_coeff_table_addr, align 2

ST_4: src_load [1/2] 2.33ns
:10  %src_load = load i16* %src_addr, align 2


 <State 5>: 5.79ns
ST_5: stg_51 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1) nounwind

ST_5: coeff_cast [1/1] 0.00ns
:6  %coeff_cast = sext i15 %dct_coeff_table_load to i31

ST_5: tmp_7_cast [1/1] 0.00ns
:11  %tmp_7_cast = sext i16 %src_load to i31

ST_5: tmp_8 [1/1] 2.84ns
:12  %tmp_8 = mul i31 %tmp_7_cast, %coeff_cast

ST_5: tmp_8_cast [1/1] 0.00ns
:13  %tmp_8_cast = sext i31 %tmp_8 to i32

ST_5: tmp_5 [1/1] 2.95ns
:14  %tmp_5 = add nsw i32 %tmp_8_cast, %tmp1

ST_5: stg_57 [1/1] 0.00ns
:15  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x9796682360; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x9796682f30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x9796682990; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x9796682900; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x9796683560; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_11_read                (read             ) [ 000000]
tmp_1_read                 (read             ) [ 000000]
tmp                        (bitconcatenate   ) [ 000000]
p_addr_cast                (zext             ) [ 001111]
tmp_6                      (bitconcatenate   ) [ 000000]
p_addr2_cast               (zext             ) [ 001111]
stg_12                     (br               ) [ 011111]
k                          (phi              ) [ 001111]
exitcond1                  (icmp             ) [ 001111]
empty                      (speclooptripcount) [ 000000]
k_1                        (add              ) [ 011111]
stg_17                     (br               ) [ 000000]
stg_18                     (specloopname     ) [ 000000]
tmp_s                      (specregionbegin  ) [ 000111]
tmp_7                      (bitconcatenate   ) [ 000000]
dct_coeff_table_addr6_cast (zext             ) [ 000111]
stg_22                     (br               ) [ 001111]
stg_23                     (ret              ) [ 000000]
n                          (phi              ) [ 000100]
tmp1                       (phi              ) [ 000111]
exitcond                   (icmp             ) [ 001111]
empty_17                   (speclooptripcount) [ 000000]
n_1                        (add              ) [ 001111]
stg_29                     (br               ) [ 000000]
tmp_6_trn5_cast            (zext             ) [ 000000]
dct_coeff_table_addr7      (add              ) [ 000000]
tmp_10                     (zext             ) [ 000000]
dct_coeff_table_addr       (getelementptr    ) [ 000010]
p_addr1                    (add              ) [ 000000]
tmp_12                     (zext             ) [ 000000]
src_addr                   (getelementptr    ) [ 000010]
tmp_3                      (trunc            ) [ 000000]
tmp_2                      (add              ) [ 000000]
tmp_4                      (partselect       ) [ 000000]
tmp_trn_cast               (zext             ) [ 000000]
p_addr3                    (add              ) [ 000000]
tmp_9                      (zext             ) [ 000000]
dst_addr                   (getelementptr    ) [ 000000]
stg_46                     (store            ) [ 000000]
empty_18                   (specregionend    ) [ 000000]
stg_48                     (br               ) [ 011111]
dct_coeff_table_load       (load             ) [ 000001]
src_load                   (load             ) [ 000001]
stg_51                     (specloopname     ) [ 000000]
coeff_cast                 (sext             ) [ 000000]
tmp_7_cast                 (sext             ) [ 000000]
tmp_8                      (mul              ) [ 000000]
tmp_8_cast                 (sext             ) [ 000000]
tmp_5                      (add              ) [ 001111]
stg_57                     (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_11_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="4" slack="0"/>
<pin id="50" dir="0" index="1" bw="4" slack="0"/>
<pin id="51" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_11_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_1_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="4" slack="0"/>
<pin id="57" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="dct_coeff_table_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="15" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="8" slack="0"/>
<pin id="64" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="0"/>
<pin id="69" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_load/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="src_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="dst_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="stg_46_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="0"/>
<pin id="94" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_46/3 "/>
</bind>
</comp>

<comp id="96" class="1005" name="k_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="1"/>
<pin id="98" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="k_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="n_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="1"/>
<pin id="110" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="n_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/3 "/>
</bind>
</comp>

<comp id="119" class="1005" name="tmp1_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp1_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="32" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="0" index="1" bw="4" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="p_addr_cast_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_6_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="0" index="1" bw="4" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_addr2_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr2_cast/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="exitcond1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="4" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="k_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_7_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="dct_coeff_table_addr6_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dct_coeff_table_addr6_cast/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="exitcond_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="n_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_6_trn5_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_trn5_cast/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="dct_coeff_table_addr7_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="7" slack="1"/>
<pin id="198" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dct_coeff_table_addr7/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_10_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_addr1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="7" slack="2"/>
<pin id="208" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_12_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="14" slack="0"/>
<pin id="221" dir="0" index="1" bw="29" slack="0"/>
<pin id="222" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_4_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="29" slack="0"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="0" index="3" bw="6" slack="0"/>
<pin id="230" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_trn_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="1"/>
<pin id="238" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_addr3_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="7" slack="2"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr3/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_9_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="coeff_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="15" slack="1"/>
<pin id="252" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_cast/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_7_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="1"/>
<pin id="255" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/5 "/>
</bind>
</comp>

<comp id="256" class="1007" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="15" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="2"/>
<pin id="260" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_8/5 tmp_5/5 tmp_8_cast/5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="p_addr_cast_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="2"/>
<pin id="266" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_addr_cast "/>
</bind>
</comp>

<comp id="269" class="1005" name="p_addr2_cast_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="2"/>
<pin id="271" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_addr2_cast "/>
</bind>
</comp>

<comp id="277" class="1005" name="k_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="dct_coeff_table_addr6_cast_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="1"/>
<pin id="284" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_addr6_cast "/>
</bind>
</comp>

<comp id="290" class="1005" name="n_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="dct_coeff_table_addr_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="1"/>
<pin id="297" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_addr "/>
</bind>
</comp>

<comp id="300" class="1005" name="src_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="1"/>
<pin id="302" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="305" class="1005" name="dct_coeff_table_load_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="15" slack="1"/>
<pin id="307" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_load "/>
</bind>
</comp>

<comp id="310" class="1005" name="src_load_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="1"/>
<pin id="312" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_load "/>
</bind>
</comp>

<comp id="315" class="1005" name="tmp_5_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="54" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="48" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="143" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="100" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="100" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="100" pin="4"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="112" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="112" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="112" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="209"><net_src comp="191" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="218"><net_src comp="123" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="219" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="42" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="235"><net_src comp="225" pin="4"/><net_sink comp="91" pin=1"/></net>

<net id="239"><net_src comp="96" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="250" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="119" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="139" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="272"><net_src comp="151" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="280"><net_src comp="161" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="285"><net_src comp="175" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="293"><net_src comp="185" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="298"><net_src comp="60" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="303"><net_src comp="72" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="308"><net_src comp="67" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="313"><net_src comp="79" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="318"><net_src comp="256" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="123" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src | {}
	Port: dct_coeff_table | {}
  - Chain level:
	State 1
		p_addr_cast : 1
		p_addr2_cast : 1
	State 2
		exitcond1 : 1
		k_1 : 1
		stg_17 : 2
		tmp_7 : 1
		dct_coeff_table_addr6_cast : 2
	State 3
		exitcond : 1
		n_1 : 1
		stg_29 : 2
		tmp_6_trn5_cast : 1
		dct_coeff_table_addr7 : 2
		tmp_10 : 3
		dct_coeff_table_addr : 4
		dct_coeff_table_load : 5
		p_addr1 : 2
		tmp_12 : 3
		src_addr : 4
		src_load : 5
		tmp_3 : 1
		tmp_2 : 2
		tmp_4 : 3
		p_addr3 : 1
		tmp_9 : 2
		dst_addr : 3
		stg_46 : 4
	State 4
	State 5
		tmp_8 : 1
		tmp_8_cast : 2
		tmp_5 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |             k_1_fu_161            |    0    |    0    |    4    |
|          |             n_1_fu_185            |    0    |    0    |    4    |
|    add   |    dct_coeff_table_addr7_fu_195   |    0    |    0    |    7    |
|          |           p_addr1_fu_205          |    0    |    0    |    7    |
|          |            tmp_2_fu_219           |    0    |    0    |    29   |
|          |           p_addr3_fu_240          |    0    |    0    |    7    |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |          exitcond1_fu_155         |    0    |    0    |    2    |
|          |          exitcond_fu_179          |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_256            |    1    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   read   |       tmp_11_read_read_fu_48      |    0    |    0    |    0    |
|          |       tmp_1_read_read_fu_54       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             tmp_fu_131            |    0    |    0    |    0    |
|bitconcatenate|            tmp_6_fu_143           |    0    |    0    |    0    |
|          |            tmp_7_fu_167           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         p_addr_cast_fu_139        |    0    |    0    |    0    |
|          |        p_addr2_cast_fu_151        |    0    |    0    |    0    |
|          | dct_coeff_table_addr6_cast_fu_175 |    0    |    0    |    0    |
|   zext   |       tmp_6_trn5_cast_fu_191      |    0    |    0    |    0    |
|          |           tmp_10_fu_200           |    0    |    0    |    0    |
|          |           tmp_12_fu_210           |    0    |    0    |    0    |
|          |        tmp_trn_cast_fu_236        |    0    |    0    |    0    |
|          |            tmp_9_fu_245           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |            tmp_3_fu_215           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|            tmp_4_fu_225           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   sext   |         coeff_cast_fu_250         |    0    |    0    |    0    |
|          |         tmp_7_cast_fu_253         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    1    |    0    |    62   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|dct_coeff_table_addr6_cast_reg_282|    8   |
|   dct_coeff_table_addr_reg_295   |    6   |
|   dct_coeff_table_load_reg_305   |   15   |
|            k_1_reg_277           |    4   |
|             k_reg_96             |    4   |
|            n_1_reg_290           |    4   |
|             n_reg_108            |    4   |
|       p_addr2_cast_reg_269       |    8   |
|        p_addr_cast_reg_264       |    8   |
|         src_addr_reg_300         |    6   |
|         src_load_reg_310         |   16   |
|           tmp1_reg_119           |   32   |
|           tmp_5_reg_315          |   32   |
+----------------------------------+--------+
|               Total              |   147  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_79 |  p0  |   2  |   6  |   12   ||    6    |
|     k_reg_96     |  p0  |   2  |   4  |    8   ||    4    |
|   tmp1_reg_119   |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   96   ||   4.34  ||    48   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   62   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   48   |
|  Register |    -   |    -   |   147  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   147  |   110  |
+-----------+--------+--------+--------+--------+
