#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000267f15779a0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v00000267f1677860_0 .net "PC", 31 0, v00000267f1671d40_0;  1 drivers
v00000267f1676e60_0 .var "clk", 0 0;
v00000267f1677ae0_0 .net "clkout", 0 0, L_00000267f156d570;  1 drivers
v00000267f1677900_0 .net "cycles_consumed", 31 0, v00000267f1675860_0;  1 drivers
v00000267f1676be0_0 .net "regs0", 31 0, L_00000267f156d1f0;  1 drivers
v00000267f1676fa0_0 .net "regs1", 31 0, L_00000267f156cfc0;  1 drivers
v00000267f1678300_0 .net "regs2", 31 0, L_00000267f156d6c0;  1 drivers
v00000267f1676c80_0 .net "regs3", 31 0, L_00000267f156ce00;  1 drivers
v00000267f16770e0_0 .net "regs4", 31 0, L_00000267f156d260;  1 drivers
v00000267f1678080_0 .net "regs5", 31 0, L_00000267f156d2d0;  1 drivers
v00000267f1677540_0 .var "rst", 0 0;
S_00000267f14f5150 .scope module, "cpu" "processor" 2 35, 3 4 0, S_00000267f15779a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_00000267f1577cc0 .param/l "RType" 0 4 2, C4<000000>;
P_00000267f1577cf8 .param/l "add" 0 4 5, C4<100000>;
P_00000267f1577d30 .param/l "addi" 0 4 8, C4<001000>;
P_00000267f1577d68 .param/l "addu" 0 4 5, C4<100001>;
P_00000267f1577da0 .param/l "and_" 0 4 5, C4<100100>;
P_00000267f1577dd8 .param/l "andi" 0 4 8, C4<001100>;
P_00000267f1577e10 .param/l "beq" 0 4 10, C4<000100>;
P_00000267f1577e48 .param/l "bne" 0 4 10, C4<000101>;
P_00000267f1577e80 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_00000267f1577eb8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000267f1577ef0 .param/l "j" 0 4 12, C4<000010>;
P_00000267f1577f28 .param/l "jal" 0 4 12, C4<000011>;
P_00000267f1577f60 .param/l "jr" 0 4 6, C4<001000>;
P_00000267f1577f98 .param/l "lw" 0 4 8, C4<100011>;
P_00000267f1577fd0 .param/l "nor_" 0 4 5, C4<100111>;
P_00000267f1578008 .param/l "or_" 0 4 5, C4<100101>;
P_00000267f1578040 .param/l "ori" 0 4 8, C4<001101>;
P_00000267f1578078 .param/l "sgt" 0 4 6, C4<101011>;
P_00000267f15780b0 .param/l "sll" 0 4 6, C4<000000>;
P_00000267f15780e8 .param/l "slt" 0 4 5, C4<101010>;
P_00000267f1578120 .param/l "slti" 0 4 8, C4<101010>;
P_00000267f1578158 .param/l "srl" 0 4 6, C4<000010>;
P_00000267f1578190 .param/l "sub" 0 4 5, C4<100010>;
P_00000267f15781c8 .param/l "subu" 0 4 5, C4<100011>;
P_00000267f1578200 .param/l "sw" 0 4 8, C4<101011>;
P_00000267f1578238 .param/l "xor_" 0 4 5, C4<100110>;
P_00000267f1578270 .param/l "xori" 0 4 8, C4<001110>;
L_00000267f156ce70 .functor NOT 1, v00000267f1677540_0, C4<0>, C4<0>, C4<0>;
L_00000267f156d340 .functor NOT 1, v00000267f1677540_0, C4<0>, C4<0>, C4<0>;
L_00000267f156d030 .functor NOT 1, v00000267f1677540_0, C4<0>, C4<0>, C4<0>;
L_00000267f156d420 .functor NOT 1, v00000267f1677540_0, C4<0>, C4<0>, C4<0>;
L_00000267f156cee0 .functor NOT 1, v00000267f1677540_0, C4<0>, C4<0>, C4<0>;
L_00000267f156d490 .functor NOT 1, v00000267f1677540_0, C4<0>, C4<0>, C4<0>;
L_00000267f156d500 .functor NOT 1, v00000267f1677540_0, C4<0>, C4<0>, C4<0>;
L_00000267f156cd20 .functor NOT 1, v00000267f1677540_0, C4<0>, C4<0>, C4<0>;
L_00000267f156d570 .functor OR 1, v00000267f1676e60_0, v00000267f1565d70_0, C4<0>, C4<0>;
L_00000267f156d110 .functor OR 1, L_00000267f16783a0, L_00000267f1678440, C4<0>, C4<0>;
L_00000267f156d730 .functor AND 1, L_00000267f16d2790, L_00000267f16d19d0, C4<1>, C4<1>;
L_00000267f156ca80 .functor NOT 1, v00000267f1677540_0, C4<0>, C4<0>, C4<0>;
L_00000267f156d650 .functor OR 1, L_00000267f16d1110, L_00000267f16d2650, C4<0>, C4<0>;
L_00000267f156c9a0 .functor OR 1, L_00000267f156d650, L_00000267f16d08f0, C4<0>, C4<0>;
L_00000267f156d7a0 .functor OR 1, L_00000267f16d0c10, L_00000267f16d1430, C4<0>, C4<0>;
L_00000267f156ca10 .functor AND 1, L_00000267f16d0a30, L_00000267f156d7a0, C4<1>, C4<1>;
L_00000267f16d33f0 .functor OR 1, L_00000267f16d1890, L_00000267f16d20b0, C4<0>, C4<0>;
L_00000267f16d3460 .functor AND 1, L_00000267f16d16b0, L_00000267f16d33f0, C4<1>, C4<1>;
v00000267f1671de0_0 .net "ALUOp", 3 0, v00000267f1564f10_0;  1 drivers
v00000267f1670b20_0 .net "ALUResult", 31 0, v00000267f166a240_0;  1 drivers
v00000267f1670260_0 .net "ALUSrc", 0 0, v00000267f1565cd0_0;  1 drivers
v00000267f16703a0_0 .net "ALUin2", 31 0, L_00000267f16d1570;  1 drivers
v00000267f1670300_0 .net "MemReadEn", 0 0, v00000267f1564fb0_0;  1 drivers
v00000267f1671020_0 .net "MemWriteEn", 0 0, v00000267f1565050_0;  1 drivers
v00000267f1670440_0 .net "MemtoReg", 0 0, v00000267f1565190_0;  1 drivers
v00000267f16704e0_0 .net "PC", 31 0, v00000267f1671d40_0;  alias, 1 drivers
v00000267f16709e0_0 .net "PCPlus1", 31 0, L_00000267f1678260;  1 drivers
v00000267f16710c0_0 .net "PCsrc", 1 0, v00000267f166a100_0;  1 drivers
v00000267f1671700_0 .net "RegDst", 0 0, v00000267f15650f0_0;  1 drivers
v00000267f1670bc0_0 .net "RegWriteEn", 0 0, v00000267f1566450_0;  1 drivers
v00000267f1671e80_0 .net "WriteRegister", 4 0, L_00000267f16d0fd0;  1 drivers
v00000267f1671520_0 .net *"_ivl_0", 0 0, L_00000267f156ce70;  1 drivers
L_00000267f16788d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000267f16718e0_0 .net/2u *"_ivl_10", 4 0, L_00000267f16788d0;  1 drivers
L_00000267f1678cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f1671ac0_0 .net *"_ivl_101", 15 0, L_00000267f1678cc0;  1 drivers
v00000267f1670ee0_0 .net *"_ivl_102", 31 0, L_00000267f16d1b10;  1 drivers
L_00000267f1678d08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f1670760_0 .net *"_ivl_105", 25 0, L_00000267f1678d08;  1 drivers
L_00000267f1678d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f1670620_0 .net/2u *"_ivl_106", 31 0, L_00000267f1678d50;  1 drivers
v00000267f1671a20_0 .net *"_ivl_108", 0 0, L_00000267f16d2790;  1 drivers
L_00000267f1678d98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000267f1670800_0 .net/2u *"_ivl_110", 5 0, L_00000267f1678d98;  1 drivers
v00000267f1671b60_0 .net *"_ivl_112", 0 0, L_00000267f16d19d0;  1 drivers
v00000267f1670c60_0 .net *"_ivl_115", 0 0, L_00000267f156d730;  1 drivers
v00000267f1670940_0 .net *"_ivl_116", 47 0, L_00000267f16d1a70;  1 drivers
L_00000267f1678de0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f1670580_0 .net *"_ivl_119", 15 0, L_00000267f1678de0;  1 drivers
L_00000267f1678918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000267f16712a0_0 .net/2u *"_ivl_12", 5 0, L_00000267f1678918;  1 drivers
v00000267f16717a0_0 .net *"_ivl_120", 47 0, L_00000267f16d1250;  1 drivers
L_00000267f1678e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f1671160_0 .net *"_ivl_123", 15 0, L_00000267f1678e28;  1 drivers
v00000267f1670d00_0 .net *"_ivl_125", 0 0, L_00000267f16d1070;  1 drivers
v00000267f16708a0_0 .net *"_ivl_126", 31 0, L_00000267f16d2290;  1 drivers
v00000267f1670a80_0 .net *"_ivl_128", 47 0, L_00000267f16d2330;  1 drivers
v00000267f1671660_0 .net *"_ivl_130", 47 0, L_00000267f16d1e30;  1 drivers
v00000267f1671340_0 .net *"_ivl_132", 47 0, L_00000267f16d1c50;  1 drivers
v00000267f1670da0_0 .net *"_ivl_134", 47 0, L_00000267f16d23d0;  1 drivers
L_00000267f1678e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000267f1670e40_0 .net/2u *"_ivl_138", 1 0, L_00000267f1678e70;  1 drivers
v00000267f1670f80_0 .net *"_ivl_14", 0 0, L_00000267f1677ea0;  1 drivers
v00000267f1671200_0 .net *"_ivl_140", 0 0, L_00000267f16d1d90;  1 drivers
L_00000267f1678eb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000267f16713e0_0 .net/2u *"_ivl_142", 1 0, L_00000267f1678eb8;  1 drivers
v00000267f1671480_0 .net *"_ivl_144", 0 0, L_00000267f16d1930;  1 drivers
L_00000267f1678f00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000267f16715c0_0 .net/2u *"_ivl_146", 1 0, L_00000267f1678f00;  1 drivers
v00000267f1671840_0 .net *"_ivl_148", 0 0, L_00000267f16d0990;  1 drivers
L_00000267f1678f48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000267f1671980_0 .net/2u *"_ivl_150", 31 0, L_00000267f1678f48;  1 drivers
L_00000267f1678f90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000267f1671c00_0 .net/2u *"_ivl_152", 31 0, L_00000267f1678f90;  1 drivers
v00000267f16738f0_0 .net *"_ivl_154", 31 0, L_00000267f16d0ad0;  1 drivers
v00000267f1673df0_0 .net *"_ivl_156", 31 0, L_00000267f16d0b70;  1 drivers
L_00000267f1678960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000267f1673f30_0 .net/2u *"_ivl_16", 4 0, L_00000267f1678960;  1 drivers
v00000267f16737b0_0 .net *"_ivl_160", 0 0, L_00000267f156ca80;  1 drivers
L_00000267f1679020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f1673c10_0 .net/2u *"_ivl_162", 31 0, L_00000267f1679020;  1 drivers
L_00000267f16790f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000267f1673530_0 .net/2u *"_ivl_166", 5 0, L_00000267f16790f8;  1 drivers
v00000267f1672db0_0 .net *"_ivl_168", 0 0, L_00000267f16d1110;  1 drivers
L_00000267f1679140 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000267f16730d0_0 .net/2u *"_ivl_170", 5 0, L_00000267f1679140;  1 drivers
v00000267f16723b0_0 .net *"_ivl_172", 0 0, L_00000267f16d2650;  1 drivers
v00000267f1673170_0 .net *"_ivl_175", 0 0, L_00000267f156d650;  1 drivers
L_00000267f1679188 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000267f16735d0_0 .net/2u *"_ivl_176", 5 0, L_00000267f1679188;  1 drivers
v00000267f1673990_0 .net *"_ivl_178", 0 0, L_00000267f16d08f0;  1 drivers
v00000267f1672a90_0 .net *"_ivl_181", 0 0, L_00000267f156c9a0;  1 drivers
L_00000267f16791d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f1673670_0 .net/2u *"_ivl_182", 15 0, L_00000267f16791d0;  1 drivers
v00000267f1672b30_0 .net *"_ivl_184", 31 0, L_00000267f16d2470;  1 drivers
v00000267f16732b0_0 .net *"_ivl_187", 0 0, L_00000267f16d0e90;  1 drivers
v00000267f1672090_0 .net *"_ivl_188", 15 0, L_00000267f16d1ed0;  1 drivers
v00000267f1672810_0 .net *"_ivl_19", 4 0, L_00000267f1677f40;  1 drivers
v00000267f1672270_0 .net *"_ivl_190", 31 0, L_00000267f16d1f70;  1 drivers
v00000267f16728b0_0 .net *"_ivl_194", 31 0, L_00000267f16d1bb0;  1 drivers
L_00000267f1679218 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f1673cb0_0 .net *"_ivl_197", 25 0, L_00000267f1679218;  1 drivers
L_00000267f1679260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f1673d50_0 .net/2u *"_ivl_198", 31 0, L_00000267f1679260;  1 drivers
L_00000267f1678888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000267f1673a30_0 .net/2u *"_ivl_2", 5 0, L_00000267f1678888;  1 drivers
v00000267f1672bd0_0 .net *"_ivl_20", 4 0, L_00000267f1677360;  1 drivers
v00000267f1673e90_0 .net *"_ivl_200", 0 0, L_00000267f16d0a30;  1 drivers
L_00000267f16792a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000267f1672130_0 .net/2u *"_ivl_202", 5 0, L_00000267f16792a8;  1 drivers
v00000267f1673850_0 .net *"_ivl_204", 0 0, L_00000267f16d0c10;  1 drivers
L_00000267f16792f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000267f1673030_0 .net/2u *"_ivl_206", 5 0, L_00000267f16792f0;  1 drivers
v00000267f16721d0_0 .net *"_ivl_208", 0 0, L_00000267f16d1430;  1 drivers
v00000267f1673210_0 .net *"_ivl_211", 0 0, L_00000267f156d7a0;  1 drivers
v00000267f1672c70_0 .net *"_ivl_213", 0 0, L_00000267f156ca10;  1 drivers
L_00000267f1679338 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000267f1673350_0 .net/2u *"_ivl_214", 5 0, L_00000267f1679338;  1 drivers
v00000267f1672d10_0 .net *"_ivl_216", 0 0, L_00000267f16d1cf0;  1 drivers
L_00000267f1679380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000267f1673490_0 .net/2u *"_ivl_218", 31 0, L_00000267f1679380;  1 drivers
v00000267f1672310_0 .net *"_ivl_220", 31 0, L_00000267f16d0cb0;  1 drivers
v00000267f1672450_0 .net *"_ivl_224", 31 0, L_00000267f16d1610;  1 drivers
L_00000267f16793c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f16724f0_0 .net *"_ivl_227", 25 0, L_00000267f16793c8;  1 drivers
L_00000267f1679410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f1673710_0 .net/2u *"_ivl_228", 31 0, L_00000267f1679410;  1 drivers
v00000267f16733f0_0 .net *"_ivl_230", 0 0, L_00000267f16d16b0;  1 drivers
L_00000267f1679458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000267f1672e50_0 .net/2u *"_ivl_232", 5 0, L_00000267f1679458;  1 drivers
v00000267f1672ef0_0 .net *"_ivl_234", 0 0, L_00000267f16d1890;  1 drivers
L_00000267f16794a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000267f1672590_0 .net/2u *"_ivl_236", 5 0, L_00000267f16794a0;  1 drivers
v00000267f1673ad0_0 .net *"_ivl_238", 0 0, L_00000267f16d20b0;  1 drivers
v00000267f1672f90_0 .net *"_ivl_24", 0 0, L_00000267f156d030;  1 drivers
v00000267f1673b70_0 .net *"_ivl_241", 0 0, L_00000267f16d33f0;  1 drivers
v00000267f1672630_0 .net *"_ivl_243", 0 0, L_00000267f16d3460;  1 drivers
L_00000267f16794e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000267f16726d0_0 .net/2u *"_ivl_244", 5 0, L_00000267f16794e8;  1 drivers
v00000267f1672770_0 .net *"_ivl_246", 0 0, L_00000267f16d2150;  1 drivers
v00000267f1672950_0 .net *"_ivl_248", 31 0, L_00000267f16d21f0;  1 drivers
L_00000267f16789a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000267f16729f0_0 .net/2u *"_ivl_26", 4 0, L_00000267f16789a8;  1 drivers
v00000267f1675360_0 .net *"_ivl_29", 4 0, L_00000267f1677180;  1 drivers
v00000267f16750e0_0 .net *"_ivl_32", 0 0, L_00000267f156d420;  1 drivers
L_00000267f16789f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000267f16752c0_0 .net/2u *"_ivl_34", 4 0, L_00000267f16789f0;  1 drivers
v00000267f1675c20_0 .net *"_ivl_37", 4 0, L_00000267f1677400;  1 drivers
v00000267f1675cc0_0 .net *"_ivl_40", 0 0, L_00000267f156cee0;  1 drivers
L_00000267f1678a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f1674fa0_0 .net/2u *"_ivl_42", 15 0, L_00000267f1678a38;  1 drivers
v00000267f1674320_0 .net *"_ivl_45", 15 0, L_00000267f16774a0;  1 drivers
v00000267f1675f40_0 .net *"_ivl_48", 0 0, L_00000267f156d490;  1 drivers
v00000267f1674140_0 .net *"_ivl_5", 5 0, L_00000267f16772c0;  1 drivers
L_00000267f1678a80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f1674c80_0 .net/2u *"_ivl_50", 36 0, L_00000267f1678a80;  1 drivers
L_00000267f1678ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f1674f00_0 .net/2u *"_ivl_52", 31 0, L_00000267f1678ac8;  1 drivers
v00000267f16754a0_0 .net *"_ivl_55", 4 0, L_00000267f1677fe0;  1 drivers
v00000267f1675ae0_0 .net *"_ivl_56", 36 0, L_00000267f1678120;  1 drivers
v00000267f16743c0_0 .net *"_ivl_58", 36 0, L_00000267f1677720;  1 drivers
v00000267f1674d20_0 .net *"_ivl_62", 0 0, L_00000267f156d500;  1 drivers
L_00000267f1678b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000267f1674500_0 .net/2u *"_ivl_64", 5 0, L_00000267f1678b10;  1 drivers
v00000267f1674460_0 .net *"_ivl_67", 5 0, L_00000267f16781c0;  1 drivers
v00000267f1674aa0_0 .net *"_ivl_70", 0 0, L_00000267f156cd20;  1 drivers
L_00000267f1678b58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f16745a0_0 .net/2u *"_ivl_72", 57 0, L_00000267f1678b58;  1 drivers
L_00000267f1678ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f1675d60_0 .net/2u *"_ivl_74", 31 0, L_00000267f1678ba0;  1 drivers
v00000267f16741e0_0 .net *"_ivl_77", 25 0, L_00000267f1677a40;  1 drivers
v00000267f1674640_0 .net *"_ivl_78", 57 0, L_00000267f16786c0;  1 drivers
v00000267f1675040_0 .net *"_ivl_8", 0 0, L_00000267f156d340;  1 drivers
v00000267f1675180_0 .net *"_ivl_80", 57 0, L_00000267f16779a0;  1 drivers
L_00000267f1678be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000267f1674dc0_0 .net/2u *"_ivl_84", 31 0, L_00000267f1678be8;  1 drivers
L_00000267f1678c30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000267f1675a40_0 .net/2u *"_ivl_88", 5 0, L_00000267f1678c30;  1 drivers
v00000267f16740a0_0 .net *"_ivl_90", 0 0, L_00000267f16783a0;  1 drivers
L_00000267f1678c78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000267f1675b80_0 .net/2u *"_ivl_92", 5 0, L_00000267f1678c78;  1 drivers
v00000267f1674e60_0 .net *"_ivl_94", 0 0, L_00000267f1678440;  1 drivers
v00000267f1674a00_0 .net *"_ivl_97", 0 0, L_00000267f156d110;  1 drivers
v00000267f16746e0_0 .net *"_ivl_98", 47 0, L_00000267f1678580;  1 drivers
v00000267f1675220_0 .net "adderResult", 31 0, L_00000267f16d1750;  1 drivers
v00000267f1675400_0 .net "address", 31 0, L_00000267f1677c20;  1 drivers
v00000267f1674280_0 .net "clk", 0 0, L_00000267f156d570;  alias, 1 drivers
v00000267f1675860_0 .var "cycles_consumed", 31 0;
o00000267f1621888 .functor BUFZ 1, C4<z>; HiZ drive
v00000267f1675540_0 .net "excep_flag", 0 0, o00000267f1621888;  0 drivers
v00000267f1675680_0 .net "extImm", 31 0, L_00000267f16d12f0;  1 drivers
v00000267f16755e0_0 .net "funct", 5 0, L_00000267f1676a00;  1 drivers
v00000267f1674780_0 .net "hlt", 0 0, v00000267f1565d70_0;  1 drivers
v00000267f1674820_0 .net "imm", 15 0, L_00000267f16775e0;  1 drivers
v00000267f16748c0_0 .net "immediate", 31 0, L_00000267f16d0d50;  1 drivers
v00000267f1674960_0 .net "input_clk", 0 0, v00000267f1676e60_0;  1 drivers
v00000267f1675720_0 .net "instruction", 31 0, L_00000267f16d26f0;  1 drivers
v00000267f1674b40_0 .net "memoryReadData", 31 0, v00000267f1671ca0_0;  1 drivers
v00000267f16757c0_0 .net "nextPC", 31 0, L_00000267f16d11b0;  1 drivers
v00000267f1675900_0 .net "opcode", 5 0, L_00000267f1677040;  1 drivers
v00000267f1674be0_0 .net "rd", 4 0, L_00000267f1677cc0;  1 drivers
v00000267f16759a0_0 .net "readData1", 31 0, L_00000267f156caf0;  1 drivers
v00000267f1675e00_0 .net "readData1_w", 31 0, L_00000267f16d39c0;  1 drivers
v00000267f1675ea0_0 .net "readData2", 31 0, L_00000267f156d5e0;  1 drivers
v00000267f1676f00_0 .net "regs0", 31 0, L_00000267f156d1f0;  alias, 1 drivers
v00000267f1678760_0 .net "regs1", 31 0, L_00000267f156cfc0;  alias, 1 drivers
v00000267f1678620_0 .net "regs2", 31 0, L_00000267f156d6c0;  alias, 1 drivers
v00000267f1677d60_0 .net "regs3", 31 0, L_00000267f156ce00;  alias, 1 drivers
v00000267f1676dc0_0 .net "regs4", 31 0, L_00000267f156d260;  alias, 1 drivers
v00000267f1677e00_0 .net "regs5", 31 0, L_00000267f156d2d0;  alias, 1 drivers
v00000267f1676960_0 .net "rs", 4 0, L_00000267f1677220;  1 drivers
v00000267f1677680_0 .net "rst", 0 0, v00000267f1677540_0;  1 drivers
v00000267f16784e0_0 .net "rt", 4 0, L_00000267f1676d20;  1 drivers
v00000267f16777c0_0 .net "shamt", 31 0, L_00000267f1677b80;  1 drivers
v00000267f1676b40_0 .net "wire_instruction", 31 0, L_00000267f156cd90;  1 drivers
v00000267f16768c0_0 .net "writeData", 31 0, L_00000267f16d5a40;  1 drivers
v00000267f1676aa0_0 .net "zero", 0 0, L_00000267f16d48c0;  1 drivers
L_00000267f16772c0 .part L_00000267f16d26f0, 26, 6;
L_00000267f1677040 .functor MUXZ 6, L_00000267f16772c0, L_00000267f1678888, L_00000267f156ce70, C4<>;
L_00000267f1677ea0 .cmp/eq 6, L_00000267f1677040, L_00000267f1678918;
L_00000267f1677f40 .part L_00000267f16d26f0, 11, 5;
L_00000267f1677360 .functor MUXZ 5, L_00000267f1677f40, L_00000267f1678960, L_00000267f1677ea0, C4<>;
L_00000267f1677cc0 .functor MUXZ 5, L_00000267f1677360, L_00000267f16788d0, L_00000267f156d340, C4<>;
L_00000267f1677180 .part L_00000267f16d26f0, 21, 5;
L_00000267f1677220 .functor MUXZ 5, L_00000267f1677180, L_00000267f16789a8, L_00000267f156d030, C4<>;
L_00000267f1677400 .part L_00000267f16d26f0, 16, 5;
L_00000267f1676d20 .functor MUXZ 5, L_00000267f1677400, L_00000267f16789f0, L_00000267f156d420, C4<>;
L_00000267f16774a0 .part L_00000267f16d26f0, 0, 16;
L_00000267f16775e0 .functor MUXZ 16, L_00000267f16774a0, L_00000267f1678a38, L_00000267f156cee0, C4<>;
L_00000267f1677fe0 .part L_00000267f16d26f0, 6, 5;
L_00000267f1678120 .concat [ 5 32 0 0], L_00000267f1677fe0, L_00000267f1678ac8;
L_00000267f1677720 .functor MUXZ 37, L_00000267f1678120, L_00000267f1678a80, L_00000267f156d490, C4<>;
L_00000267f1677b80 .part L_00000267f1677720, 0, 32;
L_00000267f16781c0 .part L_00000267f16d26f0, 0, 6;
L_00000267f1676a00 .functor MUXZ 6, L_00000267f16781c0, L_00000267f1678b10, L_00000267f156d500, C4<>;
L_00000267f1677a40 .part L_00000267f16d26f0, 0, 26;
L_00000267f16786c0 .concat [ 26 32 0 0], L_00000267f1677a40, L_00000267f1678ba0;
L_00000267f16779a0 .functor MUXZ 58, L_00000267f16786c0, L_00000267f1678b58, L_00000267f156cd20, C4<>;
L_00000267f1677c20 .part L_00000267f16779a0, 0, 32;
L_00000267f1678260 .arith/sum 32, v00000267f1671d40_0, L_00000267f1678be8;
L_00000267f16783a0 .cmp/eq 6, L_00000267f1677040, L_00000267f1678c30;
L_00000267f1678440 .cmp/eq 6, L_00000267f1677040, L_00000267f1678c78;
L_00000267f1678580 .concat [ 32 16 0 0], L_00000267f1677c20, L_00000267f1678cc0;
L_00000267f16d1b10 .concat [ 6 26 0 0], L_00000267f1677040, L_00000267f1678d08;
L_00000267f16d2790 .cmp/eq 32, L_00000267f16d1b10, L_00000267f1678d50;
L_00000267f16d19d0 .cmp/eq 6, L_00000267f1676a00, L_00000267f1678d98;
L_00000267f16d1a70 .concat [ 32 16 0 0], L_00000267f156caf0, L_00000267f1678de0;
L_00000267f16d1250 .concat [ 32 16 0 0], v00000267f1671d40_0, L_00000267f1678e28;
L_00000267f16d1070 .part L_00000267f16775e0, 15, 1;
LS_00000267f16d2290_0_0 .concat [ 1 1 1 1], L_00000267f16d1070, L_00000267f16d1070, L_00000267f16d1070, L_00000267f16d1070;
LS_00000267f16d2290_0_4 .concat [ 1 1 1 1], L_00000267f16d1070, L_00000267f16d1070, L_00000267f16d1070, L_00000267f16d1070;
LS_00000267f16d2290_0_8 .concat [ 1 1 1 1], L_00000267f16d1070, L_00000267f16d1070, L_00000267f16d1070, L_00000267f16d1070;
LS_00000267f16d2290_0_12 .concat [ 1 1 1 1], L_00000267f16d1070, L_00000267f16d1070, L_00000267f16d1070, L_00000267f16d1070;
LS_00000267f16d2290_0_16 .concat [ 1 1 1 1], L_00000267f16d1070, L_00000267f16d1070, L_00000267f16d1070, L_00000267f16d1070;
LS_00000267f16d2290_0_20 .concat [ 1 1 1 1], L_00000267f16d1070, L_00000267f16d1070, L_00000267f16d1070, L_00000267f16d1070;
LS_00000267f16d2290_0_24 .concat [ 1 1 1 1], L_00000267f16d1070, L_00000267f16d1070, L_00000267f16d1070, L_00000267f16d1070;
LS_00000267f16d2290_0_28 .concat [ 1 1 1 1], L_00000267f16d1070, L_00000267f16d1070, L_00000267f16d1070, L_00000267f16d1070;
LS_00000267f16d2290_1_0 .concat [ 4 4 4 4], LS_00000267f16d2290_0_0, LS_00000267f16d2290_0_4, LS_00000267f16d2290_0_8, LS_00000267f16d2290_0_12;
LS_00000267f16d2290_1_4 .concat [ 4 4 4 4], LS_00000267f16d2290_0_16, LS_00000267f16d2290_0_20, LS_00000267f16d2290_0_24, LS_00000267f16d2290_0_28;
L_00000267f16d2290 .concat [ 16 16 0 0], LS_00000267f16d2290_1_0, LS_00000267f16d2290_1_4;
L_00000267f16d2330 .concat [ 16 32 0 0], L_00000267f16775e0, L_00000267f16d2290;
L_00000267f16d1e30 .arith/sum 48, L_00000267f16d1250, L_00000267f16d2330;
L_00000267f16d1c50 .functor MUXZ 48, L_00000267f16d1e30, L_00000267f16d1a70, L_00000267f156d730, C4<>;
L_00000267f16d23d0 .functor MUXZ 48, L_00000267f16d1c50, L_00000267f1678580, L_00000267f156d110, C4<>;
L_00000267f16d1750 .part L_00000267f16d23d0, 0, 32;
L_00000267f16d1d90 .cmp/eq 2, v00000267f166a100_0, L_00000267f1678e70;
L_00000267f16d1930 .cmp/eq 2, v00000267f166a100_0, L_00000267f1678eb8;
L_00000267f16d0990 .cmp/eq 2, v00000267f166a100_0, L_00000267f1678f00;
L_00000267f16d0ad0 .functor MUXZ 32, L_00000267f1678f90, L_00000267f1678f48, L_00000267f16d0990, C4<>;
L_00000267f16d0b70 .functor MUXZ 32, L_00000267f16d0ad0, L_00000267f16d1750, L_00000267f16d1930, C4<>;
L_00000267f16d11b0 .functor MUXZ 32, L_00000267f16d0b70, L_00000267f1678260, L_00000267f16d1d90, C4<>;
L_00000267f16d26f0 .functor MUXZ 32, L_00000267f156cd90, L_00000267f1679020, L_00000267f156ca80, C4<>;
L_00000267f16d1110 .cmp/eq 6, L_00000267f1677040, L_00000267f16790f8;
L_00000267f16d2650 .cmp/eq 6, L_00000267f1677040, L_00000267f1679140;
L_00000267f16d08f0 .cmp/eq 6, L_00000267f1677040, L_00000267f1679188;
L_00000267f16d2470 .concat [ 16 16 0 0], L_00000267f16775e0, L_00000267f16791d0;
L_00000267f16d0e90 .part L_00000267f16775e0, 15, 1;
LS_00000267f16d1ed0_0_0 .concat [ 1 1 1 1], L_00000267f16d0e90, L_00000267f16d0e90, L_00000267f16d0e90, L_00000267f16d0e90;
LS_00000267f16d1ed0_0_4 .concat [ 1 1 1 1], L_00000267f16d0e90, L_00000267f16d0e90, L_00000267f16d0e90, L_00000267f16d0e90;
LS_00000267f16d1ed0_0_8 .concat [ 1 1 1 1], L_00000267f16d0e90, L_00000267f16d0e90, L_00000267f16d0e90, L_00000267f16d0e90;
LS_00000267f16d1ed0_0_12 .concat [ 1 1 1 1], L_00000267f16d0e90, L_00000267f16d0e90, L_00000267f16d0e90, L_00000267f16d0e90;
L_00000267f16d1ed0 .concat [ 4 4 4 4], LS_00000267f16d1ed0_0_0, LS_00000267f16d1ed0_0_4, LS_00000267f16d1ed0_0_8, LS_00000267f16d1ed0_0_12;
L_00000267f16d1f70 .concat [ 16 16 0 0], L_00000267f16775e0, L_00000267f16d1ed0;
L_00000267f16d12f0 .functor MUXZ 32, L_00000267f16d1f70, L_00000267f16d2470, L_00000267f156c9a0, C4<>;
L_00000267f16d1bb0 .concat [ 6 26 0 0], L_00000267f1677040, L_00000267f1679218;
L_00000267f16d0a30 .cmp/eq 32, L_00000267f16d1bb0, L_00000267f1679260;
L_00000267f16d0c10 .cmp/eq 6, L_00000267f1676a00, L_00000267f16792a8;
L_00000267f16d1430 .cmp/eq 6, L_00000267f1676a00, L_00000267f16792f0;
L_00000267f16d1cf0 .cmp/eq 6, L_00000267f1677040, L_00000267f1679338;
L_00000267f16d0cb0 .functor MUXZ 32, L_00000267f16d12f0, L_00000267f1679380, L_00000267f16d1cf0, C4<>;
L_00000267f16d0d50 .functor MUXZ 32, L_00000267f16d0cb0, L_00000267f1677b80, L_00000267f156ca10, C4<>;
L_00000267f16d1610 .concat [ 6 26 0 0], L_00000267f1677040, L_00000267f16793c8;
L_00000267f16d16b0 .cmp/eq 32, L_00000267f16d1610, L_00000267f1679410;
L_00000267f16d1890 .cmp/eq 6, L_00000267f1676a00, L_00000267f1679458;
L_00000267f16d20b0 .cmp/eq 6, L_00000267f1676a00, L_00000267f16794a0;
L_00000267f16d2150 .cmp/eq 6, L_00000267f1677040, L_00000267f16794e8;
L_00000267f16d21f0 .functor MUXZ 32, L_00000267f156caf0, v00000267f1671d40_0, L_00000267f16d2150, C4<>;
L_00000267f16d39c0 .functor MUXZ 32, L_00000267f16d21f0, L_00000267f156d5e0, L_00000267f16d3460, C4<>;
S_00000267f14f52e0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_00000267f14f5150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000267f155bf90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000267f15261b0 .functor NOT 1, v00000267f1565cd0_0, C4<0>, C4<0>, C4<0>;
v00000267f1565af0_0 .net *"_ivl_0", 0 0, L_00000267f15261b0;  1 drivers
v00000267f15664f0_0 .net "in1", 31 0, L_00000267f156d5e0;  alias, 1 drivers
v00000267f1565b90_0 .net "in2", 31 0, L_00000267f16d0d50;  alias, 1 drivers
v00000267f1565c30_0 .net "out", 31 0, L_00000267f16d1570;  alias, 1 drivers
v00000267f1564e70_0 .net "s", 0 0, v00000267f1565cd0_0;  alias, 1 drivers
L_00000267f16d1570 .functor MUXZ 32, L_00000267f16d0d50, L_00000267f156d5e0, L_00000267f15261b0, C4<>;
S_00000267f14f27f0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_00000267f14f5150;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000267f158cd80 .param/l "RType" 0 4 2, C4<000000>;
P_00000267f158cdb8 .param/l "add" 0 4 5, C4<100000>;
P_00000267f158cdf0 .param/l "addi" 0 4 8, C4<001000>;
P_00000267f158ce28 .param/l "addu" 0 4 5, C4<100001>;
P_00000267f158ce60 .param/l "and_" 0 4 5, C4<100100>;
P_00000267f158ce98 .param/l "andi" 0 4 8, C4<001100>;
P_00000267f158ced0 .param/l "beq" 0 4 10, C4<000100>;
P_00000267f158cf08 .param/l "bne" 0 4 10, C4<000101>;
P_00000267f158cf40 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000267f158cf78 .param/l "j" 0 4 12, C4<000010>;
P_00000267f158cfb0 .param/l "jal" 0 4 12, C4<000011>;
P_00000267f158cfe8 .param/l "jr" 0 4 6, C4<001000>;
P_00000267f158d020 .param/l "lw" 0 4 8, C4<100011>;
P_00000267f158d058 .param/l "nor_" 0 4 5, C4<100111>;
P_00000267f158d090 .param/l "or_" 0 4 5, C4<100101>;
P_00000267f158d0c8 .param/l "ori" 0 4 8, C4<001101>;
P_00000267f158d100 .param/l "sgt" 0 4 6, C4<101011>;
P_00000267f158d138 .param/l "sll" 0 4 6, C4<000000>;
P_00000267f158d170 .param/l "slt" 0 4 5, C4<101010>;
P_00000267f158d1a8 .param/l "slti" 0 4 8, C4<101010>;
P_00000267f158d1e0 .param/l "srl" 0 4 6, C4<000010>;
P_00000267f158d218 .param/l "sub" 0 4 5, C4<100010>;
P_00000267f158d250 .param/l "subu" 0 4 5, C4<100011>;
P_00000267f158d288 .param/l "sw" 0 4 8, C4<101011>;
P_00000267f158d2c0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000267f158d2f8 .param/l "xori" 0 4 8, C4<001110>;
v00000267f1564f10_0 .var "ALUOp", 3 0;
v00000267f1565cd0_0 .var "ALUSrc", 0 0;
v00000267f1564fb0_0 .var "MemReadEn", 0 0;
v00000267f1565050_0 .var "MemWriteEn", 0 0;
v00000267f1565190_0 .var "MemtoReg", 0 0;
v00000267f15650f0_0 .var "RegDst", 0 0;
v00000267f1566450_0 .var "RegWriteEn", 0 0;
v00000267f1565230_0 .net "funct", 5 0, L_00000267f1676a00;  alias, 1 drivers
v00000267f1565d70_0 .var "hlt", 0 0;
v00000267f1565370_0 .net "opcode", 5 0, L_00000267f1677040;  alias, 1 drivers
v00000267f1565410_0 .net "rst", 0 0, v00000267f1677540_0;  alias, 1 drivers
E_00000267f155c810 .event anyedge, v00000267f1565410_0, v00000267f1565370_0, v00000267f1565230_0;
S_00000267f14f2980 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_00000267f14f5150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_00000267f156cd90 .functor BUFZ 32, L_00000267f16d0f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000267f1565e10 .array "InstMem", 0 1023, 31 0;
v00000267f1565eb0_0 .net *"_ivl_0", 31 0, L_00000267f16d0f30;  1 drivers
v00000267f1566130_0 .net *"_ivl_3", 9 0, L_00000267f16d1390;  1 drivers
v00000267f15661d0_0 .net *"_ivl_4", 11 0, L_00000267f16d17f0;  1 drivers
L_00000267f1678fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000267f1566310_0 .net *"_ivl_7", 1 0, L_00000267f1678fd8;  1 drivers
v00000267f1566590_0 .net "address", 31 0, v00000267f1671d40_0;  alias, 1 drivers
v00000267f1566630_0 .var/i "i", 31 0;
v00000267f15666d0_0 .net "q", 31 0, L_00000267f156cd90;  alias, 1 drivers
L_00000267f16d0f30 .array/port v00000267f1565e10, L_00000267f16d17f0;
L_00000267f16d1390 .part v00000267f1671d40_0, 0, 10;
L_00000267f16d17f0 .concat [ 10 2 0 0], L_00000267f16d1390, L_00000267f1678fd8;
S_00000267f14dd7f0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_00000267f14f5150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_00000267f156caf0 .functor BUFZ 32, L_00000267f16d25b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000267f156d5e0 .functor BUFZ 32, L_00000267f16d0df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000267f166a2e0_1 .array/port v00000267f166a2e0, 1;
L_00000267f156d1f0 .functor BUFZ 32, v00000267f166a2e0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000267f166a2e0_2 .array/port v00000267f166a2e0, 2;
L_00000267f156cfc0 .functor BUFZ 32, v00000267f166a2e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000267f166a2e0_3 .array/port v00000267f166a2e0, 3;
L_00000267f156d6c0 .functor BUFZ 32, v00000267f166a2e0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000267f166a2e0_4 .array/port v00000267f166a2e0, 4;
L_00000267f156ce00 .functor BUFZ 32, v00000267f166a2e0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000267f166a2e0_5 .array/port v00000267f166a2e0, 5;
L_00000267f156d260 .functor BUFZ 32, v00000267f166a2e0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000267f166a2e0_6 .array/port v00000267f166a2e0, 6;
L_00000267f156d2d0 .functor BUFZ 32, v00000267f166a2e0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000267f153bab0_0 .net *"_ivl_0", 31 0, L_00000267f16d25b0;  1 drivers
v00000267f166b5a0_0 .net *"_ivl_10", 6 0, L_00000267f16d14d0;  1 drivers
L_00000267f16790b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000267f166a7e0_0 .net *"_ivl_13", 1 0, L_00000267f16790b0;  1 drivers
v00000267f166b640_0 .net *"_ivl_2", 6 0, L_00000267f16d2510;  1 drivers
L_00000267f1679068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000267f166a9c0_0 .net *"_ivl_5", 1 0, L_00000267f1679068;  1 drivers
v00000267f166b500_0 .net *"_ivl_8", 31 0, L_00000267f16d0df0;  1 drivers
v00000267f166a060_0 .net "clk", 0 0, L_00000267f156d570;  alias, 1 drivers
v00000267f166b6e0_0 .var/i "i", 31 0;
v00000267f166ace0_0 .net "readData1", 31 0, L_00000267f156caf0;  alias, 1 drivers
v00000267f166b780_0 .net "readData2", 31 0, L_00000267f156d5e0;  alias, 1 drivers
v00000267f166a1a0_0 .net "readRegister1", 4 0, L_00000267f1677220;  alias, 1 drivers
v00000267f166aec0_0 .net "readRegister2", 4 0, L_00000267f1676d20;  alias, 1 drivers
v00000267f166a2e0 .array "registers", 31 0, 31 0;
v00000267f166a380_0 .net "regs0", 31 0, L_00000267f156d1f0;  alias, 1 drivers
v00000267f166baa0_0 .net "regs1", 31 0, L_00000267f156cfc0;  alias, 1 drivers
v00000267f166a560_0 .net "regs2", 31 0, L_00000267f156d6c0;  alias, 1 drivers
v00000267f166ba00_0 .net "regs3", 31 0, L_00000267f156ce00;  alias, 1 drivers
v00000267f166b820_0 .net "regs4", 31 0, L_00000267f156d260;  alias, 1 drivers
v00000267f166b8c0_0 .net "regs5", 31 0, L_00000267f156d2d0;  alias, 1 drivers
v00000267f166b960_0 .net "rst", 0 0, v00000267f1677540_0;  alias, 1 drivers
v00000267f166bb40_0 .net "we", 0 0, v00000267f1566450_0;  alias, 1 drivers
v00000267f166ab00_0 .net "writeData", 31 0, L_00000267f16d5a40;  alias, 1 drivers
v00000267f166b000_0 .net "writeRegister", 4 0, L_00000267f16d0fd0;  alias, 1 drivers
E_00000267f155c350/0 .event negedge, v00000267f1565410_0;
E_00000267f155c350/1 .event posedge, v00000267f166a060_0;
E_00000267f155c350 .event/or E_00000267f155c350/0, E_00000267f155c350/1;
L_00000267f16d25b0 .array/port v00000267f166a2e0, L_00000267f16d2510;
L_00000267f16d2510 .concat [ 5 2 0 0], L_00000267f1677220, L_00000267f1679068;
L_00000267f16d0df0 .array/port v00000267f166a2e0, L_00000267f16d14d0;
L_00000267f16d14d0 .concat [ 5 2 0 0], L_00000267f1676d20, L_00000267f16790b0;
S_00000267f14dd980 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_00000267f14dd7f0;
 .timescale 0 0;
v00000267f153b290_0 .var/i "i", 31 0;
S_00000267f15235d0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_00000267f14f5150;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000267f155c610 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000267f156d180 .functor NOT 1, v00000267f15650f0_0, C4<0>, C4<0>, C4<0>;
v00000267f166bbe0_0 .net *"_ivl_0", 0 0, L_00000267f156d180;  1 drivers
v00000267f166aa60_0 .net "in1", 4 0, L_00000267f1676d20;  alias, 1 drivers
v00000267f166ad80_0 .net "in2", 4 0, L_00000267f1677cc0;  alias, 1 drivers
v00000267f166b140_0 .net "out", 4 0, L_00000267f16d0fd0;  alias, 1 drivers
v00000267f166aba0_0 .net "s", 0 0, v00000267f15650f0_0;  alias, 1 drivers
L_00000267f16d0fd0 .functor MUXZ 5, L_00000267f1677cc0, L_00000267f1676d20, L_00000267f156d180, C4<>;
S_00000267f1523760 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_00000267f14f5150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000267f155cb50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000267f16d3770 .functor NOT 1, v00000267f1565190_0, C4<0>, C4<0>, C4<0>;
v00000267f166a420_0 .net *"_ivl_0", 0 0, L_00000267f16d3770;  1 drivers
v00000267f166bc80_0 .net "in1", 31 0, v00000267f166a240_0;  alias, 1 drivers
v00000267f166a4c0_0 .net "in2", 31 0, v00000267f1671ca0_0;  alias, 1 drivers
v00000267f166af60_0 .net "out", 31 0, L_00000267f16d5a40;  alias, 1 drivers
v00000267f166bd20_0 .net "s", 0 0, v00000267f1565190_0;  alias, 1 drivers
L_00000267f16d5a40 .functor MUXZ 32, v00000267f1671ca0_0, v00000267f166a240_0, L_00000267f16d3770, C4<>;
S_00000267f14d6af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_00000267f14f5150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000267f14d6c80 .param/l "ADD" 0 9 12, C4<0000>;
P_00000267f14d6cb8 .param/l "AND" 0 9 12, C4<0010>;
P_00000267f14d6cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000267f14d6d28 .param/l "OR" 0 9 12, C4<0011>;
P_00000267f14d6d60 .param/l "SGT" 0 9 12, C4<0111>;
P_00000267f14d6d98 .param/l "SLL" 0 9 12, C4<1000>;
P_00000267f14d6dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000267f14d6e08 .param/l "SRL" 0 9 12, C4<1001>;
P_00000267f14d6e40 .param/l "SUB" 0 9 12, C4<0001>;
P_00000267f14d6e78 .param/l "XOR" 0 9 12, C4<0100>;
P_00000267f14d6eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000267f14d6ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000267f1679530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f166bdc0_0 .net/2u *"_ivl_0", 31 0, L_00000267f1679530;  1 drivers
v00000267f166b0a0_0 .net "opSel", 3 0, v00000267f1564f10_0;  alias, 1 drivers
v00000267f166ae20_0 .net "operand1", 31 0, L_00000267f16d39c0;  alias, 1 drivers
v00000267f166be60_0 .net "operand2", 31 0, L_00000267f16d1570;  alias, 1 drivers
v00000267f166a240_0 .var "result", 31 0;
v00000267f166bf00_0 .net "zero", 0 0, L_00000267f16d48c0;  alias, 1 drivers
E_00000267f155d150 .event anyedge, v00000267f1564f10_0, v00000267f166ae20_0, v00000267f1565c30_0;
L_00000267f16d48c0 .cmp/eq 32, v00000267f166a240_0, L_00000267f1679530;
S_00000267f1509a10 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_00000267f14f5150;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_00000267f158d340 .param/l "RType" 0 4 2, C4<000000>;
P_00000267f158d378 .param/l "add" 0 4 5, C4<100000>;
P_00000267f158d3b0 .param/l "addi" 0 4 8, C4<001000>;
P_00000267f158d3e8 .param/l "addu" 0 4 5, C4<100001>;
P_00000267f158d420 .param/l "and_" 0 4 5, C4<100100>;
P_00000267f158d458 .param/l "andi" 0 4 8, C4<001100>;
P_00000267f158d490 .param/l "beq" 0 4 10, C4<000100>;
P_00000267f158d4c8 .param/l "bne" 0 4 10, C4<000101>;
P_00000267f158d500 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000267f158d538 .param/l "j" 0 4 12, C4<000010>;
P_00000267f158d570 .param/l "jal" 0 4 12, C4<000011>;
P_00000267f158d5a8 .param/l "jr" 0 4 6, C4<001000>;
P_00000267f158d5e0 .param/l "lw" 0 4 8, C4<100011>;
P_00000267f158d618 .param/l "nor_" 0 4 5, C4<100111>;
P_00000267f158d650 .param/l "or_" 0 4 5, C4<100101>;
P_00000267f158d688 .param/l "ori" 0 4 8, C4<001101>;
P_00000267f158d6c0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000267f158d6f8 .param/l "sll" 0 4 6, C4<000000>;
P_00000267f158d730 .param/l "slt" 0 4 5, C4<101010>;
P_00000267f158d768 .param/l "slti" 0 4 8, C4<101010>;
P_00000267f158d7a0 .param/l "srl" 0 4 6, C4<000010>;
P_00000267f158d7d8 .param/l "sub" 0 4 5, C4<100010>;
P_00000267f158d810 .param/l "subu" 0 4 5, C4<100011>;
P_00000267f158d848 .param/l "sw" 0 4 8, C4<101011>;
P_00000267f158d880 .param/l "xor_" 0 4 5, C4<100110>;
P_00000267f158d8b8 .param/l "xori" 0 4 8, C4<001110>;
v00000267f166a100_0 .var "PCsrc", 1 0;
v00000267f166a6a0_0 .net "excep_flag", 0 0, o00000267f1621888;  alias, 0 drivers
v00000267f166b1e0_0 .net "funct", 5 0, L_00000267f1676a00;  alias, 1 drivers
v00000267f166a600_0 .net "opcode", 5 0, L_00000267f1677040;  alias, 1 drivers
v00000267f166a740_0 .net "operand1", 31 0, L_00000267f156caf0;  alias, 1 drivers
v00000267f166ac40_0 .net "operand2", 31 0, L_00000267f16d1570;  alias, 1 drivers
v00000267f166a880_0 .net "rst", 0 0, v00000267f1677540_0;  alias, 1 drivers
E_00000267f155ce50/0 .event anyedge, v00000267f1565410_0, v00000267f166a6a0_0, v00000267f1565370_0, v00000267f166ace0_0;
E_00000267f155ce50/1 .event anyedge, v00000267f1565c30_0, v00000267f1565230_0;
E_00000267f155ce50 .event/or E_00000267f155ce50/0, E_00000267f155ce50/1;
S_00000267f1509ba0 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_00000267f14f5150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000267f166a920 .array "DataMem", 0 1023, 31 0;
v00000267f166b280_0 .net "address", 31 0, v00000267f166a240_0;  alias, 1 drivers
v00000267f166b320_0 .net "clock", 0 0, L_00000267f156d570;  alias, 1 drivers
v00000267f166b3c0_0 .net "data", 31 0, L_00000267f156d5e0;  alias, 1 drivers
v00000267f166b460_0 .var/i "i", 31 0;
v00000267f1671ca0_0 .var "q", 31 0;
v00000267f1670120_0 .net "rden", 0 0, v00000267f1564fb0_0;  alias, 1 drivers
v00000267f1670080_0 .net "wren", 0 0, v00000267f1565050_0;  alias, 1 drivers
E_00000267f155cd10 .event negedge, v00000267f166a060_0;
S_00000267f15028a0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_00000267f14f5150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000267f155d250 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000267f16701c0_0 .net "PCin", 31 0, L_00000267f16d11b0;  alias, 1 drivers
v00000267f1671d40_0 .var "PCout", 31 0;
v00000267f1671f20_0 .net "clk", 0 0, L_00000267f156d570;  alias, 1 drivers
v00000267f16706c0_0 .net "rst", 0 0, v00000267f1677540_0;  alias, 1 drivers
    .scope S_00000267f1509a10;
T_0 ;
    %wait E_00000267f155ce50;
    %load/vec4 v00000267f166a880_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000267f166a100_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000267f166a6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000267f166a100_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000267f166a600_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000267f166a740_0;
    %load/vec4 v00000267f166ac40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000267f166a600_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000267f166a740_0;
    %load/vec4 v00000267f166ac40_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000267f166a600_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000267f166a600_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000267f166a600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000267f166b1e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000267f166a100_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000267f166a100_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000267f15028a0;
T_1 ;
    %wait E_00000267f155c350;
    %load/vec4 v00000267f16706c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000267f1671d40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000267f16701c0_0;
    %assign/vec4 v00000267f1671d40_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000267f14f2980;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000267f1566630_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000267f1566630_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000267f1566630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %load/vec4 v00000267f1566630_0;
    %addi 1, 0, 32;
    %store/vec4 v00000267f1566630_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f1565e10, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000267f14f27f0;
T_3 ;
    %wait E_00000267f155c810;
    %load/vec4 v00000267f1565410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000267f1565d70_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267f1565cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267f1566450_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267f1565050_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267f1565190_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267f1564fb0_0, 0;
    %assign/vec4 v00000267f15650f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000267f1565d70_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000267f1564f10_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000267f1565cd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000267f1566450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000267f1565050_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000267f1565190_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000267f1564fb0_0, 0, 1;
    %store/vec4 v00000267f15650f0_0, 0, 1;
    %load/vec4 v00000267f1565370_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1565d70_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f15650f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1566450_0, 0;
    %load/vec4 v00000267f1565230_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1565cd0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1565cd0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1566450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f15650f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1565cd0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1566450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000267f15650f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1565cd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1566450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1565cd0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1566450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1565cd0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1566450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1565cd0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1566450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1565cd0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1564fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1566450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1565cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1565190_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1565050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f1565cd0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000267f1564f10_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000267f14dd7f0;
T_4 ;
    %wait E_00000267f155c350;
    %fork t_1, S_00000267f14dd980;
    %jmp t_0;
    .scope S_00000267f14dd980;
t_1 ;
    %load/vec4 v00000267f166b960_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000267f153b290_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000267f153b290_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000267f153b290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f166a2e0, 0, 4;
    %load/vec4 v00000267f153b290_0;
    %addi 1, 0, 32;
    %store/vec4 v00000267f153b290_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000267f166bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000267f166ab00_0;
    %load/vec4 v00000267f166b000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f166a2e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f166a2e0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000267f14dd7f0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000267f14dd7f0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000267f166b6e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000267f166b6e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000267f166b6e0_0;
    %ix/getv/s 4, v00000267f166b6e0_0;
    %load/vec4a v00000267f166a2e0, 4;
    %ix/getv/s 4, v00000267f166b6e0_0;
    %load/vec4a v00000267f166a2e0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000267f166b6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000267f166b6e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000267f14d6af0;
T_6 ;
    %wait E_00000267f155d150;
    %load/vec4 v00000267f166b0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000267f166a240_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000267f166ae20_0;
    %load/vec4 v00000267f166be60_0;
    %add;
    %assign/vec4 v00000267f166a240_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000267f166ae20_0;
    %load/vec4 v00000267f166be60_0;
    %sub;
    %assign/vec4 v00000267f166a240_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000267f166ae20_0;
    %load/vec4 v00000267f166be60_0;
    %and;
    %assign/vec4 v00000267f166a240_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000267f166ae20_0;
    %load/vec4 v00000267f166be60_0;
    %or;
    %assign/vec4 v00000267f166a240_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000267f166ae20_0;
    %load/vec4 v00000267f166be60_0;
    %xor;
    %assign/vec4 v00000267f166a240_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000267f166ae20_0;
    %load/vec4 v00000267f166be60_0;
    %or;
    %inv;
    %assign/vec4 v00000267f166a240_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000267f166ae20_0;
    %load/vec4 v00000267f166be60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000267f166a240_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000267f166be60_0;
    %load/vec4 v00000267f166ae20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000267f166a240_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000267f166ae20_0;
    %ix/getv 4, v00000267f166be60_0;
    %shiftl 4;
    %assign/vec4 v00000267f166a240_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000267f166ae20_0;
    %ix/getv 4, v00000267f166be60_0;
    %shiftr 4;
    %assign/vec4 v00000267f166a240_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000267f1509ba0;
T_7 ;
    %wait E_00000267f155cd10;
    %load/vec4 v00000267f1670120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000267f166b280_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000267f166a920, 4;
    %assign/vec4 v00000267f1671ca0_0, 0;
T_7.0 ;
    %load/vec4 v00000267f1670080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000267f166b3c0_0;
    %ix/getv 3, v00000267f166b280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000267f166a920, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000267f1509ba0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_00000267f1509ba0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000267f166b460_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000267f166b460_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000267f166b460_0;
    %load/vec4a v00000267f166a920, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v00000267f166b460_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000267f166b460_0;
    %addi 1, 0, 32;
    %store/vec4 v00000267f166b460_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000267f14f5150;
T_10 ;
    %wait E_00000267f155c350;
    %load/vec4 v00000267f1677680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000267f1675860_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000267f1675860_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000267f1675860_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000267f15779a0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267f1676e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267f1677540_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000267f15779a0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000267f1676e60_0;
    %inv;
    %assign/vec4 v00000267f1676e60_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000267f15779a0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267f1677540_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267f1677540_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v00000267f1677900_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
