

================================================================
== Vivado HLS Report for 'rcReceiver'
================================================================
* Date:           Tue Jun  4 20:26:22 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   28|   28|   23|   23| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 23, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 23, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%SBUS_data_addr_3 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 30 'getelementptr' 'SBUS_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 31 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 32 [1/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 32 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%SBUS_data_addr_4 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 33 'getelementptr' 'SBUS_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 34 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 35 [1/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 35 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%SBUS_data_addr_7 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 36 'getelementptr' 'SBUS_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 37 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 38 [1/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 38 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%SBUS_data_addr_8 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 39 'getelementptr' 'SBUS_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 40 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%SBUS_data_addr = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 0" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 41 'getelementptr' 'SBUS_data_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 42 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 43 [1/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 43 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 3.87>
ST_6 : Operation 44 [1/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 44 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%SBUS_data_addr_1 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 45 'getelementptr' 'SBUS_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [2/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 46 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 47 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %SBUS_data_load, 15" [RC_Receiver/RC_Receiver.cpp:35]   --->   Operation 47 'icmp' 'tmp' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 48 [1/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 48 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%SBUS_data_addr_2 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 49 'getelementptr' 'SBUS_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [2/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 50 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 51 [1/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 51 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%SBUS_data_addr_5 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 52 'getelementptr' 'SBUS_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [2/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 53 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 54 [1/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 54 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%SBUS_data_addr_6 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 55 'getelementptr' 'SBUS_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [2/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 56 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 57 [1/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 57 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%SBUS_data_addr_9 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 58 'getelementptr' 'SBUS_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [2/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 59 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 60 [1/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 60 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%SBUS_data_addr_11 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 24" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 61 'getelementptr' 'SBUS_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [2/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 62 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 12 <SV = 11> <Delay = 5.96>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%test_V_addr = getelementptr [4096 x i32]* %test_V, i64 0, i64 0"   --->   Operation 63 'getelementptr' 'test_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%SBUS_data_addr_10 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 23" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 64 'getelementptr' 'SBUS_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [2/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 65 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 66 [1/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 66 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%channels_0_load = load i11* @channels_0, align 2"   --->   Operation 67 'load' 'channels_0_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%channels_1_load = load i11* @channels_1, align 2"   --->   Operation 68 'load' 'channels_1_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%channels_2_load = load i11* @channels_2, align 2"   --->   Operation 69 'load' 'channels_2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%channels_3_load = load i11* @channels_3, align 2"   --->   Operation 70 'load' 'channels_3_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%channels_4_load = load i11* @channels_4, align 2"   --->   Operation 71 'load' 'channels_4_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%channels_5_load = load i11* @channels_5, align 2"   --->   Operation 72 'load' 'channels_5_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (1.55ns)   --->   "%tmp_9 = icmp eq i8 %SBUS_data_load_11, 0" [RC_Receiver/RC_Receiver.cpp:35]   --->   Operation 73 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp, %tmp_9" [RC_Receiver/RC_Receiver.cpp:35]   --->   Operation 74 'and' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %._crit_edge" [RC_Receiver/RC_Receiver.cpp:35]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (1.76ns)   --->   "br label %._crit_edge206.0_ifconv"   --->   Operation 76 'br' <Predicate = (!or_cond)> <Delay = 1.76>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i8 %SBUS_data_load_2 to i3" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 77 'trunc' 'tmp_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_1, i8 %SBUS_data_load_1)" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 78 'bitconcatenate' 'tmp_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "store i11 %tmp_2, i11* @channels_0, align 2" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 79 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_7 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_2, i32 3, i32 7)" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 80 'partselect' 'tmp_7' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i8 %SBUS_data_load_3 to i6" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 81 'trunc' 'tmp_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_3, i5 %tmp_7)" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 82 'bitconcatenate' 'tmp_6' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "store i11 %tmp_6, i11* @channels_1, align 2" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 83 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_3, i32 6, i32 7)" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 84 'partselect' 'tmp_8' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_4 = zext i2 %tmp_8 to i8" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 85 'zext' 'tmp_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_4, i2 0)" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 86 'bitconcatenate' 'tmp_5' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i8 %SBUS_data_load_5 to i1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 87 'trunc' 'tmp_10' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_4)" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 88 'bitconcatenate' 'tmp_11' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.99ns)   --->   "%tmp_12 = or i10 %tmp_11, %tmp_5" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 89 'or' 'tmp_12' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_13 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_10, i10 %tmp_12)" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 90 'bitconcatenate' 'tmp_13' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "store i11 %tmp_13, i11* @channels_2, align 2" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 91 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_5, i32 1, i32 7)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 92 'partselect' 'tmp_14' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i8 %SBUS_data_load_6 to i4" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 93 'trunc' 'tmp_15' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_16 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_15, i7 %tmp_14)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 94 'bitconcatenate' 'tmp_16' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "store i11 %tmp_16, i11* @channels_3, align 2" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 95 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_17 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_6, i32 4, i32 7)" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 96 'partselect' 'tmp_17' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i8 %SBUS_data_load_7 to i7" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 97 'trunc' 'tmp_18' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_18, i4 %tmp_17)" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 98 'bitconcatenate' 'tmp_19' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "store i11 %tmp_19, i11* @channels_4, align 2" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 99 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_7, i32 7)" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 100 'bitselect' 'tmp_20' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_21 = zext i1 %tmp_20 to i8" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 101 'zext' 'tmp_21' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_22 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_8, i1 false)" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 102 'bitconcatenate' 'tmp_22' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i8 %SBUS_data_load_9 to i2" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 103 'trunc' 'tmp_23' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_24 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_21)" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 104 'bitconcatenate' 'tmp_24' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.99ns)   --->   "%tmp_25 = or i9 %tmp_24, %tmp_22" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 105 'or' 'tmp_25' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_26 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_23, i9 %tmp_25)" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 106 'bitconcatenate' 'tmp_26' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "store i11 %tmp_26, i11* @channels_5, align 2" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 107 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (1.76ns)   --->   "br label %._crit_edge206.0_ifconv" [RC_Receiver/RC_Receiver.cpp:62]   --->   Operation 108 'br' <Predicate = (or_cond)> <Delay = 1.76>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%p_Val2_23 = phi i11 [ %tmp_2, %._crit_edge203 ], [ %channels_0_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 109 'phi' 'p_Val2_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (1.88ns)   --->   "%tmp_29 = icmp ult i11 %p_Val2_23, 200" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 110 'icmp' 'tmp_29' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (1.88ns)   --->   "%tmp_30 = icmp ugt i11 %p_Val2_23, -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 111 'icmp' 'tmp_30' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_31 = or i1 %tmp_29, %tmp_30" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 112 'or' 'tmp_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_32_cast = select i1 %tmp_29, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 113 'select' 'tmp_32_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_32 = select i1 %tmp_31, i11 %tmp_32_cast, i11 %p_Val2_23" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 114 'select' 'tmp_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%p_Val2_s = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %tmp_32, i13 0)" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 115 'bitconcatenate' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_9_i_cast = zext i24 %p_Val2_s to i25" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 116 'zext' 'tmp_9_i_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (2.31ns) (out node of the LUT)   --->   "%r_V = add i25 %tmp_9_i_cast, -1638400" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 117 'add' 'r_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_46 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_23, i13 0)" [RC_Receiver/RC_Receiver.cpp:92]   --->   Operation 118 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i24 %tmp_46 to i32" [RC_Receiver/RC_Receiver.cpp:92]   --->   Operation 119 'zext' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [2/2] (3.25ns)   --->   "store i32 %tmp_46_cast, i32* %test_V_addr, align 4" [RC_Receiver/RC_Receiver.cpp:92]   --->   Operation 120 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 8.50>
ST_13 : Operation 121 [1/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 121 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_10, i32 2)" [RC_Receiver/RC_Receiver.cpp:60]   --->   Operation 122 'bitselect' 'tmp_27' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %tmp_27, label %2, label %._crit_edge203" [RC_Receiver/RC_Receiver.cpp:60]   --->   Operation 123 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%p_Val2_16 = phi i11 [ %tmp_6, %._crit_edge203 ], [ %channels_1_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 124 'phi' 'p_Val2_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%p_Val2_17 = phi i11 [ %tmp_13, %._crit_edge203 ], [ %channels_2_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 125 'phi' 'p_Val2_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%p_Val2_18 = phi i11 [ %tmp_16, %._crit_edge203 ], [ %channels_3_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 126 'phi' 'p_Val2_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%p_Val2_19 = phi i11 [ %tmp_19, %._crit_edge203 ], [ %channels_4_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 127 'phi' 'p_Val2_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%p_Val2_20 = phi i11 [ %tmp_26, %._crit_edge203 ], [ %channels_5_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 128 'phi' 'p_Val2_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%r_V_cast = sext i25 %r_V to i33" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 129 'sext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%OP2_V_cast = zext i33 %r_V_cast to i45" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 130 'zext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (8.50ns)   --->   "%p_Val2_1 = mul i45 %OP2_V_cast, 8183" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 131 'mul' 'p_Val2_1' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_33 = call i25 @_ssdm_op_PartSelect.i25.i45.i32.i32(i45 %p_Val2_1, i32 13, i32 37)" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 132 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_1, i32 37)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 133 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (1.88ns)   --->   "%tmp_135_1 = icmp ult i11 %p_Val2_16, 200" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 134 'icmp' 'tmp_135_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (1.88ns)   --->   "%tmp_138_1 = icmp ugt i11 %p_Val2_16, -248" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 135 'icmp' 'tmp_138_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_37 = or i1 %tmp_135_1, %tmp_138_1" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 136 'or' 'tmp_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_47_cast = select i1 %tmp_135_1, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 137 'select' 'tmp_47_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_40 = select i1 %tmp_37, i11 %tmp_47_cast, i11 %p_Val2_16" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 138 'select' 'tmp_40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%p_Val2_2 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %tmp_40, i13 0)" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 139 'bitconcatenate' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_9_i1_cast = zext i24 %p_Val2_2 to i25" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 140 'zext' 'tmp_9_i1_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (2.31ns) (out node of the LUT)   --->   "%r_V_1 = add i25 %tmp_9_i1_cast, -1638400" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 141 'add' 'r_V_1' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/2] (3.25ns)   --->   "store i32 %tmp_46_cast, i32* %test_V_addr, align 4" [RC_Receiver/RC_Receiver.cpp:92]   --->   Operation 142 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_48 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_16, i13 0)" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 143 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i24 %tmp_48 to i32" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 144 'zext' 'tmp_48_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%test_V_addr_1 = getelementptr [4096 x i32]* %test_V, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 145 'getelementptr' 'test_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [2/2] (3.25ns)   --->   "store i32 %tmp_48_cast, i32* %test_V_addr_1, align 4" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 146 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 8.50>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%r_V_1_cast = sext i25 %r_V_1 to i33" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 147 'sext' 'r_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = zext i33 %r_V_1_cast to i45" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 148 'zext' 'OP2_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (8.50ns)   --->   "%p_Val2_3 = mul i45 %OP2_V_1_cast, 16375" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 149 'mul' 'p_Val2_3' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_42 = call i26 @_ssdm_op_PartSelect.i26.i45.i32.i32(i45 %p_Val2_3, i32 13, i32 38)" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 150 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_3, i32 38)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 151 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (1.88ns)   --->   "%tmp_135_2 = icmp ult i11 %p_Val2_17, 200" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 152 'icmp' 'tmp_135_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (1.88ns)   --->   "%tmp_138_2 = icmp ugt i11 %p_Val2_17, -248" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 153 'icmp' 'tmp_138_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%tmp_39 = or i1 %tmp_135_2, %tmp_138_2" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 154 'or' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%tmp_67_cast = select i1 %tmp_135_2, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 155 'select' 'tmp_67_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%tmp_61 = select i1 %tmp_39, i11 %tmp_67_cast, i11 %p_Val2_17" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 156 'select' 'tmp_61' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%p_Val2_4 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %tmp_61, i13 0)" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 157 'bitconcatenate' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%tmp_9_i2_cast = zext i24 %p_Val2_4 to i25" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 158 'zext' 'tmp_9_i2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (2.31ns) (out node of the LUT)   --->   "%r_V_2 = add i25 %tmp_9_i2_cast, -1638400" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 159 'add' 'r_V_2' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [1/2] (3.25ns)   --->   "store i32 %tmp_48_cast, i32* %test_V_addr_1, align 4" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 160 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_49 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_17, i13 0)" [RC_Receiver/RC_Receiver.cpp:94]   --->   Operation 161 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_50_cast = zext i24 %tmp_49 to i32" [RC_Receiver/RC_Receiver.cpp:94]   --->   Operation 162 'zext' 'tmp_50_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%test_V_addr_2 = getelementptr [4096 x i32]* %test_V, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:94]   --->   Operation 163 'getelementptr' 'test_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [2/2] (3.25ns)   --->   "store i32 %tmp_50_cast, i32* %test_V_addr_2, align 4" [RC_Receiver/RC_Receiver.cpp:94]   --->   Operation 164 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 8.50>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_2_i1 = call i39 @_ssdm_op_BitConcatenate.i39.i26.i13(i26 %tmp_42, i13 0)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 165 'bitconcatenate' 'tmp_2_i1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%sext3_cast = sext i39 %tmp_2_i1 to i79" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 166 'sext' 'sext3_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [2/2] (6.91ns)   --->   "%mul2 = mul i79 %sext3_cast, 703687441777" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 167 'mul' 'mul2' <Predicate = true> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%r_V_2_cast = sext i25 %r_V_2 to i33" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 168 'sext' 'r_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = zext i33 %r_V_2_cast to i45" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 169 'zext' 'OP2_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (8.50ns)   --->   "%p_Val2_5 = mul i45 %OP2_V_2_cast, 16375" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 170 'mul' 'p_Val2_5' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_62 = call i26 @_ssdm_op_PartSelect.i26.i45.i32.i32(i45 %p_Val2_5, i32 13, i32 38)" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 171 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_5, i32 38)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 172 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/2] (3.25ns)   --->   "store i32 %tmp_50_cast, i32* %test_V_addr_2, align 4" [RC_Receiver/RC_Receiver.cpp:94]   --->   Operation 173 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_50 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_18, i13 0)" [RC_Receiver/RC_Receiver.cpp:95]   --->   Operation 174 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_52_cast = zext i24 %tmp_50 to i32" [RC_Receiver/RC_Receiver.cpp:95]   --->   Operation 175 'zext' 'tmp_52_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%test_V_addr_3 = getelementptr [4096 x i32]* %test_V, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:95]   --->   Operation 176 'getelementptr' 'test_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [2/2] (3.25ns)   --->   "store i32 %tmp_52_cast, i32* %test_V_addr_3, align 4" [RC_Receiver/RC_Receiver.cpp:95]   --->   Operation 177 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 8.51>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_2_i = call i38 @_ssdm_op_BitConcatenate.i38.i25.i13(i25 %tmp_33, i13 0)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 178 'bitconcatenate' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%sext1_cast = sext i38 %tmp_2_i to i77" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 179 'sext' 'sext1_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (8.51ns)   --->   "%mul1 = mul i77 %sext1_cast, 351843720889" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 180 'mul' 'mul1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_36 = call i15 @_ssdm_op_PartSelect.i15.i77.i32.i32(i77 %mul1, i32 62, i32 76)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 181 'partselect' 'tmp_36' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_16 : Operation 182 [1/2] (6.91ns)   --->   "%mul2 = mul i79 %sext3_cast, 703687441777" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 182 'mul' 'mul2' <Predicate = true> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_59 = call i16 @_ssdm_op_PartSelect.i16.i79.i32.i32(i79 %mul2, i32 63, i32 78)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 183 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_2_i2 = call i39 @_ssdm_op_BitConcatenate.i39.i26.i13(i26 %tmp_62, i13 0)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 184 'bitconcatenate' 'tmp_2_i2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%sext4_cast = sext i39 %tmp_2_i2 to i79" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 185 'sext' 'sext4_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [2/2] (6.91ns)   --->   "%mul4 = mul i79 %sext4_cast, 703687441777" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 186 'mul' 'mul4' <Predicate = true> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 187 [1/1] (1.88ns)   --->   "%tmp_135_3 = icmp ult i11 %p_Val2_18, 200" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 187 'icmp' 'tmp_135_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [1/1] (1.88ns)   --->   "%tmp_138_3 = icmp ugt i11 %p_Val2_18, -248" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 188 'icmp' 'tmp_138_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%tmp_41 = or i1 %tmp_135_3, %tmp_138_3" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 189 'or' 'tmp_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%tmp_76_cast = select i1 %tmp_135_3, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 190 'select' 'tmp_76_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%tmp_67 = select i1 %tmp_41, i11 %tmp_76_cast, i11 %p_Val2_18" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 191 'select' 'tmp_67' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%p_Val2_6 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %tmp_67, i13 0)" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 192 'bitconcatenate' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%tmp_9_i3_cast = zext i24 %p_Val2_6 to i25" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 193 'zext' 'tmp_9_i3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (2.31ns) (out node of the LUT)   --->   "%r_V_3 = add i25 %tmp_9_i3_cast, -1638400" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 194 'add' 'r_V_3' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 195 [1/2] (3.25ns)   --->   "store i32 %tmp_52_cast, i32* %test_V_addr_3, align 4" [RC_Receiver/RC_Receiver.cpp:95]   --->   Operation 195 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_51 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_19, i13 0)" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 196 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i24 %tmp_51 to i32" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 197 'zext' 'tmp_54_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%test_V_addr_4 = getelementptr [4096 x i32]* %test_V, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 198 'getelementptr' 'test_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [2/2] (3.25ns)   --->   "store i32 %tmp_54_cast, i32* %test_V_addr_4, align 4" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 199 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 200 [1/1] (3.89ns)   --->   "%neg_mul1 = sub i77 0, %mul1" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 200 'sub' 'neg_mul1' <Predicate = (tmp_34)> <Delay = 3.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_35 = call i15 @_ssdm_op_PartSelect.i15.i77.i32.i32(i77 %neg_mul1, i32 62, i32 76)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 201 'partselect' 'tmp_35' <Predicate = (tmp_34)> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.75ns)   --->   "%p_v_v = select i1 %tmp_34, i15 %tmp_35, i15 %tmp_36" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 202 'select' 'p_v_v' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%trunc1 = sext i15 %p_v_v to i16" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 203 'sext' 'trunc1' <Predicate = (tmp_34)> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (1.94ns)   --->   "%neg_ti1 = sub i16 0, %trunc1" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 204 'sub' 'neg_ti1' <Predicate = (tmp_34)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_38 = sext i15 %p_v_v to i16" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 205 'sext' 'tmp_38' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (0.80ns)   --->   "%p_Val2_21 = select i1 %tmp_34, i16 %neg_ti1, i16 %tmp_38" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 206 'select' 'p_Val2_21' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 207 [1/1] (8.75ns)   --->   "%OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 6)" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 207 'writereq' 'OUT_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 208 [1/1] (3.94ns)   --->   "%neg_mul2 = sub i79 0, %mul2" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 208 'sub' 'neg_mul2' <Predicate = (tmp_44)> <Delay = 3.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_47 = call i16 @_ssdm_op_PartSelect.i16.i79.i32.i32(i79 %neg_mul2, i32 63, i32 78)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 209 'partselect' 'tmp_47' <Predicate = (tmp_44)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%p_v1_v = select i1 %tmp_44, i16 %tmp_47, i16 %tmp_59" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 210 'select' 'p_v1_v' <Predicate = (tmp_44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (2.07ns) (out node of the LUT)   --->   "%neg_ti2 = sub i16 0, %p_v1_v" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 211 'sub' 'neg_ti2' <Predicate = (tmp_44)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_60 = select i1 %tmp_44, i16 %neg_ti2, i16 %tmp_59" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 212 'select' 'tmp_60' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 213 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_8 = add i16 %tmp_60, -8192" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 213 'add' 'p_Val2_8' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 214 [1/2] (6.91ns)   --->   "%mul4 = mul i79 %sext4_cast, 703687441777" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 214 'mul' 'mul4' <Predicate = true> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_65 = call i16 @_ssdm_op_PartSelect.i16.i79.i32.i32(i79 %mul4, i32 63, i32 78)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 215 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%r_V_3_cast = sext i25 %r_V_3 to i33" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 216 'sext' 'r_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%OP2_V_3_cast = zext i33 %r_V_3_cast to i45" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 217 'zext' 'OP2_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (8.50ns)   --->   "%p_Val2_7 = mul i45 %OP2_V_3_cast, 16375" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 218 'mul' 'p_Val2_7' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_68 = call i26 @_ssdm_op_PartSelect.i26.i45.i32.i32(i45 %p_Val2_7, i32 13, i32 38)" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 219 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_7, i32 38)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 220 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (1.88ns)   --->   "%tmp_137_4 = icmp ult i11 %p_Val2_19, 200" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 221 'icmp' 'tmp_137_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [1/1] (1.88ns)   --->   "%tmp_139_4 = icmp ugt i11 %p_Val2_19, -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 222 'icmp' 'tmp_139_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%tmp_43 = or i1 %tmp_137_4, %tmp_139_4" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 223 'or' 'tmp_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%tmp_85_cast = select i1 %tmp_137_4, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 224 'select' 'tmp_85_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%tmp_73 = select i1 %tmp_43, i11 %tmp_85_cast, i11 %p_Val2_19" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 225 'select' 'tmp_73' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%p_Val2_10 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %tmp_73, i13 0)" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 226 'bitconcatenate' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%tmp_9_i4_cast = zext i24 %p_Val2_10 to i25" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 227 'zext' 'tmp_9_i4_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (2.31ns) (out node of the LUT)   --->   "%r_V_4 = add i25 %tmp_9_i4_cast, -1638400" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 228 'add' 'r_V_4' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 229 [1/2] (3.25ns)   --->   "store i32 %tmp_54_cast, i32* %test_V_addr_4, align 4" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 229 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_52 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_20, i13 0)" [RC_Receiver/RC_Receiver.cpp:97]   --->   Operation 230 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_56_cast = zext i24 %tmp_52 to i32" [RC_Receiver/RC_Receiver.cpp:97]   --->   Operation 231 'zext' 'tmp_56_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%test_V_addr_5 = getelementptr [4096 x i32]* %test_V, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:97]   --->   Operation 232 'getelementptr' 'test_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [2/2] (3.25ns)   --->   "store i32 %tmp_56_cast, i32* %test_V_addr_5, align 4" [RC_Receiver/RC_Receiver.cpp:97]   --->   Operation 233 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 234 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_21, i2 -1)" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 234 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 235 [1/1] (3.94ns)   --->   "%neg_mul3 = sub i79 0, %mul4" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 235 'sub' 'neg_mul3' <Predicate = (tmp_63)> <Delay = 3.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_64 = call i16 @_ssdm_op_PartSelect.i16.i79.i32.i32(i79 %neg_mul3, i32 63, i32 78)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 236 'partselect' 'tmp_64' <Predicate = (tmp_63)> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%p_v2_v = select i1 %tmp_63, i16 %tmp_64, i16 %tmp_65" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 237 'select' 'p_v2_v' <Predicate = (tmp_63)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 238 [1/1] (2.07ns) (out node of the LUT)   --->   "%neg_ti3 = sub i16 0, %p_v2_v" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 238 'sub' 'neg_ti3' <Predicate = (tmp_63)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%tmp_66 = select i1 %tmp_63, i16 %neg_ti3, i16 %tmp_65" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 239 'select' 'tmp_66' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 240 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_22 = add i16 %tmp_66, -8192" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 240 'add' 'p_Val2_22' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_2_i3 = call i39 @_ssdm_op_BitConcatenate.i39.i26.i13(i26 %tmp_68, i13 0)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 241 'bitconcatenate' 'tmp_2_i3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%sext5_cast = sext i39 %tmp_2_i3 to i79" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 242 'sext' 'sext5_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 243 [2/2] (6.91ns)   --->   "%mul5 = mul i79 %sext5_cast, 703687441777" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 243 'mul' 'mul5' <Predicate = true> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%r_V_4_cast = sext i25 %r_V_4 to i33" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 244 'sext' 'r_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%OP2_V_4_cast = zext i33 %r_V_4_cast to i45" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 245 'zext' 'OP2_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (8.50ns)   --->   "%p_Val2_11 = mul i45 %OP2_V_4_cast, 8183" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 246 'mul' 'p_Val2_11' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_74 = call i25 @_ssdm_op_PartSelect.i25.i45.i32.i32(i45 %p_Val2_11, i32 13, i32 37)" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 247 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_11, i32 37)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 248 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (1.88ns)   --->   "%tmp_137_5 = icmp ult i11 %p_Val2_20, 200" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 249 'icmp' 'tmp_137_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 250 [1/1] (1.88ns)   --->   "%tmp_139_5 = icmp ugt i11 %p_Val2_20, -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 250 'icmp' 'tmp_139_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%tmp_45 = or i1 %tmp_137_5, %tmp_139_5" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 251 'or' 'tmp_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%tmp_94_cast = select i1 %tmp_137_5, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 252 'select' 'tmp_94_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%tmp_78 = select i1 %tmp_45, i11 %tmp_94_cast, i11 %p_Val2_20" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 253 'select' 'tmp_78' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%p_Val2_13 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %tmp_78, i13 0)" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 254 'bitconcatenate' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%tmp_9_i5_cast = zext i24 %p_Val2_13 to i25" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 255 'zext' 'tmp_9_i5_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 256 [1/1] (2.31ns) (out node of the LUT)   --->   "%r_V_5 = add i25 %tmp_9_i5_cast, -1638400" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 256 'add' 'r_V_5' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [1/2] (3.25ns)   --->   "store i32 %tmp_56_cast, i32* %test_V_addr_5, align 4" [RC_Receiver/RC_Receiver.cpp:97]   --->   Operation 257 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_53 = zext i16 %p_Val2_21 to i32" [RC_Receiver/RC_Receiver.cpp:99]   --->   Operation 258 'zext' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 259 [1/1] (0.00ns)   --->   "%test_V_addr_6 = getelementptr [4096 x i32]* %test_V, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:99]   --->   Operation 259 'getelementptr' 'test_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 260 [2/2] (3.25ns)   --->   "store i32 %tmp_53, i32* %test_V_addr_6, align 4" [RC_Receiver/RC_Receiver.cpp:99]   --->   Operation 260 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 261 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_8, i2 -1)" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 261 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 262 [1/2] (6.91ns)   --->   "%mul5 = mul i79 %sext5_cast, 703687441777" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 262 'mul' 'mul5' <Predicate = true> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_71 = call i16 @_ssdm_op_PartSelect.i16.i79.i32.i32(i79 %mul5, i32 63, i32 78)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 263 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 264 [1/1] (0.00ns)   --->   "%r_V_5_cast = sext i25 %r_V_5 to i33" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 264 'sext' 'r_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%OP2_V_5_cast = zext i33 %r_V_5_cast to i45" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 265 'zext' 'OP2_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (8.50ns)   --->   "%p_Val2_14 = mul i45 %OP2_V_5_cast, 8183" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 266 'mul' 'p_Val2_14' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_79 = call i25 @_ssdm_op_PartSelect.i25.i45.i32.i32(i45 %p_Val2_14, i32 13, i32 37)" [RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 267 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_14, i32 37)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 268 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 269 [1/2] (3.25ns)   --->   "store i32 %tmp_53, i32* %test_V_addr_6, align 4" [RC_Receiver/RC_Receiver.cpp:99]   --->   Operation 269 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_54 = sext i16 %p_Val2_8 to i32" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 270 'sext' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "%test_V_addr_7 = getelementptr [4096 x i32]* %test_V, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 271 'getelementptr' 'test_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 272 [2/2] (3.25ns)   --->   "store i32 %tmp_54, i32* %test_V_addr_7, align 4" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 272 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 273 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_22, i2 -1)" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 273 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 274 [1/1] (3.94ns)   --->   "%neg_mul5 = sub i79 0, %mul5" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 274 'sub' 'neg_mul5' <Predicate = (tmp_69)> <Delay = 3.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_70 = call i16 @_ssdm_op_PartSelect.i16.i79.i32.i32(i79 %neg_mul5, i32 63, i32 78)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 275 'partselect' 'tmp_70' <Predicate = (tmp_69)> <Delay = 0.00>
ST_20 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%p_v3_v = select i1 %tmp_69, i16 %tmp_70, i16 %tmp_71" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 276 'select' 'p_v3_v' <Predicate = (tmp_69)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 277 [1/1] (2.07ns) (out node of the LUT)   --->   "%neg_ti4 = sub i16 0, %p_v3_v" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 277 'sub' 'neg_ti4' <Predicate = (tmp_69)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_72 = select i1 %tmp_69, i16 %neg_ti4, i16 %tmp_71" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 278 'select' 'tmp_72' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 279 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_9 = add i16 %tmp_72, -8192" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 279 'add' 'p_Val2_9' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_2_i4 = call i38 @_ssdm_op_BitConcatenate.i38.i25.i13(i25 %tmp_74, i13 0)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 280 'bitconcatenate' 'tmp_2_i4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 281 [1/1] (0.00ns)   --->   "%sext2_cast = sext i38 %tmp_2_i4 to i77" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 281 'sext' 'sext2_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 282 [1/1] (8.51ns)   --->   "%mul3 = mul i77 %sext2_cast, 351843720889" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 282 'mul' 'mul3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 283 [1/2] (3.25ns)   --->   "store i32 %tmp_54, i32* %test_V_addr_7, align 4" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 283 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_55 = sext i16 %p_Val2_22 to i32" [RC_Receiver/RC_Receiver.cpp:101]   --->   Operation 284 'sext' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%test_V_addr_8 = getelementptr [4096 x i32]* %test_V, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:101]   --->   Operation 285 'getelementptr' 'test_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 286 [2/2] (3.25ns)   --->   "store i32 %tmp_55, i32* %test_V_addr_8, align 4" [RC_Receiver/RC_Receiver.cpp:101]   --->   Operation 286 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 287 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_9, i2 -1)" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 287 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 288 [1/1] (3.89ns)   --->   "%neg_mul4 = sub i77 0, %mul3" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 288 'sub' 'neg_mul4' <Predicate = (tmp_75)> <Delay = 3.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_76 = call i15 @_ssdm_op_PartSelect.i15.i77.i32.i32(i77 %neg_mul4, i32 62, i32 76)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 289 'partselect' 'tmp_76' <Predicate = (tmp_75)> <Delay = 0.00>
ST_21 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_77 = call i15 @_ssdm_op_PartSelect.i15.i77.i32.i32(i77 %mul3, i32 62, i32 76)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 290 'partselect' 'tmp_77' <Predicate = false> <Delay = 0.00>
ST_21 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%p_v4_v = select i1 %tmp_75, i15 %tmp_76, i15 %tmp_77" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 291 'select' 'p_v4_v' <Predicate = (tmp_75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 292 [1/1] (1.94ns) (out node of the LUT)   --->   "%neg_ti9 = sub i15 0, %p_v4_v" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 292 'sub' 'neg_ti9' <Predicate = (tmp_75)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_2_i5 = call i38 @_ssdm_op_BitConcatenate.i38.i25.i13(i25 %tmp_79, i13 0)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 293 'bitconcatenate' 'tmp_2_i5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 294 [1/1] (0.00ns)   --->   "%sext_cast = sext i38 %tmp_2_i5 to i77" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 294 'sext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 295 [1/1] (8.51ns)   --->   "%mul = mul i77 %sext_cast, 351843720889" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 295 'mul' 'mul' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_82 = call i15 @_ssdm_op_PartSelect.i15.i77.i32.i32(i77 %mul, i32 62, i32 76)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 296 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node icmp)   --->   "%tmp_84 = call i3 @_ssdm_op_PartSelect.i3.i15.i32.i32(i15 %neg_ti9, i32 12, i32 14)" [RC_Receiver/RC_Receiver.cpp:122->RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 297 'partselect' 'tmp_84' <Predicate = (tmp_75)> <Delay = 0.00>
ST_21 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node icmp)   --->   "%tmp_85 = call i3 @_ssdm_op_PartSelect.i3.i77.i32.i32(i77 %mul3, i32 74, i32 76)" [RC_Receiver/RC_Receiver.cpp:122->RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 298 'partselect' 'tmp_85' <Predicate = (!tmp_75)> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node icmp)   --->   "%tmp_86 = select i1 %tmp_75, i3 %tmp_84, i3 %tmp_85" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 299 'select' 'tmp_86' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 300 [1/1] (1.13ns) (out node of the LUT)   --->   "%icmp = icmp sgt i3 %tmp_86, 0" [RC_Receiver/RC_Receiver.cpp:122->RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 300 'icmp' 'icmp' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [1/2] (3.25ns)   --->   "store i32 %tmp_55, i32* %test_V_addr_8, align 4" [RC_Receiver/RC_Receiver.cpp:101]   --->   Operation 301 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_56 = sext i16 %p_Val2_9 to i32" [RC_Receiver/RC_Receiver.cpp:102]   --->   Operation 302 'sext' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 303 [1/1] (0.00ns)   --->   "%test_V_addr_9 = getelementptr [4096 x i32]* %test_V, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:102]   --->   Operation 303 'getelementptr' 'test_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 304 [2/2] (3.25ns)   --->   "store i32 %tmp_56, i32* %test_V_addr_9, align 4" [RC_Receiver/RC_Receiver.cpp:102]   --->   Operation 304 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 305 [1/1] (3.89ns)   --->   "%neg_mul = sub i77 0, %mul" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 305 'sub' 'neg_mul' <Predicate = (tmp_80)> <Delay = 3.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_81 = call i15 @_ssdm_op_PartSelect.i15.i77.i32.i32(i77 %neg_mul, i32 62, i32 76)" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 306 'partselect' 'tmp_81' <Predicate = (tmp_80)> <Delay = 0.00>
ST_22 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%p_v5_v = select i1 %tmp_80, i15 %tmp_81, i15 %tmp_82" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 307 'select' 'p_v5_v' <Predicate = (tmp_80)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 308 [1/1] (1.94ns) (out node of the LUT)   --->   "%neg_ti = sub i15 0, %p_v5_v" [RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 308 'sub' 'neg_ti' <Predicate = (tmp_80)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 309 [1/1] (0.75ns)   --->   "%tmp_83 = select i1 %tmp_80, i15 %neg_ti, i15 %tmp_82" [RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74]   --->   Operation 309 'select' 'tmp_83' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "%p_Val2_15 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 %icmp, i13 0)" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 310 'bitconcatenate' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (0.00ns)   --->   "%p_Val2_36_cast = zext i14 %p_Val2_15 to i16" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 311 'zext' 'p_Val2_36_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 312 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_36_cast, i2 -1)" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 312 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_87 = call i4 @_ssdm_op_PartSelect.i4.i15.i32.i32(i15 %tmp_83, i32 11, i32 14)" [RC_Receiver/RC_Receiver.cpp:130->RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 313 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 314 [1/1] (1.30ns)   --->   "%icmp1 = icmp slt i4 %tmp_87, 1" [RC_Receiver/RC_Receiver.cpp:130->RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 314 'icmp' 'icmp1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 315 [1/2] (3.25ns)   --->   "store i32 %tmp_56, i32* %test_V_addr_9, align 4" [RC_Receiver/RC_Receiver.cpp:102]   --->   Operation 315 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_57 = zext i14 %p_Val2_15 to i32" [RC_Receiver/RC_Receiver.cpp:103]   --->   Operation 316 'zext' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 317 [1/1] (0.00ns)   --->   "%test_V_addr_10 = getelementptr [4096 x i32]* %test_V, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:103]   --->   Operation 317 'getelementptr' 'test_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 318 [2/2] (3.25ns)   --->   "store i32 %tmp_57, i32* %test_V_addr_10, align 4" [RC_Receiver/RC_Receiver.cpp:103]   --->   Operation 318 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 6.56>
ST_23 : Operation 319 [1/1] (2.31ns)   --->   "%tmp_1_i6 = icmp slt i15 %tmp_83, 6144" [RC_Receiver/RC_Receiver.cpp:130->RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 319 'icmp' 'tmp_1_i6' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%tmp_103_cast = select i1 %icmp1, i2 0, i2 1" [RC_Receiver/RC_Receiver.cpp:130->RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 320 'select' 'tmp_103_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 321 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_88 = select i1 %tmp_1_i6, i2 %tmp_103_cast, i2 -2" [RC_Receiver/RC_Receiver.cpp:130->RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 321 'select' 'tmp_88' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 322 [1/1] (0.00ns)   --->   "%p_Val2_12 = call i15 @_ssdm_op_BitConcatenate.i15.i2.i13(i2 %tmp_88, i13 0)" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 322 'bitconcatenate' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 323 [1/2] (3.25ns)   --->   "store i32 %tmp_57, i32* %test_V_addr_10, align 4" [RC_Receiver/RC_Receiver.cpp:103]   --->   Operation 323 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_58 = zext i15 %p_Val2_12 to i32" [RC_Receiver/RC_Receiver.cpp:104]   --->   Operation 324 'zext' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 325 [1/1] (0.00ns)   --->   "%test_V_addr_11 = getelementptr [4096 x i32]* %test_V, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:104]   --->   Operation 325 'getelementptr' 'test_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 326 [2/2] (3.25ns)   --->   "store i32 %tmp_58, i32* %test_V_addr_11, align 4" [RC_Receiver/RC_Receiver.cpp:104]   --->   Operation 326 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 327 [1/1] (0.00ns)   --->   "%p_Val2_12_cast = zext i15 %p_Val2_12 to i16" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 327 'zext' 'p_Val2_12_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 328 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_12_cast, i2 -1)" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 328 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 329 [1/2] (3.25ns)   --->   "store i32 %tmp_58, i32* %test_V_addr_11, align 4" [RC_Receiver/RC_Receiver.cpp:104]   --->   Operation 329 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 330 [5/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 330 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 331 [4/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 331 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 332 [3/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 332 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 333 [2/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 333 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %SBUS_data), !map !122"   --->   Operation 334 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 335 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !128"   --->   Operation 335 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test_V), !map !134"   --->   Operation 336 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @rcReceiver_str) nounwind"   --->   Operation 337 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:8]   --->   Operation 338 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:10]   --->   Operation 339 'specinterface' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25 x i8]* %SBUS_data, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 340 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([25 x i8]* %SBUS_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 341 'specinterface' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [4 x i8]* @p_str4, [4 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 342 'specinterface' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test_V, [1 x i8]* @p_str, [12 x i8]* @p_str6, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 343 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str7, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 344 'specinterface' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 345 [1/1] (0.00ns)   --->   "%errors_load = load i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:65]   --->   Operation 345 'load' 'errors_load' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 346 [1/1] (2.55ns)   --->   "%tmp_s = add i32 %errors_load, 1" [RC_Receiver/RC_Receiver.cpp:65]   --->   Operation 346 'add' 'tmp_s' <Predicate = (!or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 347 [1/1] (0.00ns)   --->   "store i32 %tmp_s, i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:65]   --->   Operation 347 'store' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 348 [1/1] (0.00ns)   --->   "%lost_load = load i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:60]   --->   Operation 348 'load' 'lost_load' <Predicate = (or_cond & tmp_27)> <Delay = 0.00>
ST_29 : Operation 349 [1/1] (2.55ns)   --->   "%tmp_28 = add nsw i32 %lost_load, 1" [RC_Receiver/RC_Receiver.cpp:60]   --->   Operation 349 'add' 'tmp_28' <Predicate = (or_cond & tmp_27)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 350 [1/1] (0.00ns)   --->   "store i32 %tmp_28, i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:60]   --->   Operation 350 'store' <Predicate = (or_cond & tmp_27)> <Delay = 0.00>
ST_29 : Operation 351 [1/1] (0.00ns)   --->   "br label %._crit_edge203" [RC_Receiver/RC_Receiver.cpp:60]   --->   Operation 351 'br' <Predicate = (or_cond & tmp_27)> <Delay = 0.00>
ST_29 : Operation 352 [1/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 352 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 353 [1/1] (0.00ns)   --->   "ret void" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 353 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('SBUS_data_addr_3', RC_Receiver/RC_Receiver.cpp:32) [30]  (0 ns)
	'load' operation ('SBUS_data_load_3', RC_Receiver/RC_Receiver.cpp:32) on array 'SBUS_data' [31]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_3', RC_Receiver/RC_Receiver.cpp:32) on array 'SBUS_data' [31]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_4', RC_Receiver/RC_Receiver.cpp:32) on array 'SBUS_data' [33]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_7', RC_Receiver/RC_Receiver.cpp:32) on array 'SBUS_data' [39]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('SBUS_data_addr', RC_Receiver/RC_Receiver.cpp:32) [24]  (0 ns)
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:32) on array 'SBUS_data' [25]  (2.32 ns)

 <State 6>: 3.87ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:32) on array 'SBUS_data' [25]  (2.32 ns)
	'icmp' operation ('tmp', RC_Receiver/RC_Receiver.cpp:35) [48]  (1.55 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_1', RC_Receiver/RC_Receiver.cpp:32) on array 'SBUS_data' [27]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_2', RC_Receiver/RC_Receiver.cpp:32) on array 'SBUS_data' [29]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_5', RC_Receiver/RC_Receiver.cpp:32) on array 'SBUS_data' [35]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_6', RC_Receiver/RC_Receiver.cpp:32) on array 'SBUS_data' [37]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_9', RC_Receiver/RC_Receiver.cpp:32) on array 'SBUS_data' [43]  (2.32 ns)

 <State 12>: 5.96ns
The critical path consists of the following:
	'load' operation ('channels_0_load') on static variable 'channels_0' [49]  (0 ns)
	multiplexor before 'phi' operation ('v', RC_Receiver/RC_Receiver.cpp:32) with incoming values : ('channels_0_load') ('tmp_2', RC_Receiver/RC_Receiver.cpp:32) [105]  (1.77 ns)
	'phi' operation ('v', RC_Receiver/RC_Receiver.cpp:32) with incoming values : ('channels_0_load') ('tmp_2', RC_Receiver/RC_Receiver.cpp:32) [105]  (0 ns)
	'icmp' operation ('tmp_30', RC_Receiver/RC_Receiver.cpp:74) [112]  (1.88 ns)
	'or' operation ('tmp_31', RC_Receiver/RC_Receiver.cpp:74) [113]  (0 ns)
	'select' operation ('tmp_32', RC_Receiver/RC_Receiver.cpp:74) [115]  (0 ns)
	'add' operation ('r.V', RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74) [118]  (2.31 ns)

 <State 13>: 8.5ns
The critical path consists of the following:
	'mul' operation ('__Val2__', RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:74) [121]  (8.5 ns)

 <State 14>: 8.5ns
The critical path consists of the following:
	'mul' operation ('__Val2__', RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80) [147]  (8.5 ns)

 <State 15>: 8.5ns
The critical path consists of the following:
	'mul' operation ('__Val2__', RC_Receiver/RC_Receiver.cpp:113->RC_Receiver/RC_Receiver.cpp:80) [171]  (8.5 ns)

 <State 16>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul1', RC_Receiver/RC_Receiver.cpp:115->RC_Receiver/RC_Receiver.cpp:74) [125]  (8.51 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:74) [135]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:74) [136]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:80) [160]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:80) [184]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:80) [208]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:86) [258]  (8.75 ns)

 <State 23>: 6.57ns
The critical path consists of the following:
	'icmp' operation ('tmp_1_i6', RC_Receiver/RC_Receiver.cpp:130->RC_Receiver/RC_Receiver.cpp:89) [261]  (2.32 ns)
	'select' operation ('tmp_88', RC_Receiver/RC_Receiver.cpp:130->RC_Receiver/RC_Receiver.cpp:89) [263]  (0.993 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:104) of variable 'tmp_58', RC_Receiver/RC_Receiver.cpp:104 on array 'test_V' [308]  (3.25 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:89) [266]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:89) [267]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:89) [267]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:89) [267]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:89) [267]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:89) [267]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
