#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d60e384e00 .scope module, "tb_hadamard" "tb_hadamard" 2 8;
 .timescale -9 -12;
P_000001d60e384810 .param/l "FIXED_ONE" 1 2 18, +C4<00000000000000010000000000000000>;
P_000001d60e384848 .param/l "FIXED_ZERO" 1 2 19, +C4<00000000000000000000000000000000>;
P_000001d60e384880 .param/l "INV_SQRT2" 1 2 20, +C4<00000000000000001011010100000101>;
v000001d60e3f1530_0 .var/s "alpha_in", 31 0;
v000001d60e3f21b0_0 .net/s "alpha_out", 31 0, L_000001d60e3f43a0;  1 drivers
v000001d60e3f1b70_0 .var/s "beta_in", 31 0;
v000001d60e3f2250_0 .net/s "beta_out", 31 0, L_000001d60e3f3e00;  1 drivers
v000001d60e3f22f0_0 .net "overflow", 0 0, L_000001d60e398ec0;  1 drivers
S_000001d60e39c890 .scope module, "dut" "hadamard_gate" 2 31, 3 13 0, S_000001d60e384e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alpha_in";
    .port_info 1 /INPUT 32 "beta_in";
    .port_info 2 /OUTPUT 32 "alpha_out";
    .port_info 3 /OUTPUT 32 "beta_out";
    .port_info 4 /OUTPUT 1 "overflow";
P_000001d60e377780 .param/l "INV_SQRT2" 1 3 22, +C4<00000000000000001011010100000101>;
L_000001d60e398280 .functor OR 1, v000001d60e397e30_0, v000001d60e3f0c70_0, C4<0>, C4<0>;
L_000001d60e398ad0 .functor OR 1, L_000001d60e398280, L_000001d60e3989f0, C4<0>, C4<0>;
L_000001d60e398ec0 .functor OR 1, L_000001d60e398ad0, L_000001d60e398440, C4<0>, C4<0>;
L_000001d60e440088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d60e3f1670_0 .net *"_ivl_0", 31 0, L_000001d60e440088;  1 drivers
v000001d60e3f2890_0 .net *"_ivl_10", 0 0, L_000001d60e398ad0;  1 drivers
v000001d60e3f2070_0 .net *"_ivl_8", 0 0, L_000001d60e398280;  1 drivers
v000001d60e3f0b30_0 .net/s "alpha_in", 31 0, v000001d60e3f1530_0;  1 drivers
v000001d60e3f1710_0 .net/s "alpha_out", 31 0, L_000001d60e3f43a0;  alias, 1 drivers
v000001d60e3f1490_0 .net/s "beta_in", 31 0, v000001d60e3f1b70_0;  1 drivers
v000001d60e3f0e50_0 .net/s "beta_out", 31 0, L_000001d60e3f3e00;  alias, 1 drivers
v000001d60e3f17b0_0 .net/s "diff", 31 0, v000001d60e3f18f0_0;  1 drivers
v000001d60e3f0ef0_0 .net/s "neg_beta", 31 0, L_000001d60e3f3180;  1 drivers
v000001d60e3f1210_0 .net "overflow", 0 0, L_000001d60e398ec0;  alias, 1 drivers
v000001d60e3f1a30_0 .net "overflow_diff", 0 0, v000001d60e3f0c70_0;  1 drivers
v000001d60e3f1f30_0 .net "overflow_mult_alpha", 0 0, L_000001d60e3989f0;  1 drivers
v000001d60e3f2430_0 .net "overflow_mult_beta", 0 0, L_000001d60e398440;  1 drivers
v000001d60e3f12b0_0 .net "overflow_sum", 0 0, v000001d60e397e30_0;  1 drivers
v000001d60e3f1350_0 .net/s "sum", 31 0, v000001d60e397a70_0;  1 drivers
L_000001d60e3f3180 .arith/sub 32, L_000001d60e440088, v000001d60e3f1b70_0;
S_000001d60e389480 .scope module, "add_inst" "fixed_point_add" 3 34, 4 1 0, S_000001d60e39c890;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
    .port_info 3 /OUTPUT 1 "overflow";
v000001d60e397930_0 .net *"_ivl_1", 0 0, L_000001d60e3f2f00;  1 drivers
v000001d60e3971b0_0 .net *"_ivl_2", 32 0, L_000001d60e3f2aa0;  1 drivers
v000001d60e397250_0 .net *"_ivl_5", 0 0, L_000001d60e3f3b80;  1 drivers
v000001d60e3979d0_0 .net *"_ivl_6", 32 0, L_000001d60e3f39a0;  1 drivers
v000001d60e3972f0_0 .net/s "a", 31 0, v000001d60e3f1530_0;  alias, 1 drivers
v000001d60e397c50_0 .net/s "b", 31 0, v000001d60e3f1b70_0;  alias, 1 drivers
v000001d60e397e30_0 .var "overflow", 0 0;
v000001d60e397a70_0 .var/s "sum", 31 0;
v000001d60e397390_0 .net/s "temp_sum", 32 0, L_000001d60e3f3860;  1 drivers
E_000001d60e377280 .event anyedge, v000001d60e397390_0;
L_000001d60e3f2f00 .part v000001d60e3f1530_0, 31, 1;
L_000001d60e3f2aa0 .concat [ 32 1 0 0], v000001d60e3f1530_0, L_000001d60e3f2f00;
L_000001d60e3f3b80 .part v000001d60e3f1b70_0, 31, 1;
L_000001d60e3f39a0 .concat [ 32 1 0 0], v000001d60e3f1b70_0, L_000001d60e3f3b80;
L_000001d60e3f3860 .arith/sum 33, L_000001d60e3f2aa0, L_000001d60e3f39a0;
S_000001d60e389610 .scope module, "mult_alpha" "fixed_point_mult" 3 53, 5 1 0, S_000001d60e39c890;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "product";
    .port_info 3 /OUTPUT 1 "overflow";
L_000001d60e3989f0 .functor AND 1, L_000001d60e3f3d60, L_000001d60e3f3c20, C4<1>, C4<1>;
v000001d60e397610_0 .net/s *"_ivl_0", 63 0, L_000001d60e3f2fa0;  1 drivers
L_000001d60e4400d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d60e397750_0 .net/2u *"_ivl_10", 15 0, L_000001d60e4400d0;  1 drivers
v000001d60e3976b0_0 .net *"_ivl_12", 0 0, L_000001d60e3f3d60;  1 drivers
v000001d60e397430_0 .net *"_ivl_15", 15 0, L_000001d60e3f3ae0;  1 drivers
L_000001d60e440118 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v000001d60e3974d0_0 .net/2u *"_ivl_16", 15 0, L_000001d60e440118;  1 drivers
v000001d60e397b10_0 .net *"_ivl_18", 0 0, L_000001d60e3f3c20;  1 drivers
v000001d60e397570_0 .net/s *"_ivl_2", 63 0, L_000001d60e3f3900;  1 drivers
v000001d60e3f15d0_0 .net *"_ivl_9", 15 0, L_000001d60e3f4300;  1 drivers
v000001d60e3f1c10_0 .net/s "a", 31 0, v000001d60e397a70_0;  alias, 1 drivers
L_000001d60e440160 .functor BUFT 1, C4<00000000000000001011010100000101>, C4<0>, C4<0>, C4<0>;
v000001d60e3f0f90_0 .net/s "b", 31 0, L_000001d60e440160;  1 drivers
v000001d60e3f1cb0_0 .net "overflow", 0 0, L_000001d60e3989f0;  alias, 1 drivers
v000001d60e3f1030_0 .net/s "product", 31 0, L_000001d60e3f43a0;  alias, 1 drivers
v000001d60e3f2750_0 .net/s "temp_product", 63 0, L_000001d60e3f3a40;  1 drivers
L_000001d60e3f2fa0 .extend/s 64, v000001d60e397a70_0;
L_000001d60e3f3900 .extend/s 64, L_000001d60e440160;
L_000001d60e3f3a40 .arith/mult 64, L_000001d60e3f2fa0, L_000001d60e3f3900;
L_000001d60e3f43a0 .part L_000001d60e3f3a40, 16, 32;
L_000001d60e3f4300 .part L_000001d60e3f3a40, 48, 16;
L_000001d60e3f3d60 .cmp/ne 16, L_000001d60e3f4300, L_000001d60e4400d0;
L_000001d60e3f3ae0 .part L_000001d60e3f3a40, 48, 16;
L_000001d60e3f3c20 .cmp/ne 16, L_000001d60e3f3ae0, L_000001d60e440118;
S_000001d60e390420 .scope module, "mult_beta" "fixed_point_mult" 3 60, 5 1 0, S_000001d60e39c890;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "product";
    .port_info 3 /OUTPUT 1 "overflow";
L_000001d60e398440 .functor AND 1, L_000001d60e3f2be0, L_000001d60e3f3720, C4<1>, C4<1>;
v000001d60e3f2570_0 .net/s *"_ivl_0", 63 0, L_000001d60e3f48a0;  1 drivers
L_000001d60e4401a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d60e3f0a90_0 .net/2u *"_ivl_10", 15 0, L_000001d60e4401a8;  1 drivers
v000001d60e3f1ad0_0 .net *"_ivl_12", 0 0, L_000001d60e3f2be0;  1 drivers
v000001d60e3f1d50_0 .net *"_ivl_15", 15 0, L_000001d60e3f3ea0;  1 drivers
L_000001d60e4401f0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v000001d60e3f10d0_0 .net/2u *"_ivl_16", 15 0, L_000001d60e4401f0;  1 drivers
v000001d60e3f1850_0 .net *"_ivl_18", 0 0, L_000001d60e3f3720;  1 drivers
v000001d60e3f27f0_0 .net/s *"_ivl_2", 63 0, L_000001d60e3f3cc0;  1 drivers
v000001d60e3f2610_0 .net *"_ivl_9", 15 0, L_000001d60e3f3f40;  1 drivers
v000001d60e3f1170_0 .net/s "a", 31 0, v000001d60e3f18f0_0;  alias, 1 drivers
L_000001d60e440238 .functor BUFT 1, C4<00000000000000001011010100000101>, C4<0>, C4<0>, C4<0>;
v000001d60e3f0d10_0 .net/s "b", 31 0, L_000001d60e440238;  1 drivers
v000001d60e3f1df0_0 .net "overflow", 0 0, L_000001d60e398440;  alias, 1 drivers
v000001d60e3f0db0_0 .net/s "product", 31 0, L_000001d60e3f3e00;  alias, 1 drivers
v000001d60e3f1990_0 .net/s "temp_product", 63 0, L_000001d60e3f4620;  1 drivers
L_000001d60e3f48a0 .extend/s 64, v000001d60e3f18f0_0;
L_000001d60e3f3cc0 .extend/s 64, L_000001d60e440238;
L_000001d60e3f4620 .arith/mult 64, L_000001d60e3f48a0, L_000001d60e3f3cc0;
L_000001d60e3f3e00 .part L_000001d60e3f4620, 16, 32;
L_000001d60e3f3f40 .part L_000001d60e3f4620, 48, 16;
L_000001d60e3f2be0 .cmp/ne 16, L_000001d60e3f3f40, L_000001d60e4401a8;
L_000001d60e3f3ea0 .part L_000001d60e3f4620, 48, 16;
L_000001d60e3f3720 .cmp/ne 16, L_000001d60e3f3ea0, L_000001d60e4401f0;
S_000001d60e3905b0 .scope module, "sub_inst" "fixed_point_add" 3 45, 4 1 0, S_000001d60e39c890;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
    .port_info 3 /OUTPUT 1 "overflow";
v000001d60e3f26b0_0 .net *"_ivl_1", 0 0, L_000001d60e3f4440;  1 drivers
v000001d60e3f24d0_0 .net *"_ivl_2", 32 0, L_000001d60e3f34a0;  1 drivers
v000001d60e3f1e90_0 .net *"_ivl_5", 0 0, L_000001d60e3f3680;  1 drivers
v000001d60e3f2390_0 .net *"_ivl_6", 32 0, L_000001d60e3f37c0;  1 drivers
v000001d60e3f1fd0_0 .net/s "a", 31 0, v000001d60e3f1530_0;  alias, 1 drivers
v000001d60e3f0bd0_0 .net/s "b", 31 0, L_000001d60e3f3180;  alias, 1 drivers
v000001d60e3f0c70_0 .var "overflow", 0 0;
v000001d60e3f18f0_0 .var/s "sum", 31 0;
v000001d60e3f2930_0 .net/s "temp_sum", 32 0, L_000001d60e3f3540;  1 drivers
E_000001d60e377300 .event anyedge, v000001d60e3f2930_0;
L_000001d60e3f4440 .part v000001d60e3f1530_0, 31, 1;
L_000001d60e3f34a0 .concat [ 32 1 0 0], v000001d60e3f1530_0, L_000001d60e3f4440;
L_000001d60e3f3680 .part L_000001d60e3f3180, 31, 1;
L_000001d60e3f37c0 .concat [ 32 1 0 0], L_000001d60e3f3180, L_000001d60e3f3680;
L_000001d60e3f3540 .arith/sum 33, L_000001d60e3f34a0, L_000001d60e3f37c0;
S_000001d60e39e4a0 .scope function.real, "fp_to_real" "fp_to_real" 2 23, 2 23 0, S_000001d60e384e00;
 .timescale -9 -12;
v000001d60e3f2110_0 .var "fp", 31 0;
; Variable fp_to_real is REAL return value of scope S_000001d60e39e4a0
TD_tb_hadamard.fp_to_real ;
    %load/vec4 v000001d60e3f2110_0;
    %vpi_func/r 2 26 "$itor", S<0,vec4,s32> {1 0 0};
    %pushi/real 1073741824, 4082; load=65536.0
    %div/wr;
    %ret/real 0; Assign to fp_to_real
    %end;
    .scope S_000001d60e389480;
T_1 ;
    %wait E_000001d60e377280;
    %load/vec4 v000001d60e397390_0;
    %parti/s 1, 32, 7;
    %load/vec4 v000001d60e397390_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d60e397e30_0, 0, 1;
    %load/vec4 v000001d60e397390_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001d60e397a70_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000001d60e397a70_0, 0, 32;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d60e397e30_0, 0, 1;
    %load/vec4 v000001d60e397390_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001d60e397a70_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d60e3905b0;
T_2 ;
    %wait E_000001d60e377300;
    %load/vec4 v000001d60e3f2930_0;
    %parti/s 1, 32, 7;
    %load/vec4 v000001d60e3f2930_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d60e3f0c70_0, 0, 1;
    %load/vec4 v000001d60e3f2930_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001d60e3f18f0_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000001d60e3f18f0_0, 0, 32;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d60e3f0c70_0, 0, 1;
    %load/vec4 v000001d60e3f2930_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001d60e3f18f0_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001d60e384e00;
T_3 ;
    %vpi_call 2 41 "$display", "========================================" {0 0 0};
    %vpi_call 2 42 "$display", "  Hadamard Gate Test" {0 0 0};
    %vpi_call 2 43 "$display", "========================================" {0 0 0};
    %vpi_call 2 44 "$display", "Time\011Input(\316\261,\316\262)\011\011Output(\316\261',\316\262')\011\011Overflow" {0 0 0};
    %vpi_call 2 45 "$display", "------------------------------------------------------------------------" {0 0 0};
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v000001d60e3f1530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d60e3f1b70_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v000001d60e3f1530_0;
    %store/vec4 v000001d60e3f2110_0, 0, 32;
    %callf/real TD_tb_hadamard.fp_to_real, S_000001d60e39e4a0;
    %load/vec4 v000001d60e3f1b70_0;
    %store/vec4 v000001d60e3f2110_0, 0, 32;
    %callf/real TD_tb_hadamard.fp_to_real, S_000001d60e39e4a0;
    %load/vec4 v000001d60e3f21b0_0;
    %store/vec4 v000001d60e3f2110_0, 0, 32;
    %callf/real TD_tb_hadamard.fp_to_real, S_000001d60e39e4a0;
    %load/vec4 v000001d60e3f2250_0;
    %store/vec4 v000001d60e3f2110_0, 0, 32;
    %callf/real TD_tb_hadamard.fp_to_real, S_000001d60e39e4a0;
    %vpi_call 2 51 "$display", "%0t\011(%.3f, %.3f)\011\011(%.3f, %.3f)\011%b", $time, W<3,r>, W<2,r>, W<1,r>, W<0,r>, v000001d60e3f22f0_0 {0 4 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d60e3f1530_0, 0, 32;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v000001d60e3f1b70_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v000001d60e3f1530_0;
    %store/vec4 v000001d60e3f2110_0, 0, 32;
    %callf/real TD_tb_hadamard.fp_to_real, S_000001d60e39e4a0;
    %load/vec4 v000001d60e3f1b70_0;
    %store/vec4 v000001d60e3f2110_0, 0, 32;
    %callf/real TD_tb_hadamard.fp_to_real, S_000001d60e39e4a0;
    %load/vec4 v000001d60e3f21b0_0;
    %store/vec4 v000001d60e3f2110_0, 0, 32;
    %callf/real TD_tb_hadamard.fp_to_real, S_000001d60e39e4a0;
    %load/vec4 v000001d60e3f2250_0;
    %store/vec4 v000001d60e3f2110_0, 0, 32;
    %callf/real TD_tb_hadamard.fp_to_real, S_000001d60e39e4a0;
    %vpi_call 2 61 "$display", "%0t\011(%.3f, %.3f)\011\011(%.3f, %.3f)\011%b", $time, W<3,r>, W<2,r>, W<1,r>, W<0,r>, v000001d60e3f22f0_0 {0 4 0};
    %pushi/vec4 46341, 0, 32;
    %store/vec4 v000001d60e3f1530_0, 0, 32;
    %pushi/vec4 46341, 0, 32;
    %store/vec4 v000001d60e3f1b70_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v000001d60e3f1530_0;
    %store/vec4 v000001d60e3f2110_0, 0, 32;
    %callf/real TD_tb_hadamard.fp_to_real, S_000001d60e39e4a0;
    %load/vec4 v000001d60e3f1b70_0;
    %store/vec4 v000001d60e3f2110_0, 0, 32;
    %callf/real TD_tb_hadamard.fp_to_real, S_000001d60e39e4a0;
    %load/vec4 v000001d60e3f21b0_0;
    %store/vec4 v000001d60e3f2110_0, 0, 32;
    %callf/real TD_tb_hadamard.fp_to_real, S_000001d60e39e4a0;
    %load/vec4 v000001d60e3f2250_0;
    %store/vec4 v000001d60e3f2110_0, 0, 32;
    %callf/real TD_tb_hadamard.fp_to_real, S_000001d60e39e4a0;
    %vpi_call 2 71 "$display", "%0t\011(%.3f, %.3f)\011\011(%.3f, %.3f)\011%b", $time, W<3,r>, W<2,r>, W<1,r>, W<0,r>, v000001d60e3f22f0_0 {0 4 0};
    %vpi_call 2 77 "$display", "========================================" {0 0 0};
    %vpi_call 2 78 "$display", "  Test Complete" {0 0 0};
    %vpi_call 2 79 "$display", "========================================\012" {0 0 0};
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\tb_hadamard.v";
    "..\rtl\gates\hadamard_gate.v";
    "..\rtl\utils\fixed_point_add.v";
    "..\rtl\utils\fixed_point_mult.v";
