{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645656244379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645656244385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 17:44:03 2022 " "Processing started: Wed Feb 23 17:44:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645656244385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1645656244385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TrainSim -c TrainSim " "Command: quartus_sta TrainSim -c TrainSim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1645656244385 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1645656244514 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1645656245169 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 4 " "Parallel compilation is enabled for 16 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Timing Analyzer" 0 -1 1645656245169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656245208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656245209 ""}
{ "Info" "ISTA_SDC_FOUND" "TrainSim.sdc " "Reading SDC File: 'TrainSim.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1645656245736 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656245738 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645656245743 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645656245743 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645656245743 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645656245743 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645656245743 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656245744 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " "create_clock -period 1.000 -name TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645656245745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " "create_clock -period 1.000 -name TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645656245745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " "create_clock -period 1.000 -name TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645656245745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " "create_clock -period 1.000 -name TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645656245745 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645656245745 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645656245749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645656245749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645656245749 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645656245749 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645656245749 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1645656245751 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645656245756 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" 0 0 "Timing Analyzer" 0 0 1645656245757 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1645656245770 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645656245802 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645656245802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.614 " "Worst-case setup slack is -15.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.614            -245.113 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "  -15.614            -245.113 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.544            -400.512 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -9.544            -400.512 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.377             -41.719 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -4.377             -41.719 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.533               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.533               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656245803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.115 " "Worst-case hold slack is 0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "    0.115               0.000 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.338               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.361               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.736               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.736               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656245810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.624 " "Worst-case recovery slack is -8.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.624              -8.624 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -8.624              -8.624 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.527              -8.527 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -8.527              -8.527 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.762             -33.003 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -2.762             -33.003 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656245814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.096 " "Worst-case removal slack is 2.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.096               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    2.096               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.207               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    6.207               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.323               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    6.323               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656245816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.416 " "Worst-case minimum pulse width slack is -0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.416             -17.958 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -0.416             -17.958 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.147 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -0.394              -6.147 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.625 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -0.394              -0.625 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.508 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -0.394              -0.508 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.466               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.466               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.470               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.470               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 clk_50  " "    9.670               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656245820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656245820 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645656245843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1645656245879 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1645656247406 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645656247501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645656247501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645656247501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645656247501 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645656247501 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645656247507 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645656247522 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645656247522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.300 " "Worst-case setup slack is -15.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.300            -239.783 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "  -15.300            -239.783 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.789            -368.538 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.789            -368.538 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.379             -41.711 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -4.379             -41.711 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.670               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.670               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656247523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.024 " "Worst-case hold slack is -0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.045 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -0.024              -0.045 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.018               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.378               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.718               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656247529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.552 " "Worst-case recovery slack is -8.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.552              -8.552 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -8.552              -8.552 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.499              -8.499 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -8.499              -8.499 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.724             -32.475 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -2.724             -32.475 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656247534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.091 " "Worst-case removal slack is 2.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.091               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    2.091               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.265               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    6.265               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.387               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    6.387               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656247536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.471 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -0.394             -17.471 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.165 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -0.394              -6.165 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.576 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -0.394              -0.576 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.510 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -0.394              -0.510 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.443               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.443               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.448               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.448               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 clk_50  " "    9.673               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656247540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656247540 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1645656247558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1645656247712 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1645656249085 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645656249175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645656249175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645656249175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645656249175 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645656249175 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645656249181 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645656249185 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645656249185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.760 " "Worst-case setup slack is -9.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.760            -154.398 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -9.760            -154.398 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.554            -321.093 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.554            -321.093 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.251             -20.398 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -2.251             -20.398 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.739               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.739               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656249187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.009 " "Worst-case hold slack is -0.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.009 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -0.009              -0.009 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.178               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.370               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656249193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.768 " "Worst-case recovery slack is -4.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.768              -4.768 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -4.768              -4.768 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.753              -4.753 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -4.753              -4.753 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.177             -13.992 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -1.177             -13.992 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656249198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.947 " "Worst-case removal slack is 0.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.947               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.327               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    3.327               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.396               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    3.396               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656249200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.202 " "Worst-case minimum pulse width slack is -0.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.202              -1.051 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -0.202              -1.051 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    0.112               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.143               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    0.159               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.582               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.582               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.583               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.583               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 clk_50  " "    9.336               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656249205 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645656249223 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645656249400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645656249400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645656249400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645656249400 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645656249400 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645656249405 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645656249410 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645656249410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.954 " "Worst-case setup slack is -8.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.954            -141.455 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -8.954            -141.455 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.251            -264.601 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.251            -264.601 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.021             -18.269 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -2.021             -18.269 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.336               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.336               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656249415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.090 " "Worst-case hold slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -0.141 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -0.090              -0.141 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.168               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.171               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.345               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656249422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.627 " "Worst-case recovery slack is -4.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.627              -4.627 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "   -4.627              -4.627 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.609              -4.609 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "   -4.609              -4.609 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.050             -12.441 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "   -1.050             -12.441 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656249425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.848 " "Worst-case removal slack is 0.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.848               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.848               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.242               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    3.242               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.308               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    3.308               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656249428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.136 " "Worst-case minimum pulse width slack is -0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136              -0.371 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE  " "   -0.136              -0.371 TrainSetSimulator:inst1\|SCOMP:inst6\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out  " "    0.131               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\]  " "    0.143               0.000 TrainSetSimulator:inst1\|DIG_OUT:inst10\|BLED\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end  " "    0.163               0.000 TrainSetSimulator:inst1\|VGA_PPU:inst\|row_end " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.538               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.580               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.580               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.581               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.581               0.000 inst1\|inst1\|trainpll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 clk_50  " "    9.286               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645656249432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645656249432 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645656251230 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645656251233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5356 " "Peak virtual memory: 5356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645656251299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 17:44:11 2022 " "Processing ended: Wed Feb 23 17:44:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645656251299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645656251299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645656251299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1645656251299 ""}
