/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_17z;
  reg [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  reg [7:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [16:0] celloutsig_1_18z;
  reg [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(in_data[140] | celloutsig_1_0z[3]);
  assign celloutsig_1_1z = ~celloutsig_1_0z[5];
  assign celloutsig_0_4z = celloutsig_0_3z | celloutsig_0_1z;
  assign celloutsig_1_8z = ~(in_data[190] ^ celloutsig_1_5z);
  assign celloutsig_1_18z = { celloutsig_1_0z[5:2], celloutsig_1_10z } & { celloutsig_1_10z[9:7], celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_7z = { in_data[163:149], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } >= { celloutsig_1_4z[17:10], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[134] & ~(celloutsig_1_3z);
  assign celloutsig_1_2z = { celloutsig_1_0z[7:6], celloutsig_1_1z } | in_data[140:138];
  assign celloutsig_1_4z = in_data[138:121] | { celloutsig_1_0z[7:3], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_5z = & { celloutsig_0_4z, celloutsig_0_2z, in_data[74:64], in_data[26:25], celloutsig_0_0z };
  assign celloutsig_0_1z = & celloutsig_0_0z;
  assign celloutsig_0_17z = & { celloutsig_0_8z, celloutsig_0_6z[6:0], celloutsig_0_4z };
  assign celloutsig_0_3z = & in_data[74:64];
  assign celloutsig_0_0z = in_data[76:71] ^ in_data[93:88];
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z } ^ { in_data[46:38], celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[90:89], celloutsig_0_0z } ^ in_data[17:10];
  assign celloutsig_1_6z = celloutsig_1_4z[12:7] ^ { in_data[145], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_9z = { celloutsig_1_6z[3:0], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z } ^ { celloutsig_1_0z[2:0], celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[150:139], celloutsig_1_3z } ^ celloutsig_1_4z[14:2];
  assign celloutsig_0_8z = ~((celloutsig_0_0z[2] & celloutsig_0_4z) | celloutsig_0_5z);
  assign celloutsig_1_12z = ~((celloutsig_1_6z[0] & celloutsig_1_10z[2]) | celloutsig_1_8z);
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_19z = { celloutsig_1_10z[11:10], celloutsig_1_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_18z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_18z = in_data[71:66];
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 8'h00;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[130:123];
  assign { out_data[144:128], out_data[98:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
