// Seed: 1544801471
module module_0 #(
    parameter id_1 = 32'd0
);
  wire [-1 : 1] _id_1, id_2;
  assign module_1._id_0 = 0;
  wire [1 'b0 : id_1] id_3;
endmodule
module module_1 #(
    parameter id_0  = 32'd2,
    parameter id_13 = 32'd17
) (
    output tri _id_0,
    input wand id_1,
    output tri0 id_2,
    output wand id_3,
    input tri0 id_4,
    input wire id_5,
    input wor id_6,
    output supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    output supply0 id_10,
    input wor id_11,
    input wire id_12,
    input supply0 _id_13,
    output uwire id_14
);
  wire [id_13 : 1 'b0] id_16;
  wire id_17[id_0 : ""];
  xnor primCall (id_10, id_11, id_12, id_16, id_17, id_4, id_5, id_6, id_8, id_9);
  module_0 modCall_1 ();
endmodule
