Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Tue Sep 22 02:25:41 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file partA_wrapper_timing_summary_routed.rpt -rpx partA_wrapper_timing_summary_routed.rpx
| Design       : partA_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 581 register/latch pins with no clock driven by root clock pin: cur_state_reg[0]/C (HIGH)

 There are 645 register/latch pins with no clock driven by root clock pin: cur_state_reg[1]/C (HIGH)

 There are 645 register/latch pins with no clock driven by root clock pin: cur_state_reg[2]/C (HIGH)

 There are 645 register/latch pins with no clock driven by root clock pin: cur_state_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.996        0.000                      0                 2788        0.025        0.000                      0                 2788        4.020        0.000                       0                  1459  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.996        0.000                      0                 2788        0.025        0.000                      0                 2788        4.020        0.000                       0                  1459  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/current_state_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.881ns  (logic 1.770ns (22.460%)  route 6.111ns (77.540%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.664     2.958    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X41Y37         FDSE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDSE (Prop_fdse_C_Q)         0.456     3.414 f  partA_i/OLED_ip_0/inst/Init/current_state_reg[6]/Q
                         net (fo=90, routed)          2.252     5.666    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[6]
    SLICE_X36Y41         LUT4 (Prop_lut4_I1_O)        0.150     5.816 r  partA_i/OLED_ip_0/inst/Init/temp_res_i_6/O
                         net (fo=5, routed)           1.025     6.841    partA_i/OLED_ip_0/inst/Init/temp_res_i_6_n_0
    SLICE_X35Y38         LUT5 (Prop_lut5_I0_O)        0.348     7.189 r  partA_i/OLED_ip_0/inst/Init/temp_res_i_2/O
                         net (fo=3, routed)           0.616     7.804    partA_i/OLED_ip_0/inst/Init/temp_res_i_2_n_0
    SLICE_X35Y36         LUT5 (Prop_lut5_I0_O)        0.118     7.922 f  partA_i/OLED_ip_0/inst/Init/current_state[6]_i_59/O
                         net (fo=2, routed)           0.660     8.583    partA_i/OLED_ip_0/inst/Init/current_state[6]_i_59_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.326     8.909 r  partA_i/OLED_ip_0/inst/Init/current_state[6]_i_27__0/O
                         net (fo=1, routed)           0.425     9.333    partA_i/OLED_ip_0/inst/Init/current_state[6]_i_27__0_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.457 r  partA_i/OLED_ip_0/inst/Init/current_state[6]_i_13__0/O
                         net (fo=1, routed)           0.685    10.143    partA_i/OLED_ip_0/inst/Init/current_state[6]_i_13__0_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  partA_i/OLED_ip_0/inst/Init/current_state[6]_i_4__0/O
                         net (fo=2, routed)           0.448    10.715    partA_i/OLED_ip_0/inst/Init/current_state[6]_i_4__0_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I2_O)        0.124    10.839 r  partA_i/OLED_ip_0/inst/Init/current_state[6]_i_1__0/O
                         net (fo=1, routed)           0.000    10.839    partA_i/OLED_ip_0/inst/Init/p_1_in[6]
    SLICE_X41Y37         FDSE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.491    12.670    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X41Y37         FDSE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[6]/C
                         clock pessimism              0.288    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X41Y37         FDSE (Setup_fdse_C_D)        0.031    12.835    partA_i/OLED_ip_0/inst/Init/current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 1.582ns (20.867%)  route 5.999ns (79.133%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.665     2.959    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X42Y38         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     3.477 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.905     5.382    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.116     5.498 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.521     6.019    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I3_O)        0.328     6.347 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.324     6.672    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.796 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.657     7.453    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.555     8.132    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.256 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.622     8.878    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.002 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.438     9.440    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.564 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.976    10.540    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X48Y40         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.491    12.670    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X48Y40         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[0]/C
                         clock pessimism              0.229    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X48Y40         FDRE (Setup_fdre_C_CE)      -0.205    12.541    partA_i/OLED_ip_0/inst/Init/after_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.541    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 1.582ns (20.867%)  route 5.999ns (79.133%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.665     2.959    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X42Y38         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     3.477 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.905     5.382    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.116     5.498 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.521     6.019    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I3_O)        0.328     6.347 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.324     6.672    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.796 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.657     7.453    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.555     8.132    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.256 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.622     8.878    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.002 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.438     9.440    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.564 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.976    10.540    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X48Y40         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.491    12.670    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X48Y40         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[11]/C
                         clock pessimism              0.229    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X48Y40         FDRE (Setup_fdre_C_CE)      -0.205    12.541    partA_i/OLED_ip_0/inst/Init/after_state_reg[11]
  -------------------------------------------------------------------
                         required time                         12.541    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 1.582ns (20.867%)  route 5.999ns (79.133%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.665     2.959    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X42Y38         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     3.477 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.905     5.382    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.116     5.498 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.521     6.019    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I3_O)        0.328     6.347 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.324     6.672    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.796 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.657     7.453    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.555     8.132    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.256 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.622     8.878    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.002 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.438     9.440    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.564 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.976    10.540    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X48Y40         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.491    12.670    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X48Y40         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[76]/C
                         clock pessimism              0.229    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X48Y40         FDRE (Setup_fdre_C_CE)      -0.205    12.541    partA_i/OLED_ip_0/inst/Init/after_state_reg[76]
  -------------------------------------------------------------------
                         required time                         12.541    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/current_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 1.770ns (22.523%)  route 6.089ns (77.477%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.664     2.958    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X41Y37         FDSE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDSE (Prop_fdse_C_Q)         0.456     3.414 f  partA_i/OLED_ip_0/inst/Init/current_state_reg[6]/Q
                         net (fo=90, routed)          2.252     5.666    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[6]
    SLICE_X36Y41         LUT4 (Prop_lut4_I1_O)        0.150     5.816 r  partA_i/OLED_ip_0/inst/Init/temp_res_i_6/O
                         net (fo=5, routed)           1.025     6.841    partA_i/OLED_ip_0/inst/Init/temp_res_i_6_n_0
    SLICE_X35Y38         LUT5 (Prop_lut5_I0_O)        0.348     7.189 r  partA_i/OLED_ip_0/inst/Init/temp_res_i_2/O
                         net (fo=3, routed)           0.616     7.804    partA_i/OLED_ip_0/inst/Init/temp_res_i_2_n_0
    SLICE_X35Y36         LUT5 (Prop_lut5_I0_O)        0.118     7.922 f  partA_i/OLED_ip_0/inst/Init/current_state[6]_i_59/O
                         net (fo=2, routed)           0.660     8.583    partA_i/OLED_ip_0/inst/Init/current_state[6]_i_59_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.326     8.909 r  partA_i/OLED_ip_0/inst/Init/current_state[6]_i_27__0/O
                         net (fo=1, routed)           0.425     9.333    partA_i/OLED_ip_0/inst/Init/current_state[6]_i_27__0_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.457 r  partA_i/OLED_ip_0/inst/Init/current_state[6]_i_13__0/O
                         net (fo=1, routed)           0.685    10.143    partA_i/OLED_ip_0/inst/Init/current_state[6]_i_13__0_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  partA_i/OLED_ip_0/inst/Init/current_state[6]_i_4__0/O
                         net (fo=2, routed)           0.426    10.693    partA_i/OLED_ip_0/inst/Init/current_state[6]_i_4__0_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I2_O)        0.124    10.817 r  partA_i/OLED_ip_0/inst/Init/current_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.817    partA_i/OLED_ip_0/inst/Init/p_1_in[2]
    SLICE_X41Y37         FDSE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.491    12.670    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X41Y37         FDSE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[2]/C
                         clock pessimism              0.288    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X41Y37         FDSE (Setup_fdse_C_D)        0.031    12.835    partA_i/OLED_ip_0/inst/Init/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 1.582ns (21.009%)  route 5.948ns (78.991%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.665     2.959    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X42Y38         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     3.477 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.905     5.382    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.116     5.498 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.521     6.019    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I3_O)        0.328     6.347 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.324     6.672    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.796 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.657     7.453    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.555     8.132    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.256 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.622     8.878    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.002 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.438     9.440    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.564 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.925    10.489    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X44Y44         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.494    12.674    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X44Y44         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[10]/C
                         clock pessimism              0.229    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X44Y44         FDRE (Setup_fdre_C_CE)      -0.205    12.544    partA_i/OLED_ip_0/inst/Init/after_state_reg[10]
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[86]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 1.582ns (21.021%)  route 5.944ns (78.979%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.665     2.959    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X42Y38         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     3.477 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.905     5.382    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.116     5.498 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.521     6.019    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I3_O)        0.328     6.347 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.324     6.672    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.796 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.657     7.453    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.555     8.132    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.256 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.622     8.878    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.002 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.438     9.440    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.564 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.921    10.485    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[86]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.493    12.672    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X48Y43         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[86]/C
                         clock pessimism              0.229    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X48Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.543    partA_i/OLED_ip_0/inst/Init/after_state_reg[86]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.507ns  (logic 1.582ns (21.074%)  route 5.925ns (78.926%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.665     2.959    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X42Y38         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     3.477 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.905     5.382    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.116     5.498 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.521     6.019    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I3_O)        0.328     6.347 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.324     6.672    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.796 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.657     7.453    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.555     8.132    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.256 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.622     8.878    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.002 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.438     9.440    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.564 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.902    10.466    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X48Y41         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.492    12.672    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X48Y41         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[60]/C
                         clock pessimism              0.229    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X48Y41         FDRE (Setup_fdre_C_CE)      -0.205    12.542    partA_i/OLED_ip_0/inst/Init/after_state_reg[60]
  -------------------------------------------------------------------
                         required time                         12.542    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 1.582ns (21.051%)  route 5.933ns (78.949%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.665     2.959    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X42Y38         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     3.477 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.905     5.382    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.116     5.498 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.521     6.019    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I3_O)        0.328     6.347 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.324     6.672    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.796 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.657     7.453    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.555     8.132    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.256 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.622     8.878    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.002 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.438     9.440    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.564 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.910    10.474    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.495    12.675    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X40Y45         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[19]/C
                         clock pessimism              0.263    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X40Y45         FDRE (Setup_fdre_C_CE)      -0.205    12.578    partA_i/OLED_ip_0/inst/Init/after_state_reg[19]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 1.582ns (21.056%)  route 5.931ns (78.944%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.665     2.959    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X42Y38         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     3.477 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[1]/Q
                         net (fo=146, routed)         1.905     5.382    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[1]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.116     5.498 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22/O
                         net (fo=2, routed)           0.521     6.019    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_22_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I3_O)        0.328     6.347 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18/O
                         net (fo=2, routed)           0.324     6.672    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_18_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.796 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10/O
                         net (fo=4, routed)           0.657     7.453    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_10_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21/O
                         net (fo=1, routed)           0.555     8.132    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_21_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.256 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10/O
                         net (fo=1, routed)           0.622     8.878    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_10_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     9.002 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.438     9.440    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.564 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.908    10.472    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X46Y43         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        1.494    12.674    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X46Y43         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[42]/C
                         clock pessimism              0.229    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X46Y43         FDRE (Setup_fdre_C_CE)      -0.169    12.580    partA_i/OLED_ip_0/inst/Init/after_state_reg[42]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -10.472    
  -------------------------------------------------------------------
                         slack                                  2.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 partA_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.238%)  route 0.159ns (51.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.546     0.882    partA_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X50Y82         FDRE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.148     1.030 r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.159     1.188    partA_i/axi_gpio_0/U0/gpio_core_1/gpio_io_i_d2[30]
    SLICE_X48Y83         FDRE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.817     1.183    partA_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y83         FDRE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X48Y83         FDRE (Hold_fdre_C_D)         0.016     1.164    partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.841%)  route 0.157ns (55.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.592     0.928    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X25Y49         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.128     1.056 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.157     1.213    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[61][22]
    SLICE_X26Y50         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.844     1.210    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X26Y50         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)        -0.001     1.179    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.454%)  route 0.175ns (48.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.641     0.977    partA_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y100        FDSE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDSE (Prop_fdse_C_Q)         0.141     1.118 r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=1, routed)           0.175     1.293    partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[29]
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.338 r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[2].GPIO_DBus_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.338    partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]_0
    SLICE_X34Y99         FDRE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.826     1.192    partA_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y99         FDRE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[2]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.407ns (71.304%)  route 0.164ns (28.696%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.577     0.913    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y99         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/Q
                         net (fo=1, routed)           0.163     1.240    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.285 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     1.285    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.430 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.430    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.483 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.483    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_0
    SLICE_X30Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.931     1.297    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.877%)  route 0.219ns (63.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.592     0.928    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X25Y49         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.128     1.056 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.219     1.275    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[61][20]
    SLICE_X26Y53         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.843     1.209    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X26Y53         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                         clock pessimism             -0.030     1.179    
    SLICE_X26Y53         FDRE (Hold_fdre_C_D)        -0.002     1.177    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.227ns (40.799%)  route 0.329ns (59.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.574     0.910    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=13, routed)          0.329     1.367    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r
    SLICE_X31Y104        LUT4 (Prop_lut4_I2_O)        0.099     1.466 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_rep__0_i_1__0/O
                         net (fo=1, routed)           0.000     1.466    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_rep__0_i_1__0_n_0
    SLICE_X31Y104        FDSE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.930     1.296    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y104        FDSE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep__0/C
                         clock pessimism             -0.035     1.261    
    SLICE_X31Y104        FDSE (Hold_fdse_C_D)         0.107     1.368    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (27.989%)  route 0.329ns (72.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.574     0.910    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=9, routed)           0.329     1.367    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][16]
    SLICE_X30Y106        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.930     1.296    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y106        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.006     1.267    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.420ns (71.943%)  route 0.164ns (28.057%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.577     0.913    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y99         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/Q
                         net (fo=1, routed)           0.163     1.240    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.285 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     1.285    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.430 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.430    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.496 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.496    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]_i_1_n_0
    SLICE_X30Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.931     1.297    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 partA_i/OLED_ip_0/inst/Example/temp_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.666%)  route 0.244ns (63.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.553     0.889    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X52Y52         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/temp_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  partA_i/OLED_ip_0/inst/Example/temp_addr_reg[2]/Q
                         net (fo=1, routed)           0.244     1.273    partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X3Y20         RAMB18E1                                     r  partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.887     1.253    partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y20         RAMB18E1                                     r  partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.264     0.989    
    RAMB18_X3Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.172    partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 partA_i/OLED_ip_0/inst/Example/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.426%)  route 0.246ns (63.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.552     0.888    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X53Y53         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  partA_i/OLED_ip_0/inst/Example/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.246     1.275    partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X3Y20         RAMB18E1                                     r  partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1459, routed)        0.887     1.253    partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y20         RAMB18E1                                     r  partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.264     0.989    
    RAMB18_X3Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.172    partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y20   partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y20   partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y93   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y93   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y92   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y92   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y93   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y92   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y92   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y102  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK



