// Seed: 4150735246
module module_0;
  wire id_1;
  assign module_2.id_3 = 0;
  wire id_2;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input tri0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wand id_7
);
  localparam id_9 = 1;
  wire id_10;
  wire id_11;
  module_0 modCall_1 ();
  wire id_12;
  wire id_13, id_14, id_15;
endmodule
module module_2 (
    output supply1 id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wand id_5,
    output wire id_6,
    input logic id_7,
    id_11,
    output wand id_8,
    input tri0 id_9
);
  logic id_12 = ~"" ^ id_3, id_13;
  parameter id_14 = 1'd0;
  logic id_15, id_16 = -1'b0, id_17;
  assign id_16.id_7 = id_13;
  logic id_18;
  wire  id_19;
  if (-1) always id_13 = new[(id_11) ^ -1'd0];
  always id_15.id_18 = id_14;
  module_0 modCall_1 ();
endmodule
