Record=TopLevelDocument|FileName=FPGA.SchDoc
Record=SheetSymbol|SourceDocument=FPGA.SchDoc|Designator=U_BANK_0|SchDesignator=U_BANK_0|FileName=BANK_0.SchDoc|SymbolType=Normal|RawFileName=BANK_0.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA.SchDoc|Designator=U_BANK_1|SchDesignator=U_BANK_1|FileName=BANK_1.SchDoc|SymbolType=Normal|RawFileName=BANK_1.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA.SchDoc|Designator=U_BANK_2|SchDesignator=U_BANK_2|FileName=BANK_2.SchDoc|SymbolType=Normal|RawFileName=BANK_2.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA.SchDoc|Designator=U_BANK_3|SchDesignator=U_BANK_3|FileName=BANK_3.SchDoc|SymbolType=Normal|RawFileName=BANK_3.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
