m255
K4
z2
13
cModel Technology
Z0 dF:/Git/verilog/CPUcontroller/simulation2
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
T_opt
VmQzV`WCA4b94VO;hVnT3N3
04 7 4 work Control fast 0
=1-1c3e84dc168d-55602df9-11f-11f8
o-quiet -auto_acc_if_foreign -work work
n@_opt
OL;O;10.2c;57
Z1 dF:/Git/verilog/CPUcontroller/simulation2
!s110 1432366586
vALU
Z2 V`JN@9S9cnhjKRR_L]QIcM3
r1
31
I?_RY[W0`j@MSe0Y^f;okP2
R1
w1430680053
8F:/Git/verilog/CPUcontroller/simulation2/ALU.v
FF:/Git/verilog/CPUcontroller/simulation2/ALU.v
L0 2
Z3 OL;L;10.2c;57
Z4 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
n@a@l@u
!s100 4Pz3oe6G]NZnS>h;E9C>H0
!s108 1432359457.105000
!s107 F:/Git/verilog/CPUcontroller/simulation2/ALU.v|
!s90 -reportprogress|300|-work|work|-vopt|F:/Git/verilog/CPUcontroller/simulation2/ALU.v|
!s85 0
!i10b 1
!i111 0
vALUControl
R2
r1
31
I:1DE6BOiOJLAXWTIKlI:l2
R1
w1431089060
8F:/Git/verilog/CPUcontroller/simulation2/ALUControl.v
FF:/Git/verilog/CPUcontroller/simulation2/ALUControl.v
L0 2
R3
R4
n@a@l@u@control
!s100 ;^=nOTYH83<aWeF6SfB343
!s108 1432359457.277000
!s107 F:/Git/verilog/CPUcontroller/simulation2/ALUControl.v|
!s90 -reportprogress|300|-work|work|-vopt|F:/Git/verilog/CPUcontroller/simulation2/ALUControl.v|
!s85 0
!i10b 1
!i111 0
vControl
R2
r1
31
I<4X]J4<8N;QdhD_d[d9IF1
R1
w1432313195
8F:/Git/verilog/CPUcontroller/simulation2/Control.v
FF:/Git/verilog/CPUcontroller/simulation2/Control.v
L0 2
R3
R4
n@control
!s100 K2iOBQ2oiX@X9od9OeIhZ1
!s108 1432359457.433000
!s107 F:/Git/verilog/CPUcontroller/simulation2/Control.v|
!s90 -reportprogress|300|-work|work|-vopt|F:/Git/verilog/CPUcontroller/simulation2/Control.v|
!s85 0
!i10b 1
!i111 0
vCPU
R2
r1
31
I_Ve59]FXCcJ44U<Af1cle2
R1
w1431087660
8F:/Git/verilog/CPUcontroller/simulation2/CPU.v
FF:/Git/verilog/CPUcontroller/simulation2/CPU.v
L0 2
R3
R4
n@c@p@u
!s100 ezR>4c5llm3GlDRKCTkLT2
!s108 1432359457.480000
!s107 F:/Git/verilog/CPUcontroller/simulation2/CPU.v|
!s90 -reportprogress|300|-work|work|-vopt|F:/Git/verilog/CPUcontroller/simulation2/CPU.v|
!s85 0
!i10b 1
!i111 0
vDataMemory
R2
r1
31
I5[[]nmZ^;obCFmIn6JX=Z0
R1
w1430660811
8F:/Git/verilog/CPUcontroller/simulation2/DataMemory.v
FF:/Git/verilog/CPUcontroller/simulation2/DataMemory.v
L0 2
R3
R4
n@data@memory
!s100 mL9O>ChNT>;;>5PR_8lo_2
!s108 1432359457.652000
!s107 F:/Git/verilog/CPUcontroller/simulation2/DataMemory.v|
!s90 -reportprogress|300|-work|work|-vopt|F:/Git/verilog/CPUcontroller/simulation2/DataMemory.v|
!s85 0
!i10b 1
!i111 0
vInstructionMemory
R2
r1
!s85 0
31
IV<R>XlnegMAg2a1C2CRUF2
R1
w1432366673
8F:\Git\verilog\CPUcontroller\simulation2\InstructionMemory.v
FF:\Git\verilog\CPUcontroller\simulation2\InstructionMemory.v
L0 2
R3
!s90 -reportprogress|300|-work|work|-vopt|F:\Git\verilog\CPUcontroller\simulation2\InstructionMemory.v|
R4
n@instruction@memory
!i10b 1
!s100 23H3j@Qd[ZW?iLd]h@XbJ1
!s108 1432366678.456000
!s107 F:\Git\verilog\CPUcontroller\simulation2\InstructionMemory.v|
!i111 0
vRegisterFile
R2
r1
31
IflAoHJZU5cjHb2C7Gk_080
R1
w1430661201
8F:/Git/verilog/CPUcontroller/simulation2/RegisterFile.v
FF:/Git/verilog/CPUcontroller/simulation2/RegisterFile.v
L0 2
R3
R4
n@register@file
!s100 RK0lSA:DdMmBbDbeGMT[<0
!s108 1432359457.980000
!s107 F:/Git/verilog/CPUcontroller/simulation2/RegisterFile.v|
!s90 -reportprogress|300|-work|work|-vopt|F:/Git/verilog/CPUcontroller/simulation2/RegisterFile.v|
!s85 0
!i10b 1
!i111 0
vtest_cpu
R2
r1
31
Ii3<nzSaDb80>UmQ5nhXPi1
R1
w1431076596
8F:/Git/verilog/CPUcontroller/simulation2/test_cpu.v
FF:/Git/verilog/CPUcontroller/simulation2/test_cpu.v
L0 2
R3
R4
!s100 B;QPkGXmT76eoIP6l`[C>2
!s108 1432359457.027000
!s107 F:/Git/verilog/CPUcontroller/simulation2/test_cpu.v|
!s90 -reportprogress|300|-work|work|-vopt|F:/Git/verilog/CPUcontroller/simulation2/test_cpu.v|
!s85 0
!i10b 1
!i111 0
