Determining the location of the ModelSim executable...

Using: /home/leoenne/intelFPGA_lite/19.1/modelsim_ase/linux

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Mem_instr -c Mem_instr --vector_source="/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Waveform.vwf" --testbench_file="/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Thu Jul 29 12:05:31 2021Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Mem_instr -c Mem_instr --vector_source=/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Waveform.vwf --testbench_file=/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/simulation/qsim/Waveform.vwf.vtInfo (119006): Selected device EP4CE115F29C7 for design "Mem_instr"Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
9]" in vector source file when writing test bench files
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/simulation/qsim/" Mem_instr -c Mem_instr

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Thu Jul 29 12:05:33 2021Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/simulation/qsim/ Mem_instr -c Mem_instrInfo (119006): Selected device EP4CE115F29C7 for design "Mem_instr"Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file Mem_instr.vo in folder "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 1034 megabytes    Info: Processing ended: Thu Jul 29 12:05:33 2021    Info: Elapsed time: 00:00:00    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/simulation/qsim/Mem_instr.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/leoenne/intelFPGA_lite/19.1/modelsim_ase/linux/vsim -c -do Mem_instr.do

Reading pref.tcl
# 10.5b
# do Mem_instr.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:34 on Jul 29,2021# vlog -work work Mem_instr.vo 
# -- Compiling module Mem_instr
# 
# Top level modules:# 	Mem_instr# End time: 12:05:34 on Jul 29,2021, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:34 on Jul 29,2021# vlog -work work Waveform.vwf.vt 
# -- Compiling module Mem_instr_vlg_vec_tst
# # Top level modules:# 	Mem_instr_vlg_vec_tst
# End time: 12:05:34 on Jul 29,2021, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Mem_instr_vlg_vec_tst # Start time: 12:05:34 on Jul 29,2021# Loading work.Mem_instr_vlg_vec_tst# Loading work.Mem_instr# Loading cycloneive_ver.cycloneive_io_obuf# Loading cycloneive_ver.cycloneive_io_ibuf# Loading altera_ver.dffeas# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.# ** Note: $finish    : Waveform.vwf.vt(47)#    Time: 1 us  Iteration: 0  Instance: /Mem_instr_vlg_vec_tst
# End time: 12:05:34 on Jul 29,2021, Elapsed time: 0:00:00# Errors: 0, Warnings: 8
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Waveform.vwf...

Reading /home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/simulation/qsim/Mem_instr.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/simulation/qsim/Mem_instr_20210729120535.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.