<!-- 
    Stratix IV Architecture
    Instantiates an arbitrary arrangement of Stratix IV blocks including:
      stratixiv_lcell_comb
      dffeas
      stratixiv_mac_mult
      stratixiv_mac_out
      stratixiv_ram_block
      stratixiv_mlab_cell
      stratixiv_pll
    
-->
<!-- Sources found in C:->UserProgramFiles->altera->11.0->quartus->eda->fv_lib->verilog -->

<architecture>

  <!-- Stratix Models -->
  <models>

    <!-- from stratixiv_lcell_comb.v -->
    <model name="stratixiv_lcell_comb">
      <input_ports>
        <port name="dataa"/>
        <port name="datab"/>
        <port name="datac"/>
        <port name="datad"/>
        <port name="datae"/>
        <port name="dataf"/>
        <port name="datag"/>
        <port name="cin"/>
        <port name="sharein"/>
      </input_ports>
      <output_ports>
        <port name="combout"/>
        <port name="sumout"/>
        <port name="cout"/>
        <port name="shareout"/>
      </output_ports>
    </model>

    <!-- from dffeas.v -->
    <model name="dffeas">
      <input_ports>
        <port name="clk"/>
        <port name="ena"/>
        <port name="prn"/>
        <port name="clrn"/>
        <port name="asdata"/>
        <port name="aload"/>
        <port name="sload"/>
        <port name="sclr"/>
        <port name="d"/>
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="q"/>
      </output_ports>
    </model>

    <!-- from stratixiv_mac_mult.v -->
    <model name="stratixiv_mac_mult">
      <input_ports>
        <port name="dataa"/> <!-- 18 -->
        <port name="datab"/> <!-- 18 -->
        <port name="signa"/>
        <port name="signb"/>
        <port name="ena"/> <!-- 4 -->
        <port name="clk"/> <!-- 4 -->
        <port name="aclr"/> <!-- 4 -->
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="scanouta"/> <!-- 18 -->
        <port name="dataout"/>  <!-- 36 -->
      </output_ports>
    </model>

    <!-- from stratixiv_mac_out.v -->
    <model name="stratixiv_mac_out">
      <input_ports>
        <port name="dataa"/> <!-- 36 -->
        <port name="datab"/> <!-- 36 -->
        <port name="datac"/> <!-- 36 -->
        <port name="datad"/> <!-- 36 -->
        <port name="signa"/>
        <port name="signb"/>
        <port name="chainin"/> <!-- 44 -->
        <port name="round"/>
        <port name="saturate"/>
        <port name="zeroacc"/>
        <port name="roundchainout"/>
        <port name="saturatechainout"/>
        <port name="zerochainout"/>
        <port name="zeroloopback"/>
        <port name="rotate"/>
        <port name="shiftright"/>
        <port name="ena"/> <!-- 4 -->
        <port name="clk"/> <!-- 4 -->
        <port name="aclr"/> <!-- 4 -->
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="loopbackout"/> <!-- 18 -->
        <port name="dataout"/> <!-- 72 -->
        <port name="overflow"/>
        <port name="saturatechainoutoverflow"/>
        <port name="dftout"/>
      </output_ports>
    </model>

    <model name="stratixiv_mac_out.opmode{output_only}">
      <input_ports>
        <port name="dataa"/>
        <!-- 36 -->
        <port name="datab"/>
        <!-- 36 -->
        <port name="datac"/>
        <!-- 36 -->
        <port name="datad"/>
        <!-- 36 -->
        <port name="signa"/>
        <port name="signb"/>
        <port name="round"/>
        <port name="saturate"/>
        <port name="zeroacc"/>
        <port name="roundchainout"/>
        <port name="saturatechainout"/>
        <port name="zerochainout"/>
        <port name="zeroloopback"/>
        <port name="rotate"/>
        <port name="shiftright"/>
        <port name="ena"/>
        <!-- 4 -->
        <port name="clk"/>
        <!-- 4 -->
        <port name="aclr"/>
        <!-- 4 -->
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="loopbackout"/>
        <!-- 18 -->
        <port name="dataout"/>
        <!-- 72 -->
        <port name="overflow"/>
        <port name="saturatechainoutoverflow"/>
        <port name="dftout"/>
      </output_ports>
    </model>

    <model name="stratixiv_mac_out.opmode{one_level_adder}">
      <input_ports>
        <port name="dataa"/>
        <!-- 36 -->
        <port name="datab"/>
        <!-- 36 -->
        <port name="datac"/>
        <!-- 36 -->
        <port name="datad"/>
        <!-- 36 -->
        <port name="signa"/>
        <port name="signb"/>
        <port name="chainin"/>
        <!-- 44 -->
        <port name="round"/>
        <port name="saturate"/>
        <port name="zeroacc"/>
        <port name="roundchainout"/>
        <port name="saturatechainout"/>
        <port name="zerochainout"/>
        <port name="zeroloopback"/>
        <port name="rotate"/>
        <port name="shiftright"/>
        <port name="ena"/>
        <!-- 4 -->
        <port name="clk"/>
        <!-- 4 -->
        <port name="aclr"/>
        <!-- 4 -->
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="loopbackout"/>
        <!-- 18 -->
        <port name="dataout"/>
        <!-- 72 -->
        <port name="overflow"/>
        <port name="saturatechainoutoverflow"/>
        <port name="dftout"/>
      </output_ports>
    </model>

    <model name="stratixiv_mac_out.opmode{loopback}">
      <input_ports>
        <port name="dataa"/>
        <!-- 36 -->
        <port name="datab"/>
        <!-- 36 -->
        <port name="datac"/>
        <!-- 36 -->
        <port name="datad"/>
        <!-- 36 -->
        <port name="signa"/>
        <port name="signb"/>
        <port name="chainin"/>
        <!-- 44 -->
        <port name="round"/>
        <port name="saturate"/>
        <port name="zeroacc"/>
        <port name="roundchainout"/>
        <port name="saturatechainout"/>
        <port name="zerochainout"/>
        <port name="zeroloopback"/>
        <port name="rotate"/>
        <port name="shiftright"/>
        <port name="ena"/>
        <!-- 4 -->
        <port name="clk"/>
        <!-- 4 -->
        <port name="aclr"/>
        <!-- 4 -->
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="loopbackout"/>
        <!-- 18 -->
        <port name="dataout"/>
        <!-- 72 -->
        <port name="overflow"/>
        <port name="saturatechainoutoverflow"/>
        <port name="dftout"/>
      </output_ports>
    </model>

    <model name="stratixiv_mac_out.opmode{accumulator}">
      <input_ports>
        <port name="dataa"/>
        <!-- 36 -->
        <port name="datab"/>
        <!-- 36 -->
        <port name="datac"/>
        <!-- 36 -->
        <port name="datad"/>
        <!-- 36 -->
        <port name="signa"/>
        <port name="signb"/>
        <port name="chainin"/>
        <!-- 44 -->
        <port name="round"/>
        <port name="saturate"/>
        <port name="zeroacc"/>
        <port name="roundchainout"/>
        <port name="saturatechainout"/>
        <port name="zerochainout"/>
        <port name="zeroloopback"/>
        <port name="rotate"/>
        <port name="shiftright"/>
        <port name="ena"/>
        <!-- 4 -->
        <port name="clk"/>
        <!-- 4 -->
        <port name="aclr"/>
        <!-- 4 -->
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="loopbackout"/>
        <!-- 18 -->
        <port name="dataout"/>
        <!-- 72 -->
        <port name="overflow"/>
        <port name="saturatechainoutoverflow"/>
        <port name="dftout"/>
      </output_ports>
    </model>

    <model name="stratixiv_mac_out.opmode{two_level_adder}">
      <input_ports>
        <port name="dataa"/>
        <!-- 36 -->
        <port name="datab"/>
        <!-- 36 -->
        <port name="datac"/>
        <!-- 36 -->
        <port name="datad"/>
        <!-- 36 -->
        <port name="signa"/>
        <port name="signb"/>
        <port name="chainin"/>
        <!-- 44 -->
        <port name="round"/>
        <port name="saturate"/>
        <port name="zeroacc"/>
        <port name="roundchainout"/>
        <port name="saturatechainout"/>
        <port name="zerochainout"/>
        <port name="zeroloopback"/>
        <port name="rotate"/>
        <port name="shiftright"/>
        <port name="ena"/>
        <!-- 4 -->
        <port name="clk"/>
        <!-- 4 -->
        <port name="aclr"/>
        <!-- 4 -->
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="loopbackout"/>
        <!-- 18 -->
        <port name="dataout"/>
        <!-- 72 -->
        <port name="overflow"/>
        <port name="saturatechainoutoverflow"/>
        <port name="dftout"/>
      </output_ports>
    </model>

    <model name="stratixiv_mac_out.opmode{accumulator_chain_out}">
      <input_ports>
        <port name="dataa"/>
        <!-- 36 -->
        <port name="datab"/>
        <!-- 36 -->
        <port name="datac"/>
        <!-- 36 -->
        <port name="datad"/>
        <!-- 36 -->
        <port name="signa"/>
        <port name="signb"/>
        <port name="chainin"/>
        <!-- 44 -->
        <port name="round"/>
        <port name="saturate"/>
        <port name="zeroacc"/>
        <port name="roundchainout"/>
        <port name="saturatechainout"/>
        <port name="zerochainout"/>
        <port name="zeroloopback"/>
        <port name="rotate"/>
        <port name="shiftright"/>
        <port name="ena"/>
        <!-- 4 -->
        <port name="clk"/>
        <!-- 4 -->
        <port name="aclr"/>
        <!-- 4 -->
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="loopbackout"/>
        <!-- 18 -->
        <port name="dataout"/>
        <!-- 72 -->
        <port name="overflow"/>
        <port name="saturatechainoutoverflow"/>
        <port name="dftout"/>
      </output_ports>
    </model>
    
    <model name="stratixiv_mac_out.opmode{two_level_adder_chain_out}">
      <input_ports>
        <port name="dataa"/>
        <!-- 36 -->
        <port name="datab"/>
        <!-- 36 -->
        <port name="datac"/>
        <!-- 36 -->
        <port name="datad"/>
        <!-- 36 -->
        <port name="signa"/>
        <port name="signb"/>
        <port name="chainin"/>
        <!-- 44 -->
        <port name="round"/>
        <port name="saturate"/>
        <port name="zeroacc"/>
        <port name="roundchainout"/>
        <port name="saturatechainout"/>
        <port name="zerochainout"/>
        <port name="zeroloopback"/>
        <port name="rotate"/>
        <port name="shiftright"/>
        <port name="ena"/>
        <!-- 4 -->
        <port name="clk"/>
        <!-- 4 -->
        <port name="aclr"/>
        <!-- 4 -->
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="loopbackout"/>
        <!-- 18 -->
        <port name="dataout"/>
        <!-- 72 -->
        <port name="overflow"/>
        <port name="saturatechainoutoverflow"/>
        <port name="dftout"/>
      </output_ports>
    </model>

    <model name="stratixiv_mac_out.opmode{36_bit_multiply}">
      <input_ports>
        <port name="dataa"/>
        <!-- 36 -->
        <port name="datab"/>
        <!-- 36 -->
        <port name="datac"/>
        <!-- 36 -->
        <port name="datad"/>
        <!-- 36 -->
        <port name="signa"/>
        <port name="signb"/>
        <port name="chainin"/>
        <!-- 44 -->
        <port name="round"/>
        <port name="saturate"/>
        <port name="zeroacc"/>
        <port name="roundchainout"/>
        <port name="saturatechainout"/>
        <port name="zerochainout"/>
        <port name="zeroloopback"/>
        <port name="rotate"/>
        <port name="shiftright"/>
        <port name="ena"/>
        <!-- 4 -->
        <port name="clk"/>
        <!-- 4 -->
        <port name="aclr"/>
        <!-- 4 -->
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="loopbackout"/>
        <!-- 18 -->
        <port name="dataout"/>
        <!-- 72 -->
        <port name="overflow"/>
        <port name="saturatechainoutoverflow"/>
        <port name="dftout"/>
      </output_ports>
    </model>
    
    <model name="stratixiv_mac_out.opmode{shift}">
      <input_ports>
        <port name="dataa"/>
        <!-- 36 -->
        <port name="datab"/>
        <!-- 36 -->
        <port name="datac"/>
        <!-- 36 -->
        <port name="datad"/>
        <!-- 36 -->
        <port name="signa"/>
        <port name="signb"/>
        <port name="chainin"/>
        <!-- 44 -->
        <port name="round"/>
        <port name="saturate"/>
        <port name="zeroacc"/>
        <port name="roundchainout"/>
        <port name="saturatechainout"/>
        <port name="zerochainout"/>
        <port name="zeroloopback"/>
        <port name="rotate"/>
        <port name="shiftright"/>
        <port name="ena"/>
        <!-- 4 -->
        <port name="clk"/>
        <!-- 4 -->
        <port name="aclr"/>
        <!-- 4 -->
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="loopbackout"/>
        <!-- 18 -->
        <port name="dataout"/>
        <!-- 72 -->
        <port name="overflow"/>
        <port name="saturatechainoutoverflow"/>
        <port name="dftout"/>
      </output_ports>
    </model>

    <model name="stratixiv_mac_out.opmode{double}">
      <input_ports>
        <port name="dataa"/>
        <!-- 36 -->
        <port name="datab"/>
        <!-- 36 -->
        <port name="datac"/>
        <!-- 36 -->
        <port name="datad"/>
        <!-- 36 -->
        <port name="signa"/>
        <port name="signb"/>
        <port name="chainin"/>
        <!-- 44 -->
        <port name="round"/>
        <port name="saturate"/>
        <port name="zeroacc"/>
        <port name="roundchainout"/>
        <port name="saturatechainout"/>
        <port name="zerochainout"/>
        <port name="zeroloopback"/>
        <port name="rotate"/>
        <port name="shiftright"/>
        <port name="ena"/>
        <!-- 4 -->
        <port name="clk"/>
        <!-- 4 -->
        <port name="aclr"/>
        <!-- 4 -->
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="loopbackout"/>
        <!-- 18 -->
        <port name="dataout"/>
        <!-- 72 -->
        <port name="overflow"/>
        <port name="saturatechainoutoverflow"/>
        <port name="dftout"/>
      </output_ports>
    </model>

    <!-- from stratixiv_ram_block.v -->
    <model name="stratixiv_ram_block">
      <input_ports>
        <port name="clr0"/>
        <port name="clr1"/>

        <port name="clk0"/>
        <port name="clk1"/>

        <port name="ena0"/>
        <port name="ena1"/>
        <port name="ena2"/>
        <port name="ena3"/>

        <port name="portaaddr"/>
        <port name="portaaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="portawe"/>

        <port name="portbaddr"/>
        <port name="portbaddrstall"/>
        <port name="portbbyteenamasks"/>
        <port name="portbdatain"/>
        <port name="portbre"/>
        <port name="portbwe"/>
        
        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="eccstatus"/>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="dftout"/>
      </output_ports>
    </model>

    <model name="stratixiv_ram_block.opmode{single_port}">
      <input_ports>
        <port name="clr0"/>
        <port name="clr1"/>

        <port name="clk0"/>
        <port name="clk1"/>

        <port name="ena0"/>
        <port name="ena1"/>
        <port name="ena2"/>
        <port name="ena3"/>

        <port name="portaaddr"/>
        <port name="portaaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="portawe"/>

        <port name="portbaddr"/>
        <port name="portbaddrstall"/>
        <port name="portbbyteenamasks"/>
        <port name="portbdatain"/>
        <port name="portbre"/>
        <port name="portbwe"/>

        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="eccstatus"/>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="dftout"/>
      </output_ports>
    </model>

    <model name="stratixiv_ram_block.opmode{dual_port}">
      <input_ports>
        <port name="clr0"/>
        <port name="clr1"/>

        <port name="clk0"/>
        <port name="clk1"/>

        <port name="ena0"/>
        <port name="ena1"/>
        <port name="ena2"/>
        <port name="ena3"/>

        <port name="portaaddr"/>
        <port name="portaaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="portawe"/>

        <port name="portbaddr"/>
        <port name="portbaddrstall"/>
        <port name="portbbyteenamasks"/>
        <port name="portbdatain"/>
        <port name="portbre"/>
        <port name="portbwe"/>

        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="eccstatus"/>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="dftout"/>
      </output_ports>
    </model>
    
    <model name="stratixiv_ram_block.opmode{bidir_dual_port}">
      <input_ports>
        <port name="clr0"/>
        <port name="clr1"/>

        <port name="clk0"/>
        <port name="clk1"/>

        <port name="ena0"/>
        <port name="ena1"/>
        <port name="ena2"/>
        <port name="ena3"/>

        <port name="portaaddr"/>
        <port name="portaaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="portawe"/>

        <port name="portbaddr"/>
        <port name="portbaddrstall"/>
        <port name="portbbyteenamasks"/>
        <port name="portbdatain"/>
        <port name="portbre"/>
        <port name="portbwe"/>

        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="eccstatus"/>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="dftout"/>
      </output_ports>
    </model>

    <model name="stratixiv_ram_block.opmode{rom}">
      <input_ports>
        <port name="clr0"/>
        <port name="clr1"/>

        <port name="clk0"/>
        <port name="clk1"/>

        <port name="ena0"/>
        <port name="ena1"/>
        <port name="ena2"/>
        <port name="ena3"/>

        <port name="portaaddr"/>
        <port name="portaaddrstall"/>
        <port name="portabyteenamasks"/>
        <port name="portadatain"/>
        <port name="portare"/>
        <port name="portawe"/>

        <port name="portbaddr"/>
        <port name="portbaddrstall"/>
        <port name="portbbyteenamasks"/>
        <port name="portbdatain"/>
        <port name="portbre"/>
        <port name="portbwe"/>

        <port name="devclrn"/>
        <port name="devpor"/>
      </input_ports>
      <output_ports>
        <port name="eccstatus"/>
        <port name="portadataout"/>
        <port name="portbdataout"/>
        <port name="dftout"/>
      </output_ports>
    </model>

    <!-- from stratixiv_mlab_cell.v -->
    <model name="stratixiv_mlab_cell">
      <input_ports>
        <port name="clk0"/>
        <port name="ena0"/>
        <port name="portaaddr"/>
        <port name="portabyteenamasks"/>
        <port name="portadatain"/>
        <port name="portbaddr"/>
      </input_ports>
      <output_ports>
        <port name="portbdataout"/>
      </output_ports>
    </model>

    <!-- from stratixiv_pll.v -->
    <model name="stratixiv_pll">
      <input_ports>
        <port name="areset"/>
        <port name="clkswitch"/>
        <port name="configupdate"/>
        <port name="fbin"/>
        <port name="inclk"/>
        <port name="pfdena"/>
        <port name="phasecounterselect"/>
        <port name="phasestep"/>
        <port name="phaseupdown"/>
        <port name="scanclk"/>
        <port name="scanclkena"/>
        <port name="scandata"/>
      </input_ports>
      <output_ports>
        <port name="activeclock"/>
        <port name="clk"/>
        <port name="clkbad"/>
        <port name="fbout"/>
        <port name="locked"/>
        <port name="phasedone"/>
        <port name="scandataout"/>
        <port name="scandone"/>
        <port name="vcooverrange"/>
        <port name="vcounderrange"/>
      </output_ports>
    </model>

    <model name="stratixiv_pll.opmode{normal}">
      <input_ports>
        <port name="areset"/>
        <port name="clkswitch"/>
        <port name="configupdate"/>
        <port name="fbin"/>
        <port name="inclk"/>
        <port name="pfdena"/>
        <port name="phasecounterselect"/>
        <port name="phasestep"/>
        <port name="phaseupdown"/>
        <port name="scanclk"/>
        <port name="scanclkena"/>
        <port name="scandata"/>
      </input_ports>
      <output_ports>
        <port name="activeclock"/>
        <port name="clk"/>
        <port name="clkbad"/>
        <port name="fbout"/>
        <port name="locked"/>
        <port name="phasedone"/>
        <port name="scandataout"/>
        <port name="scandone"/>
        <port name="vcooverrange"/>
        <port name="vcounderrange"/>
      </output_ports>
    </model>
  </models>

  <!-- Physical descriptions begin -->
  <layout auto="1.0"/>
  <device>
    <sizing R_minW_nmos="4220.930176" R_minW_pmos="11207.599609" ipin_mux_trans_size="1.299940"/>
    <timing C_ipin_cblock="0.000000e+00" T_ipin_cblock="8.582000e-11"/>
    <area grid_logic_tile_area="0.0"/>
    <chan_width_distr>
      <io width="1.000000"/>
      <x distr="uniform" peak="1.000000"/>
      <y distr="uniform" peak="1.000000"/>
    </chan_width_distr>
    <switch_block type="wilton" fs="3"/>
  </device>
  <switchlist>
    <switch type="mux" name="0" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" Tdel="8.972000e-11" mux_trans_size="2.183570" buf_size="32.753502"/>
  </switchlist>
  <segmentlist>
    <segment freq="1.000000" length="4" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
      <mux name="0"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
  </segmentlist>
  <complexblocklist>

    <!-- Capacity is a unique property of I/Os, it is the maximum number of I/Os that can be placed at the same (X,Y) location on the FPGA -->
    <pb_type name="io" capacity="7">
      <input name="outpad" num_pins="1" equivalent="false"/>
      <output name="inpad" num_pins="1"/>
      <clock name="clock" num_pins="1"/>

      <!-- IOs can operate as either inputs or outputs -->
      <mode name="inpad">
        <pb_type name="inpad" blif_model=".input" num_pb="1">
          <output name="inpad" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct name="inpad" input="inpad.inpad" output="io.inpad"/>
        </interconnect>

      </mode>
      <mode name="outpad">
        <pb_type name="outpad" blif_model=".output" num_pb="1">
          <input name="outpad" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct name="outpad" input="io.outpad" output="outpad.outpad"/>
        </interconnect>
      </mode>

      <fc_in type="frac">1.0</fc_in>
      <fc_out type="frac">1.0</fc_out>

      <!-- IOs go on the periphery of the FPGA, for consistency, 
          make it physically equivalent on all sides so that only one definition of I/Os is needed.
          If I do not make a physically equivalent definition, then I need to define 4 different I/Os, one for each side of the FPGA
        -->
      <pinlocations pattern="custom">
        <loc side="left">io.outpad io.inpad io.clock</loc>
        <loc side="top">io.outpad io.inpad io.clock</loc>
        <loc side="right">io.outpad io.inpad io.clock</loc>
        <loc side="bottom">io.outpad io.inpad io.clock</loc>
      </pinlocations>

      <gridlocations>
        <loc type="perimeter" priority="10"/>
      </gridlocations>

    </pb_type>

    <pb_type name="clb">

      <input name="dI" num_pins="70" equivalent="true"/>
      <input name="cI" num_pins="7" equivalent="true"/>
      <input name="clk" num_pins="1"/>
      <output name="O" num_pins="75"/>

      <mode name="luts">
        <pb_type name="ble" num_pb="20">
          <input name="data" num_pins="13"/>
          <input name="control" num_pins="7"/>
          <input name="clock" num_pins="1"/>
          <output name="out" num_pins="5"/>
          <mode name="lutpair">
            
            <pb_type name="lut" num_pb="1">
              <input name="lin" num_pins ="9"/>
              <output name="lout" num_pins="4"/>
              <mode name="stratixiv_lcell">
                <pb_type name="lcell_comb" blif_model=".subckt stratixiv_lcell_comb" num_pb="1">
                  <input name="dataa" num_pins="1"/>
                  <input name="datab" num_pins="1"/>
                  <input name="datac" num_pins="1"/>
                  <input name="datad" num_pins="1"/>
                  <input name="datae" num_pins="1"/>
                  <input name="dataf" num_pins="1"/>
                  <input name="datag" num_pins="1"/>
                  <input name="cin" num_pins="1"/>
                  <input name="sharein" num_pins="1"/>

                  <output name="combout" num_pins="1"/>
                  <output name="sumout" num_pins="1"/>
                  <output name="cout" num_pins="1"/>
                  <output name="shareout" num_pins="1"/>
                </pb_type>
                <interconnect>
                  <complete name="in_comp1" input="lut.lin" output="lcell_comb.dataa"/>
                  <complete name="in_comp2" input="lut.lin" output="lcell_comb.datab"/>
                  <complete name="in_comp3" input="lut.lin" output="lcell_comb.datac"/>
                  <complete name="in_comp4" input="lut.lin" output="lcell_comb.datad"/>
                  <complete name="in_comp5" input="lut.lin" output="lcell_comb.datae"/>
                  <complete name="in_comp6" input="lut.lin" output="lcell_comb.dataf"/>
                  <complete name="in_comp7" input="lut.lin" output="lcell_comb.datag"/>
                  <complete name="in_comp10" input="lut.lin" output="lcell_comb.cin"/>
                  <complete name="in_comp11" input="lut.lin" output="lcell_comb.sharein"/>

                  <complete name="out_comp1" input="lcell_comb.combout" output="lut.lout"/>
                  <complete name="out_comp2" input="lcell_comb.sumout" output="lut.lout"/>
                  <complete name="out_comp3" input="lcell_comb.cout" output="lut.lout"/>
                  <complete name="out_comp4" input="lcell_comb.shareout" output="lut.lout"/>
                </interconnect>
              </mode>
             
              <mode name="names_lut">
                  <pb_type name="lut6" blif_model=".names" num_pb="1" class="lut">
                    <input name="in" num_pins="6" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                  </pb_type>

                  <interconnect>
                    <complete name="l_complete1" input="lut.lin" output="lut6.in[5:0]"/>
                    <complete name="l_complete2" input="lut6.out" output="lut.lout"/>
                  </interconnect>
              </mode>
            </pb_type>
            
            
            <pb_type name="dff" blif_model=".subckt dffeas" num_pb="1">
              <input name="prn" num_pins="1"/>
              <input name="clrn" num_pins="1"/>
              <input name="aload" num_pins="1"/>
              <input name="sload" num_pins="1"/>
              <input name="sclr" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>

              <input name="ena" num_pins="1"/>
              <input name="asdata" num_pins="1"/>
              <input name="d" num_pins="1"/>

              <input name="clk" num_pins="1"/>

              <output name="q" num_pins="1"/>
            </pb_type>
            
            <interconnect>
              <complete name="in_comp1" input="ble.data" output="lut.lin"/>
              
              <complete name="ffin1" input="ble.data" output="dff.d"/>
              <complete name="ffin2" input="ble.data" output="dff.ena"/>
              <complete name="ffin3" input="ble.data" output="dff.asdata"/>
              
              <complete name="ffin4" input="lut.lout" output="dff.d"/>
              <complete name="ffin5" input="lut.lout" output="dff.ena"/>
              <complete name="ffin6" input="lut.lout" output="dff.asdata"/>

              <complete name="out_comp1" input="lut.lout" output="ble.out"/>
              <complete name="out_comp2" input="dff.q" output="ble.out"/>
              
              <direct name="control_2" input="ble.control[0]" output="dff.prn"/>
              <direct name="control_3" input="ble.control[1]" output="dff.clrn"/>
              <direct name="control_5" input="ble.control[2]" output="dff.aload"/>
              <direct name="control_6" input="ble.control[3]" output="dff.sload"/>
              <direct name="control_7" input="ble.control[4]" output="dff.sclr"/>
              <direct name="control_8" input="ble.control[5]" output="dff.devclrn"/>
              <direct name="control_9" input="ble.control[6]" output="dff.devpor"/>

              <direct name="clock_dir" input="ble.clock" output="dff.clk"/>
           
            </interconnect>
          </mode> 
        </pb_type>
        <interconnect>
          <complete name="clb_datain" input="ble[19:0].out" output="ble[19:0].data"/>
          <complete name="clb_datain" input="clb.dI" output="ble[19:0].data"/>
          <complete name="clb_dataout" input="ble[19:0].out" output="clb.O"/>

          <complete name="clb_control" input="clb.cI" output="ble[19:0].control"/>
          <complete name="clb_clock" input="clb.clk" output="ble[19:0].clock"/>
        </interconnect>
      </mode>

      <mode name="mlab_cell">
        <pb_type name="mlab_cell" blif_model=".subckt stratixiv_mlab_cell" num_pb="1">
          <input name="clk0" num_pins="1"/>
          
          <input name="ena0" num_pins="1"/>
          <input name="portaaddr" num_pins="14"/>
          <input name="portabyteenamasks" num_pins="8"/>
          <input name="portadatain" num_pins="36"/>
          <input name="portbaddr" num_pins="14"/>
          
          <output name="portbdataout" num_pins="36"/>
        </pb_type>
        <interconnect>
          <direct name="mlab_clk" input="clb.clk" output="mlab_cell.clk0"/>
          
          <complete name="mlab_in1" input="clb.dI" output="mlab_cell.ena0"/>
          <complete name="mlab_in2" input="clb.dI" output="mlab_cell.portaaddr"/>
          <complete name="mlab_in3" input="clb.dI" output="mlab_cell.portabyteenamasks"/>
          <complete name="mlab_in4" input="clb.dI" output="mlab_cell.portadatain"/>
          <complete name="mlab_in5" input="clb.dI" output="mlab_cell.portbaddr"/>
          
          <complete name="mlab_out" input="mlab_cell.portbdataout" output="clb.O"/>
        </interconnect>
      </mode>

      <fc_in type="frac">0.5</fc_in>
      <fc_out type="frac">0.5</fc_out>
      <pinlocations pattern="spread"/>
      <gridlocations>
        <loc type="fill" priority="1"/>
      </gridlocations>
    </pb_type>

    <pb_type name="PLL">
      <input name ="in_signal" num_pins="14"/>
      <input name="in_clock" num_pins="2"/>
      <output name="out_clock" num_pins="10"/>
      <output name="out_signal" num_pins="10"/>
      <mode name="NO_OP">
        <pb_type name="pll_no_op" blif_model=".subckt stratixiv_pll" num_pb="1">
          <input name="areset" num_pins="1"/>
          <input name="clkswitch" num_pins="1"/>
          <input name="configupdate" num_pins="1"/>
          <input name="fbin" num_pins="1"/>
          <input name="pfdena" num_pins="1"/>
          <input name="phasecounterselect" num_pins="4"/>
          <input name="phasestep" num_pins="1"/>
          <input name="phaseupdown" num_pins="1"/>
          <input name="scanclk" num_pins="1"/>
          <input name="scanclkena" num_pins="1"/>
          <input name="scandata" num_pins="1"/>

          <input name="inclk" num_pins="2"/>

          <output name="activeclock" num_pins="1"/>
          <output name="clkbad" num_pins="2"/>
          <output name="fbout" num_pins="1"/>
          <output name="locked" num_pins="1"/>
          <output name="phasedone" num_pins="1"/>
          <output name="scandataout" num_pins="1"/>
          <output name="scandone" num_pins="1"/>
          <output name="vcooverrange" num_pins="1"/>
          <output name="vcounderrange" num_pins="1"/>

          <output name="clk" num_pins="10"/>
        </pb_type>
        <interconnect>
          <direct name="pll_signal_in0" input="PLL.in_signal[0]" output="pll_no_op.areset"/>
          <direct name="pll_signal_in1" input="PLL.in_signal[1]" output="pll_no_op.clkswitch"/>
          <direct name="pll_signal_in2" input="PLL.in_signal[2]" output="pll_no_op.configupdate"/>
          <direct name="pll_signal_in3" input="PLL.in_signal[3]" output="pll_no_op.fbin"/>
          <direct name="pll_signal_in4" input="PLL.in_signal[4]" output="pll_no_op.pfdena"/>
          <direct name="pll_signal_in5" input="PLL.in_signal[8:5]" output="pll_no_op.phasecounterselect"/>
          <direct name="pll_signal_in6" input="PLL.in_signal[9]" output="pll_no_op.phasestep"/>
          <direct name="pll_signal_in7" input="PLL.in_signal[10]" output="pll_no_op.phaseupdown"/>
          <direct name="pll_signal_in8" input="PLL.in_signal[11]" output="pll_no_op.scanclk"/>
          <direct name="pll_signal_in9" input="PLL.in_signal[12]" output="pll_no_op.scanclkena"/>
          <direct name="pll_signal_in10" input="PLL.in_signal[13]" output="pll_no_op.scandata"/>

          <direct name="pll_clk_in" input="PLL.in_clock" output="pll_no_op.inclk"/>

          <direct name="pll_signal_out0" input="pll_no_op.activeclock" output="PLL.out_signal[0]"/>
          <direct name="pll_signal_out1" input="pll_no_op.clkbad" output="PLL.out_signal[2:1]"/>
          <direct name="pll_signal_out2" input="pll_no_op.fbout" output="PLL.out_signal[3]"/>
          <direct name="pll_signal_out3" input="pll_no_op.locked" output="PLL.out_signal[4]"/>
          <direct name="pll_signal_out4" input="pll_no_op.phasedone" output="PLL.out_signal[5]"/>
          <direct name="pll_signal_out5" input="pll_no_op.scandataout" output="PLL.out_signal[6]"/>
          <direct name="pll_signal_out6" input="pll_no_op.scandone" output="PLL.out_signal[7]"/>
          <direct name="pll_signal_out7" input="pll_no_op.vcooverrange" output="PLL.out_signal[8]"/>
          <direct name="pll_signal_out8" input="pll_no_op.vcounderrange" output="PLL.out_signal[9]"/>

          <direct name="pll_clk_out" input="pll_no_op.clk" output="PLL.out_clock"/>

        </interconnect>
      </mode>

      <mode name="normal">
        <pb_type name="pll_normal" blif_model=".subckt stratixiv_pll.opmode{normal}" num_pb="1">
          <input name="areset" num_pins="1"/>
          <input name="clkswitch" num_pins="1"/>
          <input name="configupdate" num_pins="1"/>
          <input name="fbin" num_pins="1"/>
          <input name="pfdena" num_pins="1"/>
          <input name="phasecounterselect" num_pins="4"/>
          <input name="phasestep" num_pins="1"/>
          <input name="phaseupdown" num_pins="1"/>
          <input name="scanclk" num_pins="1"/>
          <input name="scanclkena" num_pins="1"/>
          <input name="scandata" num_pins="1"/>

          <input name="inclk" num_pins="2"/>

          <output name="activeclock" num_pins="1"/>
          <output name="clkbad" num_pins="2"/>
          <output name="fbout" num_pins="1"/>
          <output name="locked" num_pins="1"/>
          <output name="phasedone" num_pins="1"/>
          <output name="scandataout" num_pins="1"/>
          <output name="scandone" num_pins="1"/>
          <output name="vcooverrange" num_pins="1"/>
          <output name="vcounderrange" num_pins="1"/>

          <output name="clk" num_pins="10"/>
        </pb_type>
        <interconnect>
          <direct name="pll_signal_in0" input="PLL.in_signal[0]" output="pll_normal.areset"/>
          <direct name="pll_signal_in1" input="PLL.in_signal[1]" output="pll_normal.clkswitch"/>
          <direct name="pll_signal_in2" input="PLL.in_signal[2]" output="pll_normal.configupdate"/>
          <direct name="pll_signal_in3" input="PLL.in_signal[3]" output="pll_normal.fbin"/>
          <direct name="pll_signal_in4" input="PLL.in_signal[4]" output="pll_normal.pfdena"/>
          <direct name="pll_signal_in5" input="PLL.in_signal[8:5]" output="pll_normal.phasecounterselect"/>
          <direct name="pll_signal_in6" input="PLL.in_signal[9]" output="pll_normal.phasestep"/>
          <direct name="pll_signal_in7" input="PLL.in_signal[10]" output="pll_normal.phaseupdown"/>
          <direct name="pll_signal_in8" input="PLL.in_signal[11]" output="pll_normal.scanclk"/>
          <direct name="pll_signal_in9" input="PLL.in_signal[12]" output="pll_normal.scanclkena"/>
          <direct name="pll_signal_in10" input="PLL.in_signal[13]" output="pll_normal.scandata"/>

          <direct name="pll_clk_in" input="PLL.in_clock" output="pll_normal.inclk"/>

          <direct name="pll_signal_out0" input="pll_normal.activeclock" output="PLL.out_signal[0]"/>
          <direct name="pll_signal_out1" input="pll_normal.clkbad" output="PLL.out_signal[2:1]"/>
          <direct name="pll_signal_out2" input="pll_normal.fbout" output="PLL.out_signal[3]"/>
          <direct name="pll_signal_out3" input="pll_normal.locked" output="PLL.out_signal[4]"/>
          <direct name="pll_signal_out4" input="pll_normal.phasedone" output="PLL.out_signal[5]"/>
          <direct name="pll_signal_out5" input="pll_normal.scandataout" output="PLL.out_signal[6]"/>
          <direct name="pll_signal_out6" input="pll_normal.scandone" output="PLL.out_signal[7]"/>
          <direct name="pll_signal_out7" input="pll_normal.vcooverrange" output="PLL.out_signal[8]"/>
          <direct name="pll_signal_out8" input="pll_normal.vcounderrange" output="PLL.out_signal[9]"/>

          <direct name="pll_clk_out" input="pll_normal.clk" output="PLL.out_clock"/>

        </interconnect>
      </mode>
      <fc_in type="frac">1.0000</fc_in>
      <fc_out type="frac">1.0000</fc_out>
      <pinlocations pattern="spread"/>

      <gridlocations>
        <loc type="col" start="1" priority="3"/>
      </gridlocations>
    </pb_type>
    
    <pb_type name="DSP" height="3">
      <input name="data" num_pins="144"/>
      <input name="chainin" num_pins="44"/>
      <input name="signal" num_pins="21"/>
      <input name ="CLK" num_pins="4"/>
      
      <output name="out" num_pins="93"/>

      <mode name="dsp_normal">
        <pb_type name="mac_mult" blif_model=".subckt stratixiv_mac_mult" num_pb="4">
          <input name="dataa" num_pins="18"/>
          <input name="datab" num_pins="18"/>

          <input name="signa" num_pins="1"/>
          <input name="signb" num_pins="1"/>
          <input name="ena" num_pins="4"/>
          <input name="aclr" num_pins="4"/>         
          <input name="devclrn" num_pins="1"/>
          <input name="devpor" num_pins="1"/>

          <input name="clk" num_pins="4"/>
          
          <output name="scanouta" num_pins="18"/>
          <output name="dataout" num_pins="36"/>    
        </pb_type>

        <pb_type name="mac_output" num_pb="1">
          <input name="data" num_pins="144"/>
          <input name="chainin" num_pins="44"/>
          <input name="signal" num_pins="21"/>
          <input name ="CLK" num_pins="4"/>
          <output name="out" num_pins="93"/>

          <mode name="normal">
            <pb_type name="mac_out" blif_model=".subckt stratixiv_mac_out" num_pb="1">
              <input name="dataa" num_pins="36"/>
              <input name="datab" num_pins="36"/>
              <input name="datac" num_pins="36"/>
              <input name="datad" num_pins="36"/>
              <input name="chainin" num_pins="44"/>

              <input name="signa" num_pins="1"/>
              <input name="signb" num_pins="1"/>       
              <input name="round" num_pins="1"/>
              <input name="saturate" num_pins="1"/>
              <input name="zeroacc" num_pins="1"/>
              <input name="roundchainout" num_pins="1"/>
              <input name="saturatechainout" num_pins="1"/>
              <input name="zerochainout" num_pins="1"/>
              <input name="zeroloopback" num_pins="1"/>
              <input name="rotate" num_pins="1"/>
              <input name="shiftright" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <input name="aclr" num_pins="4"/>
              <input name="ena" num_pins="4"/>

              <input name="clk" num_pins="4"/>

              <output name="loopbackout" num_pins="18"/>
              <output name="dataout" num_pins="72"/>
              <output name="overflow" num_pins="1"/>
              <output name="saturatechainoutoverflow" num_pins="1"/>
              <output name="dftout" num_pins="1"/>
            </pb_type>

            <interconnect>
              <complete name="data_c1" input="mac_output.data" output="mac_out.dataa"/>
              <complete name="data_c2" input="mac_output.data" output="mac_out.datab"/>
              <complete name="data_c3" input="mac_output.data" output="mac_out.datac"/>
              <complete name="data_c4" input="mac_output.data" output="mac_out.datad"/>
              <complete name="data_c5" input="mac_output.chainin" output="mac_out.chainin"/>

              <complete name="out_c1" input="mac_out.loopbackout" output="mac_output.out"/>
              <complete name="out_c2" input="mac_out.dataout" output="mac_output.out"/>
              <complete name="out_c4" input="mac_out.overflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out.saturatechainoutoverflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out.dftout" output="mac_output.out"/>

              <direct name="clock_c1" input="mac_output.CLK" output="mac_out.clk"/>

              <direct name="signal_c0" input="mac_output.signal[0]" output="mac_out.signa"/>
              <direct name="signal_c1" input="mac_output.signal[1]" output="mac_out.signb"/>
              <direct name="signal_c2" input="mac_output.signal[2]" output="mac_out.round"/>
              <direct name="signal_c3" input="mac_output.signal[3]" output="mac_out.saturate"/>
              <direct name="signal_c4" input="mac_output.signal[4]" output="mac_out.zeroacc"/>
              <direct name="signal_c5" input="mac_output.signal[5]" output="mac_out.roundchainout"/>
              <direct name="signal_c6" input="mac_output.signal[6]" output="mac_out.saturatechainout"/>
              <direct name="signal_c7" input="mac_output.signal[7]" output="mac_out.zerochainout"/>
              <direct name="signal_c8" input="mac_output.signal[8]" output="mac_out.zeroloopback"/>
              <direct name="signal_c9" input="mac_output.signal[9]" output="mac_out.rotate"/>
              <direct name="signal_cA" input="mac_output.signal[10]" output="mac_out.shiftright"/>
              <direct name="signal_cB" input="mac_output.signal[11]" output="mac_out.devclrn"/>
              <direct name="signal_cC" input="mac_output.signal[12]" output="mac_out.devpor"/>
              <direct name="signal_cD" input="mac_output.signal[16:13]" output="mac_out.aclr"/>
              <direct name="signal_cE" input="mac_output.signal[20:17]" output="mac_out.ena"/>
            </interconnect>
          </mode>

          <mode name="output_only">
            <pb_type name="mac_out_output_only" blif_model=".subckt stratixiv_mac_out.opmode{output_only}" num_pb="1">
              <input name="dataa" num_pins="36"/>
              <input name="datab" num_pins="36"/>
              <input name="datac" num_pins="36"/>
              <input name="datad" num_pins="36"/>

              <input name="signa" num_pins="1"/>
              <input name="signb" num_pins="1"/>
              <input name="round" num_pins="1"/>
              <input name="saturate" num_pins="1"/>
              <input name="zeroacc" num_pins="1"/>
              <input name="roundchainout" num_pins="1"/>
              <input name="saturatechainout" num_pins="1"/>
              <input name="zerochainout" num_pins="1"/>
              <input name="zeroloopback" num_pins="1"/>
              <input name="rotate" num_pins="1"/>
              <input name="shiftright" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <input name="aclr" num_pins="4"/>
              <input name="ena" num_pins="4"/>

              <input name="clk" num_pins="4"/>

              <output name="loopbackout" num_pins="18"/>
              <output name="dataout" num_pins="72"/>
              <output name="overflow" num_pins="1"/>
              <output name="saturatechainoutoverflow" num_pins="1"/>
              <output name="dftout" num_pins="1"/>
            </pb_type>

            <interconnect>
              <complete name="data_c1" input="mac_output.data" output="mac_out_output_only.dataa"/>
              <complete name="data_c2" input="mac_output.data" output="mac_out_output_only.datab"/>
              <complete name="data_c3" input="mac_output.data" output="mac_out_output_only.datac"/>
              <complete name="data_c4" input="mac_output.data" output="mac_out_output_only.datad"/>

              <complete name="out_c1" input="mac_out_output_only.loopbackout" output="mac_output.out"/>
              <complete name="out_c2" input="mac_out_output_only.dataout" output="mac_output.out"/>
              <complete name="out_c4" input="mac_out_output_only.overflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_output_only.saturatechainoutoverflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_output_only.dftout" output="mac_output.out"/>

              <direct name="clock_c1" input="mac_output.CLK" output="mac_out_output_only.clk"/>

              <direct name="signal_c0" input="mac_output.signal[0]" output="mac_out_output_only.signa"/>
              <direct name="signal_c1" input="mac_output.signal[1]" output="mac_out_output_only.signb"/>
              <direct name="signal_c2" input="mac_output.signal[2]" output="mac_out_output_only.round"/>
              <direct name="signal_c3" input="mac_output.signal[3]" output="mac_out_output_only.saturate"/>
              <direct name="signal_c4" input="mac_output.signal[4]" output="mac_out_output_only.zeroacc"/>
              <direct name="signal_c5" input="mac_output.signal[5]" output="mac_out_output_only.roundchainout"/>
              <direct name="signal_c6" input="mac_output.signal[6]" output="mac_out_output_only.saturatechainout"/>
              <direct name="signal_c7" input="mac_output.signal[7]" output="mac_out_output_only.zerochainout"/>
              <direct name="signal_c8" input="mac_output.signal[8]" output="mac_out_output_only.zeroloopback"/>
              <direct name="signal_c9" input="mac_output.signal[9]" output="mac_out_output_only.rotate"/>
              <direct name="signal_cA" input="mac_output.signal[10]" output="mac_out_output_only.shiftright"/>
              <direct name="signal_cB" input="mac_output.signal[11]" output="mac_out_output_only.devclrn"/>
              <direct name="signal_cC" input="mac_output.signal[12]" output="mac_out_output_only.devpor"/>
              <direct name="signal_cD" input="mac_output.signal[16:13]" output="mac_out_output_only.aclr"/>
              <direct name="signal_cE" input="mac_output.signal[20:17]" output="mac_out_output_only.ena"/>

            </interconnect>
          </mode>

          <mode name="one_level_adder">
            <pb_type name="mac_out_one_level_adder" blif_model=".subckt stratixiv_mac_out.opmode{one_level_adder}" num_pb="1">
              <input name="dataa" num_pins="36"/>
              <input name="datab" num_pins="36"/>
              <input name="datac" num_pins="36"/>
              <input name="datad" num_pins="36"/>
              <input name="chainin" num_pins="44"/>

              <input name="signa" num_pins="1"/>
              <input name="signb" num_pins="1"/>
              <input name="round" num_pins="1"/>
              <input name="saturate" num_pins="1"/>
              <input name="zeroacc" num_pins="1"/>
              <input name="roundchainout" num_pins="1"/>
              <input name="saturatechainout" num_pins="1"/>
              <input name="zerochainout" num_pins="1"/>
              <input name="zeroloopback" num_pins="1"/>
              <input name="rotate" num_pins="1"/>
              <input name="shiftright" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <input name="aclr" num_pins="4"/>
              <input name="ena" num_pins="4"/>

              <input name="clk" num_pins="4"/>

              <output name="loopbackout" num_pins="18"/>
              <output name="dataout" num_pins="72"/>
              <output name="overflow" num_pins="1"/>
              <output name="saturatechainoutoverflow" num_pins="1"/>
              <output name="dftout" num_pins="1"/>
            </pb_type>

            <interconnect>
              <complete name="data_c1" input="mac_output.data" output="mac_out_one_level_adder.dataa"/>
              <complete name="data_c2" input="mac_output.data" output="mac_out_one_level_adder.datab"/>
              <complete name="data_c3" input="mac_output.data" output="mac_out_one_level_adder.datac"/>
              <complete name="data_c4" input="mac_output.data" output="mac_out_one_level_adder.datad"/>
              <complete name="data_c5" input="mac_output.chainin" output="mac_out_one_level_adder.chainin"/>
              
              <complete name="out_c1" input="mac_out_one_level_adder.loopbackout" output="mac_output.out"/>
              <complete name="out_c2" input="mac_out_one_level_adder.dataout" output="mac_output.out"/>
              <complete name="out_c4" input="mac_out_one_level_adder.overflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_one_level_adder.saturatechainoutoverflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_one_level_adder.dftout" output="mac_output.out"/>

              <complete name="clock_c1" input="mac_output.CLK" output="mac_out_one_level_adder.clk"/>

              <direct name="signal_c0" input="mac_output.signal[0]" output="mac_out_one_level_adder.signa"/>
              <direct name="signal_c1" input="mac_output.signal[1]" output="mac_out_one_level_adder.signb"/>
              <direct name="signal_c2" input="mac_output.signal[2]" output="mac_out_one_level_adder.round"/>
              <direct name="signal_c3" input="mac_output.signal[3]" output="mac_out_one_level_adder.saturate"/>
              <direct name="signal_c4" input="mac_output.signal[4]" output="mac_out_one_level_adder.zeroacc"/>
              <direct name="signal_c5" input="mac_output.signal[5]" output="mac_out_one_level_adder.roundchainout"/>
              <direct name="signal_c6" input="mac_output.signal[6]" output="mac_out_one_level_adder.saturatechainout"/>
              <direct name="signal_c7" input="mac_output.signal[7]" output="mac_out_one_level_adder.zerochainout"/>
              <direct name="signal_c8" input="mac_output.signal[8]" output="mac_out_one_level_adder.zeroloopback"/>
              <direct name="signal_c9" input="mac_output.signal[9]" output="mac_out_one_level_adder.rotate"/>
              <direct name="signal_cA" input="mac_output.signal[10]" output="mac_out_one_level_adder.shiftright"/>
              <direct name="signal_cB" input="mac_output.signal[11]" output="mac_out_one_level_adder.devclrn"/>
              <direct name="signal_cC" input="mac_output.signal[12]" output="mac_out_one_level_adder.devpor"/>
              <direct name="signal_cD" input="mac_output.signal[16:13]" output="mac_out_one_level_adder.aclr"/>
              <direct name="signal_cE" input="mac_output.signal[20:17]" output="mac_out_one_level_adder.ena"/>
            </interconnect>
          </mode>

          <mode name="loopback">
            <pb_type name="mac_out_loopback" blif_model=".subckt stratixiv_mac_out.opmode{loopback}" num_pb="1">
              <input name="dataa" num_pins="36"/>
              <input name="datab" num_pins="36"/>
              <input name="datac" num_pins="36"/>
              <input name="datad" num_pins="36"/>

              <input name="signa" num_pins="1"/>
              <input name="signb" num_pins="1"/>
              <input name="chainin" num_pins="44"/>
              <input name="round" num_pins="1"/>
              <input name="saturate" num_pins="1"/>
              <input name="zeroacc" num_pins="1"/>
              <input name="roundchainout" num_pins="1"/>
              <input name="saturatechainout" num_pins="1"/>
              <input name="zerochainout" num_pins="1"/>
              <input name="zeroloopback" num_pins="1"/>
              <input name="rotate" num_pins="1"/>
              <input name="shiftright" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <input name="aclr" num_pins="4"/>
              <input name="ena" num_pins="4"/>

              <input name="clk" num_pins="4"/>

              <output name="loopbackout" num_pins="18"/>
              <output name="dataout" num_pins="72"/>
              <output name="overflow" num_pins="1"/>
              <output name="saturatechainoutoverflow" num_pins="1"/>
              <output name="dftout" num_pins="1"/>
            </pb_type>

            <interconnect>
              <complete name="data_c1" input="mac_output.data" output="mac_out_loopback.dataa"/>
              <complete name="data_c2" input="mac_output.data" output="mac_out_loopback.datab"/>
              <complete name="data_c3" input="mac_output.data" output="mac_out_loopback.datac"/>
              <complete name="data_c4" input="mac_output.data" output="mac_out_loopback.datad"/>
              <complete name="data_c5" input="mac_output.chainin" output="mac_out_loopback.chainin"/>

              <complete name="out_c1" input="mac_out_loopback.loopbackout" output="mac_output.out"/>
              <complete name="out_c2" input="mac_out_loopback.dataout" output="mac_output.out"/>
              <complete name="out_c4" input="mac_out_loopback.overflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_loopback.saturatechainoutoverflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_loopback.dftout" output="mac_output.out"/>

              <complete name="clock_c1" input="mac_output.CLK" output="mac_out_loopback.clk"/>

              <direct name="signal_c0" input="mac_output.signal[0]" output="mac_out_loopback.signa"/>
              <direct name="signal_c1" input="mac_output.signal[1]" output="mac_out_loopback.signb"/>
              <direct name="signal_c2" input="mac_output.signal[2]" output="mac_out_loopback.round"/>
              <direct name="signal_c3" input="mac_output.signal[3]" output="mac_out_loopback.saturate"/>
              <direct name="signal_c4" input="mac_output.signal[4]" output="mac_out_loopback.zeroacc"/>
              <direct name="signal_c5" input="mac_output.signal[5]" output="mac_out_loopback.roundchainout"/>
              <direct name="signal_c6" input="mac_output.signal[6]" output="mac_out_loopback.saturatechainout"/>
              <direct name="signal_c7" input="mac_output.signal[7]" output="mac_out_loopback.zerochainout"/>
              <direct name="signal_c8" input="mac_output.signal[8]" output="mac_out_loopback.zeroloopback"/>
              <direct name="signal_c9" input="mac_output.signal[9]" output="mac_out_loopback.rotate"/>
              <direct name="signal_cA" input="mac_output.signal[10]" output="mac_out_loopback.shiftright"/>
              <direct name="signal_cB" input="mac_output.signal[11]" output="mac_out_loopback.devclrn"/>
              <direct name="signal_cC" input="mac_output.signal[12]" output="mac_out_loopback.devpor"/>
              <direct name="signal_cD" input="mac_output.signal[16:13]" output="mac_out_loopback.aclr"/>
              <direct name="signal_cE" input="mac_output.signal[20:17]" output="mac_out_loopback.ena"/>
            </interconnect>
          </mode>

          <mode name="accumulator">
            <pb_type name="mac_out_accumulator" blif_model=".subckt stratixiv_mac_out.opmode{accumulator}" num_pb="1">
              <input name="dataa" num_pins="36"/>
              <input name="datab" num_pins="36"/>
              <input name="datac" num_pins="36"/>
              <input name="datad" num_pins="36"/>

              <input name="signa" num_pins="1"/>
              <input name="signb" num_pins="1"/>
              <input name="chainin" num_pins="44"/>
              <input name="round" num_pins="1"/>
              <input name="saturate" num_pins="1"/>
              <input name="zeroacc" num_pins="1"/>
              <input name="roundchainout" num_pins="1"/>
              <input name="saturatechainout" num_pins="1"/>
              <input name="zerochainout" num_pins="1"/>
              <input name="zeroloopback" num_pins="1"/>
              <input name="rotate" num_pins="1"/>
              <input name="shiftright" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <input name="aclr" num_pins="4"/>
              <input name="ena" num_pins="4"/>

              <input name="clk" num_pins="4"/>

              <output name="loopbackout" num_pins="18"/>
              <output name="dataout" num_pins="72"/>
              <output name="overflow" num_pins="1"/>
              <output name="saturatechainoutoverflow" num_pins="1"/>
              <output name="dftout" num_pins="1"/>
            </pb_type>

            <interconnect>
              <complete name="data_c1" input="mac_output.data" output="mac_out_accumulator.dataa"/>
              <complete name="data_c2" input="mac_output.data" output="mac_out_accumulator.datab"/>
              <complete name="data_c3" input="mac_output.data" output="mac_out_accumulator.datac"/>
              <complete name="data_c4" input="mac_output.data" output="mac_out_accumulator.datad"/>
              <complete name="data_c5" input="mac_output.chainin" output="mac_out_accumulator.chainin"/>

              <complete name="out_c1" input="mac_out_accumulator.loopbackout" output="mac_output.out"/>
              <complete name="out_c2" input="mac_out_accumulator.dataout" output="mac_output.out"/>
              <complete name="out_c4" input="mac_out_accumulator.overflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_accumulator.saturatechainoutoverflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_accumulator.dftout" output="mac_output.out"/>

              <direct name="clock_c1" input="mac_output.CLK" output="mac_out_accumulator.clk"/>

              <direct name="signal_c0" input="mac_output.signal[0]" output="mac_out_accumulator.signa"/>
              <direct name="signal_c1" input="mac_output.signal[1]" output="mac_out_accumulator.signb"/>
              <direct name="signal_c2" input="mac_output.signal[2]" output="mac_out_accumulator.round"/>
              <direct name="signal_c3" input="mac_output.signal[3]" output="mac_out_accumulator.saturate"/>
              <direct name="signal_c4" input="mac_output.signal[4]" output="mac_out_accumulator.zeroacc"/>
              <direct name="signal_c5" input="mac_output.signal[5]" output="mac_out_accumulator.roundchainout"/>
              <direct name="signal_c6" input="mac_output.signal[6]" output="mac_out_accumulator.saturatechainout"/>
              <direct name="signal_c7" input="mac_output.signal[7]" output="mac_out_accumulator.zerochainout"/>
              <direct name="signal_c8" input="mac_output.signal[8]" output="mac_out_accumulator.zeroloopback"/>
              <direct name="signal_c9" input="mac_output.signal[9]" output="mac_out_accumulator.rotate"/>
              <direct name="signal_cA" input="mac_output.signal[10]" output="mac_out_accumulator.shiftright"/>
              <direct name="signal_cB" input="mac_output.signal[11]" output="mac_out_accumulator.devclrn"/>
              <direct name="signal_cC" input="mac_output.signal[12]" output="mac_out_accumulator.devpor"/>
              <direct name="signal_cD" input="mac_output.signal[16:13]" output="mac_out_accumulator.aclr"/>
              <direct name="signal_cE" input="mac_output.signal[20:17]" output="mac_out_accumulator.ena"/>
            </interconnect>
          </mode>

          <mode name="two_level_adder">
            <pb_type name="mac_out_two_level_adder" blif_model=".subckt stratixiv_mac_out.opmode{two_level_adder}" num_pb="1">
              <input name="dataa" num_pins="36"/>
              <input name="datab" num_pins="36"/>
              <input name="datac" num_pins="36"/>
              <input name="datad" num_pins="36"/>

              <input name="signa" num_pins="1"/>
              <input name="signb" num_pins="1"/>
              <input name="chainin" num_pins="44"/>
              <input name="round" num_pins="1"/>
              <input name="saturate" num_pins="1"/>
              <input name="zeroacc" num_pins="1"/>
              <input name="roundchainout" num_pins="1"/>
              <input name="saturatechainout" num_pins="1"/>
              <input name="zerochainout" num_pins="1"/>
              <input name="zeroloopback" num_pins="1"/>
              <input name="rotate" num_pins="1"/>
              <input name="shiftright" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <input name="aclr" num_pins="4"/>
              <input name="ena" num_pins="4"/>

              <input name="clk" num_pins="4"/>

              <output name="loopbackout" num_pins="18"/>
              <output name="dataout" num_pins="72"/>
              <output name="overflow" num_pins="1"/>
              <output name="saturatechainoutoverflow" num_pins="1"/>
              <output name="dftout" num_pins="1"/>
            </pb_type>

            <interconnect>
              <complete name="data_c1" input="mac_output.data" output="mac_out_two_level_adder.dataa"/>
              <complete name="data_c2" input="mac_output.data" output="mac_out_two_level_adder.datab"/>
              <complete name="data_c3" input="mac_output.data" output="mac_out_two_level_adder.datac"/>
              <complete name="data_c4" input="mac_output.data" output="mac_out_two_level_adder.datad"/>
              <complete name="data_c5" input="mac_output.chainin" output="mac_out_two_level_adder.chainin"/>

              <complete name="out_c1" input="mac_out_two_level_adder.loopbackout" output="mac_output.out"/>
              <complete name="out_c2" input="mac_out_two_level_adder.dataout" output="mac_output.out"/>
              <complete name="out_c4" input="mac_out_two_level_adder.overflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_two_level_adder.saturatechainoutoverflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_two_level_adder.dftout" output="mac_output.out"/>

              <direct name="clock_c1" input="mac_output.CLK" output="mac_out_two_level_adder.clk"/>

              <direct name="signal_c0" input="mac_output.signal[0]" output="mac_out_two_level_adder.signa"/>
              <direct name="signal_c1" input="mac_output.signal[1]" output="mac_out_two_level_adder.signb"/>
              <direct name="signal_c2" input="mac_output.signal[2]" output="mac_out_two_level_adder.round"/>
              <direct name="signal_c3" input="mac_output.signal[3]" output="mac_out_two_level_adder.saturate"/>
              <direct name="signal_c4" input="mac_output.signal[4]" output="mac_out_two_level_adder.zeroacc"/>
              <direct name="signal_c5" input="mac_output.signal[5]" output="mac_out_two_level_adder.roundchainout"/>
              <direct name="signal_c6" input="mac_output.signal[6]" output="mac_out_two_level_adder.saturatechainout"/>
              <direct name="signal_c7" input="mac_output.signal[7]" output="mac_out_two_level_adder.zerochainout"/>
              <direct name="signal_c8" input="mac_output.signal[8]" output="mac_out_two_level_adder.zeroloopback"/>
              <direct name="signal_c9" input="mac_output.signal[9]" output="mac_out_two_level_adder.rotate"/>
              <direct name="signal_cA" input="mac_output.signal[10]" output="mac_out_two_level_adder.shiftright"/>
              <direct name="signal_cB" input="mac_output.signal[11]" output="mac_out_two_level_adder.devclrn"/>
              <direct name="signal_cC" input="mac_output.signal[12]" output="mac_out_two_level_adder.devpor"/>
              <direct name="signal_cD" input="mac_output.signal[16:13]" output="mac_out_two_level_adder.aclr"/>
              <direct name="signal_cE" input="mac_output.signal[20:17]" output="mac_out_two_level_adder.ena"/>
            </interconnect>
          </mode>

          <mode name="accumulator_chain_out">
            <pb_type name="mac_out_accumulator_chain_out" blif_model=".subckt stratixiv_mac_out.opmode{accumulator_chain_out}" num_pb="1">
              <input name="dataa" num_pins="36"/>
              <input name="datab" num_pins="36"/>
              <input name="datac" num_pins="36"/>
              <input name="datad" num_pins="36"/>

              <input name="signa" num_pins="1"/>
              <input name="signb" num_pins="1"/>
              <input name="chainin" num_pins="44"/>
              <input name="round" num_pins="1"/>
              <input name="saturate" num_pins="1"/>
              <input name="zeroacc" num_pins="1"/>
              <input name="roundchainout" num_pins="1"/>
              <input name="saturatechainout" num_pins="1"/>
              <input name="zerochainout" num_pins="1"/>
              <input name="zeroloopback" num_pins="1"/>
              <input name="rotate" num_pins="1"/>
              <input name="shiftright" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <input name="aclr" num_pins="4"/>
              <input name="ena" num_pins="4"/>

              <input name="clk" num_pins="4"/>

              <output name="loopbackout" num_pins="18"/>
              <output name="dataout" num_pins="72"/>
              <output name="overflow" num_pins="1"/>
              <output name="saturatechainoutoverflow" num_pins="1"/>
              <output name="dftout" num_pins="1"/>
            </pb_type>

            <interconnect>
              <complete name="data_c1" input="mac_output.data" output="mac_out_accumulator_chain_out.dataa"/>
              <complete name="data_c2" input="mac_output.data" output="mac_out_accumulator_chain_out.datab"/>
              <complete name="data_c3" input="mac_output.data" output="mac_out_accumulator_chain_out.datac"/>
              <complete name="data_c4" input="mac_output.data" output="mac_out_accumulator_chain_out.datad"/>
              <complete name="data_c5" input="mac_output.chainin" output="mac_out_accumulator_chain_out.chainin"/>

              <complete name="out_c1" input="mac_out_accumulator_chain_out.loopbackout" output="mac_output.out"/>
              <complete name="out_c2" input="mac_out_accumulator_chain_out.dataout" output="mac_output.out"/>
              <complete name="out_c4" input="mac_out_accumulator_chain_out.overflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_accumulator_chain_out.saturatechainoutoverflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_accumulator_chain_out.dftout" output="mac_output.out"/>

              <direct name="clock_c1" input="mac_output.CLK" output="mac_out_accumulator_chain_out.clk"/>

              <direct name="signal_c0" input="mac_output.signal[0]" output="mac_out_accumulator_chain_out.signa"/>
              <direct name="signal_c1" input="mac_output.signal[1]" output="mac_out_accumulator_chain_out.signb"/>
              <direct name="signal_c2" input="mac_output.signal[2]" output="mac_out_accumulator_chain_out.round"/>
              <direct name="signal_c3" input="mac_output.signal[3]" output="mac_out_accumulator_chain_out.saturate"/>
              <direct name="signal_c4" input="mac_output.signal[4]" output="mac_out_accumulator_chain_out.zeroacc"/>
              <direct name="signal_c5" input="mac_output.signal[5]" output="mac_out_accumulator_chain_out.roundchainout"/>
              <direct name="signal_c6" input="mac_output.signal[6]" output="mac_out_accumulator_chain_out.saturatechainout"/>
              <direct name="signal_c7" input="mac_output.signal[7]" output="mac_out_accumulator_chain_out.zerochainout"/>
              <direct name="signal_c8" input="mac_output.signal[8]" output="mac_out_accumulator_chain_out.zeroloopback"/>
              <direct name="signal_c9" input="mac_output.signal[9]" output="mac_out_accumulator_chain_out.rotate"/>
              <direct name="signal_cA" input="mac_output.signal[10]" output="mac_out_accumulator_chain_out.shiftright"/>
              <direct name="signal_cB" input="mac_output.signal[11]" output="mac_out_accumulator_chain_out.devclrn"/>
              <direct name="signal_cC" input="mac_output.signal[12]" output="mac_out_accumulator_chain_out.devpor"/>
              <direct name="signal_cD" input="mac_output.signal[16:13]" output="mac_out_accumulator_chain_out.aclr"/>
              <direct name="signal_cE" input="mac_output.signal[20:17]" output="mac_out_accumulator_chain_out.ena"/>
            </interconnect>
          </mode>

          <mode name="two_level_adder_chain_out">
            <pb_type name="mac_out_two_level_adder_chain_out" blif_model=".subckt stratixiv_mac_out.opmode{two_level_adder_chain_out}" num_pb="1">
              <input name="dataa" num_pins="36"/>
              <input name="datab" num_pins="36"/>
              <input name="datac" num_pins="36"/>
              <input name="datad" num_pins="36"/>

              <input name="signa" num_pins="1"/>
              <input name="signb" num_pins="1"/>
              <input name="chainin" num_pins="44"/>
              <input name="round" num_pins="1"/>
              <input name="saturate" num_pins="1"/>
              <input name="zeroacc" num_pins="1"/>
              <input name="roundchainout" num_pins="1"/>
              <input name="saturatechainout" num_pins="1"/>
              <input name="zerochainout" num_pins="1"/>
              <input name="zeroloopback" num_pins="1"/>
              <input name="rotate" num_pins="1"/>
              <input name="shiftright" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <input name="aclr" num_pins="4"/>
              <input name="ena" num_pins="4"/>

              <input name="clk" num_pins="4"/>

              <output name="loopbackout" num_pins="18"/>
              <output name="dataout" num_pins="72"/>
              <output name="overflow" num_pins="1"/>
              <output name="saturatechainoutoverflow" num_pins="1"/>
              <output name="dftout" num_pins="1"/>
            </pb_type>

            <interconnect>
              <complete name="data_c1" input="mac_output.data" output="mac_out_two_level_adder_chain_out.dataa"/>
              <complete name="data_c2" input="mac_output.data" output="mac_out_two_level_adder_chain_out.datab"/>
              <complete name="data_c3" input="mac_output.data" output="mac_out_two_level_adder_chain_out.datac"/>
              <complete name="data_c4" input="mac_output.data" output="mac_out_two_level_adder_chain_out.datad"/>
              <complete name="data_c5" input="mac_output.chainin" output="mac_out_two_level_adder_chain_out.chainin"/>

              <complete name="out_c1" input="mac_out_two_level_adder_chain_out.loopbackout" output="mac_output.out"/>
              <complete name="out_c2" input="mac_out_two_level_adder_chain_out.dataout" output="mac_output.out"/>
              <complete name="out_c4" input="mac_out_two_level_adder_chain_out.overflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_two_level_adder_chain_out.saturatechainoutoverflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_two_level_adder_chain_out.dftout" output="mac_output.out"/>

              <direct name="clock_c1" input="mac_output.CLK" output="mac_out_two_level_adder_chain_out.clk"/>

              <direct name="signal_c0" input="mac_output.signal[0]" output="mac_out_two_level_adder_chain_out.signa"/>
              <direct name="signal_c1" input="mac_output.signal[1]" output="mac_out_two_level_adder_chain_out.signb"/>
              <direct name="signal_c2" input="mac_output.signal[2]" output="mac_out_two_level_adder_chain_out.round"/>
              <direct name="signal_c3" input="mac_output.signal[3]" output="mac_out_two_level_adder_chain_out.saturate"/>
              <direct name="signal_c4" input="mac_output.signal[4]" output="mac_out_two_level_adder_chain_out.zeroacc"/>
              <direct name="signal_c5" input="mac_output.signal[5]" output="mac_out_two_level_adder_chain_out.roundchainout"/>
              <direct name="signal_c6" input="mac_output.signal[6]" output="mac_out_two_level_adder_chain_out.saturatechainout"/>
              <direct name="signal_c7" input="mac_output.signal[7]" output="mac_out_two_level_adder_chain_out.zerochainout"/>
              <direct name="signal_c8" input="mac_output.signal[8]" output="mac_out_two_level_adder_chain_out.zeroloopback"/>
              <direct name="signal_c9" input="mac_output.signal[9]" output="mac_out_two_level_adder_chain_out.rotate"/>
              <direct name="signal_cA" input="mac_output.signal[10]" output="mac_out_two_level_adder_chain_out.shiftright"/>
              <direct name="signal_cB" input="mac_output.signal[11]" output="mac_out_two_level_adder_chain_out.devclrn"/>
              <direct name="signal_cC" input="mac_output.signal[12]" output="mac_out_two_level_adder_chain_out.devpor"/>
              <direct name="signal_cD" input="mac_output.signal[16:13]" output="mac_out_two_level_adder_chain_out.aclr"/>
              <direct name="signal_cE" input="mac_output.signal[20:17]" output="mac_out_two_level_adder_chain_out.ena"/>
            </interconnect>
          </mode>

          <mode name="36_bit_multiply">
            <pb_type name="mac_out_36_bit_multiply" blif_model=".subckt stratixiv_mac_out.opmode{36_bit_multiply}" num_pb="1">
              <input name="dataa" num_pins="36"/>
              <input name="datab" num_pins="36"/>
              <input name="datac" num_pins="36"/>
              <input name="datad" num_pins="36"/>
              
              <input name="chainin" num_pins="44"/>

              <input name="signa" num_pins="1"/>
              <input name="signb" num_pins="1"/>
              <input name="round" num_pins="1"/>
              <input name="saturate" num_pins="1"/>
              <input name="zeroacc" num_pins="1"/>
              <input name="roundchainout" num_pins="1"/>
              <input name="saturatechainout" num_pins="1"/>
              <input name="zerochainout" num_pins="1"/>
              <input name="zeroloopback" num_pins="1"/>
              <input name="rotate" num_pins="1"/>
              <input name="shiftright" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <input name="aclr" num_pins="4"/>
              <input name="ena" num_pins="4"/>

              <input name="clk" num_pins="4"/>

              <output name="loopbackout" num_pins="18"/>
              <output name="dataout" num_pins="72"/>
              <output name="overflow" num_pins="1"/>
              <output name="saturatechainoutoverflow" num_pins="1"/>
              <output name="dftout" num_pins="1"/>
            </pb_type>

            <interconnect>
              <complete name="data_c1" input="mac_output.data" output="mac_out_36_bit_multiply.dataa"/>
              <complete name="data_c2" input="mac_output.data" output="mac_out_36_bit_multiply.datab"/>
              <complete name="data_c3" input="mac_output.data" output="mac_out_36_bit_multiply.datac"/>
              <complete name="data_c4" input="mac_output.data" output="mac_out_36_bit_multiply.datad"/>
              <complete name="data_c5" input="mac_output.chainin" output="mac_out_36_bit_multiply.chainin"/>

              <complete name="out_c1" input="mac_out_36_bit_multiply.loopbackout" output="mac_output.out"/>
              <complete name="out_c2" input="mac_out_36_bit_multiply.dataout" output="mac_output.out"/>
              <complete name="out_c4" input="mac_out_36_bit_multiply.overflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_36_bit_multiply.saturatechainoutoverflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_36_bit_multiply.dftout" output="mac_output.out"/>

              <direct name="clock_c1" input="mac_output.CLK" output="mac_out_36_bit_multiply.clk"/>

              <direct name="signal_c0" input="mac_output.signal[0]" output="mac_out_36_bit_multiply.signa"/>
              <direct name="signal_c1" input="mac_output.signal[1]" output="mac_out_36_bit_multiply.signb"/>
              <direct name="signal_c2" input="mac_output.signal[2]" output="mac_out_36_bit_multiply.round"/>
              <direct name="signal_c3" input="mac_output.signal[3]" output="mac_out_36_bit_multiply.saturate"/>
              <direct name="signal_c4" input="mac_output.signal[4]" output="mac_out_36_bit_multiply.zeroacc"/>
              <direct name="signal_c5" input="mac_output.signal[5]" output="mac_out_36_bit_multiply.roundchainout"/>
              <direct name="signal_c6" input="mac_output.signal[6]" output="mac_out_36_bit_multiply.saturatechainout"/>
              <direct name="signal_c7" input="mac_output.signal[7]" output="mac_out_36_bit_multiply.zerochainout"/>
              <direct name="signal_c8" input="mac_output.signal[8]" output="mac_out_36_bit_multiply.zeroloopback"/>
              <direct name="signal_c9" input="mac_output.signal[9]" output="mac_out_36_bit_multiply.rotate"/>
              <direct name="signal_cA" input="mac_output.signal[10]" output="mac_out_36_bit_multiply.shiftright"/>
              <direct name="signal_cB" input="mac_output.signal[11]" output="mac_out_36_bit_multiply.devclrn"/>
              <direct name="signal_cC" input="mac_output.signal[12]" output="mac_out_36_bit_multiply.devpor"/>
              <direct name="signal_cD" input="mac_output.signal[16:13]" output="mac_out_36_bit_multiply.aclr"/>
              <direct name="signal_cE" input="mac_output.signal[20:17]" output="mac_out_36_bit_multiply.ena"/>
            </interconnect>
          </mode>

          <mode name="shift">
            <pb_type name="mac_out_shift" blif_model=".subckt stratixiv_mac_out.opmode{shift}" num_pb="1">
              <input name="dataa" num_pins="36"/>
              <input name="datab" num_pins="36"/>
              <input name="datac" num_pins="36"/>
              <input name="datad" num_pins="36"/>

              <input name="signa" num_pins="1"/>
              <input name="signb" num_pins="1"/>
              <input name="chainin" num_pins="44"/>
              <input name="round" num_pins="1"/>
              <input name="saturate" num_pins="1"/>
              <input name="zeroacc" num_pins="1"/>
              <input name="roundchainout" num_pins="1"/>
              <input name="saturatechainout" num_pins="1"/>
              <input name="zerochainout" num_pins="1"/>
              <input name="zeroloopback" num_pins="1"/>
              <input name="rotate" num_pins="1"/>
              <input name="shiftright" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <input name="aclr" num_pins="4"/>
              <input name="ena" num_pins="4"/>

              <input name="clk" num_pins="4"/>

              <output name="loopbackout" num_pins="18"/>
              <output name="dataout" num_pins="72"/>
              <output name="overflow" num_pins="1"/>
              <output name="saturatechainoutoverflow" num_pins="1"/>
              <output name="dftout" num_pins="1"/>
            </pb_type>

            <interconnect>
              <complete name="data_c1" input="mac_output.data" output="mac_out_shift.dataa"/>
              <complete name="data_c2" input="mac_output.data" output="mac_out_shift.datab"/>
              <complete name="data_c3" input="mac_output.data" output="mac_out_shift.datac"/>
              <complete name="data_c4" input="mac_output.data" output="mac_out_shift.datad"/>
              <complete name="sdata_c5" input="mac_output.chainin" output="mac_out_shift.chainin"/>

              <complete name="out_c1" input="mac_out_shift.loopbackout" output="mac_output.out"/>
              <complete name="out_c2" input="mac_out_shift.dataout" output="mac_output.out"/>
              <complete name="out_c4" input="mac_out_shift.overflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_shift.saturatechainoutoverflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_shift.dftout" output="mac_output.out"/>

              <direct name="clock_c1" input="mac_output.CLK" output="mac_out_shift.clk"/>

              <direct name="signal_c0" input="mac_output.signal[0]" output="mac_out_shift.signa"/>
              <direct name="signal_c1" input="mac_output.signal[1]" output="mac_out_shift.signb"/>
              <direct name="signal_c2" input="mac_output.signal[2]" output="mac_out_shift.round"/>
              <direct name="signal_c3" input="mac_output.signal[3]" output="mac_out_shift.saturate"/>
              <direct name="signal_c4" input="mac_output.signal[4]" output="mac_out_shift.zeroacc"/>
              <direct name="signal_c5" input="mac_output.signal[5]" output="mac_out_shift.roundchainout"/>
              <direct name="signal_c6" input="mac_output.signal[6]" output="mac_out_shift.saturatechainout"/>
              <direct name="signal_c7" input="mac_output.signal[7]" output="mac_out_shift.zerochainout"/>
              <direct name="signal_c8" input="mac_output.signal[8]" output="mac_out_shift.zeroloopback"/>
              <direct name="signal_c9" input="mac_output.signal[9]" output="mac_out_shift.rotate"/>
              <direct name="signal_cA" input="mac_output.signal[10]" output="mac_out_shift.shiftright"/>
              <direct name="signal_cB" input="mac_output.signal[11]" output="mac_out_shift.devclrn"/>
              <direct name="signal_cC" input="mac_output.signal[12]" output="mac_out_shift.devpor"/>
              <direct name="signal_cD" input="mac_output.signal[16:13]" output="mac_out_shift.aclr"/>
              <direct name="signal_cE" input="mac_output.signal[20:17]" output="mac_out_shift.ena"/>
            </interconnect>
          </mode>

          <mode name="double">
            <pb_type name="mac_out_double" blif_model=".subckt stratixiv_mac_out.opmode{double}" num_pb="1">
              <input name="dataa" num_pins="36"/>
              <input name="datab" num_pins="36"/>
              <input name="datac" num_pins="36"/>
              <input name="datad" num_pins="36"/>

              <input name="signa" num_pins="1"/>
              <input name="signb" num_pins="1"/>
              <input name="chainin" num_pins="44"/>
              <input name="round" num_pins="1"/>
              <input name="saturate" num_pins="1"/>
              <input name="zeroacc" num_pins="1"/>
              <input name="roundchainout" num_pins="1"/>
              <input name="saturatechainout" num_pins="1"/>
              <input name="zerochainout" num_pins="1"/>
              <input name="zeroloopback" num_pins="1"/>
              <input name="rotate" num_pins="1"/>
              <input name="shiftright" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>
              <input name="aclr" num_pins="4"/>
              <input name="ena" num_pins="4"/>

              <input name="clk" num_pins="4"/>

              <output name="loopbackout" num_pins="18"/>
              <output name="dataout" num_pins="72"/>
              <output name="overflow" num_pins="1"/>
              <output name="saturatechainoutoverflow" num_pins="1"/>
              <output name="dftout" num_pins="1"/>
            </pb_type>

            <interconnect>
              <complete name="data_c1" input="mac_output.data" output="mac_out_double.dataa"/>
              <complete name="data_c2" input="mac_output.data" output="mac_out_double.datab"/>
              <complete name="data_c3" input="mac_output.data" output="mac_out_double.datac"/>
              <complete name="data_c4" input="mac_output.data" output="mac_out_double.datad"/>
              <complete name="data_c5" input="mac_output.chainin" output="mac_out_double.chainin"/>

              <complete name="out_c1" input="mac_out_double.loopbackout" output="mac_output.out"/>
              <complete name="out_c2" input="mac_out_double.dataout" output="mac_output.out"/>
              <complete name="out_c4" input="mac_out_double.overflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_double.saturatechainoutoverflow" output="mac_output.out"/>
              <complete name="out_c3" input="mac_out_double.dftout" output="mac_output.out"/>

              <direct name="clock_c1" input="mac_output.CLK" output="mac_out_double.clk"/>

              <direct name="signal_c0" input="mac_output.signal[0]" output="mac_out_double.signa"/>
              <direct name="signal_c1" input="mac_output.signal[1]" output="mac_out_double.signb"/>
              <direct name="signal_c2" input="mac_output.signal[2]" output="mac_out_double.round"/>
              <direct name="signal_c3" input="mac_output.signal[3]" output="mac_out_double.saturate"/>
              <direct name="signal_c4" input="mac_output.signal[4]" output="mac_out_double.zeroacc"/>
              <direct name="signal_c5" input="mac_output.signal[5]" output="mac_out_double.roundchainout"/>
              <direct name="signal_c6" input="mac_output.signal[6]" output="mac_out_double.saturatechainout"/>
              <direct name="signal_c7" input="mac_output.signal[7]" output="mac_out_double.zerochainout"/>
              <direct name="signal_c8" input="mac_output.signal[8]" output="mac_out_double.zeroloopback"/>
              <direct name="signal_c9" input="mac_output.signal[9]" output="mac_out_double.rotate"/>
              <direct name="signal_cA" input="mac_output.signal[10]" output="mac_out_double.shiftright"/>
              <direct name="signal_cB" input="mac_output.signal[11]" output="mac_out_double.devclrn"/>
              <direct name="signal_cC" input="mac_output.signal[12]" output="mac_out_double.devpor"/>
              <direct name="signal_cD" input="mac_output.signal[16:13]" output="mac_out_double.aclr"/>
              <direct name="signal_cE" input="mac_output.signal[20:17]" output="mac_out_double.ena"/>
            </interconnect>
          </mode>
        </pb_type>

        <interconnect>
          <complete name="data_c1" input="DSP.data[71:36]" output="mac_mult[3:0].dataa"/>
          <complete name="data_c2" input="DSP.data[35:0]" output="mac_mult[3:0].datab"/>
          
          <complete name="data_c3" input="DSP.data" output="mac_output.data"/>
          <complete name="interm_c2" input="mac_mult[3:0].dataout" output="mac_output.data"/>

          <complete name="out_c1" input="mac_mult[3:0].scanouta" output="DSP.out"/>
          <complete name="out_c2" input="mac_mult[3:0].dataout" output="DSP.out"/>
          <complete name="out_c3" input="mac_output.out" output="DSP.out"/>

          <complete name="clock_c1" input="DSP.CLK" output="mac_mult[3:0].clk"/>
          <complete name="clock_c2" input="DSP.CLK" output="mac_output.CLK"/>

          <complete name="mac_signal0" input="DSP.signal[0]" output="mac_mult[3:0].signa"/>
          <complete name="mac_signal1" input="DSP.signal[1]" output="mac_mult[3:0].signb"/>
          <complete name="mac_signal4" input="DSP.signal[11]" output="mac_mult[3:0].devclrn"/>
          <complete name="mac_signal5" input="DSP.signal[12]" output="mac_mult[3:0].devpor"/>
          <complete name="mac_signal2" input="DSP.signal[16:13]" output="mac_mult[3:0].aclr"/>
          <complete name="mac_signal3" input="DSP.signal[20:17]" output="mac_mult[3:0].ena"/>

          <direct name="chainin" input="DSP.chainin" output="mac_output.chainin"/>
          <direct name="outsignal" input="DSP.signal" output="mac_output.signal"/>

        </interconnect>
      </mode>

      <fc_in type="frac">1.0000</fc_in>
      <fc_out type="frac">1.0000</fc_out>
      <pinlocations pattern="spread"/>

      <gridlocations>
        <loc type="col" start="3" repeat="6" priority="3"/>
      </gridlocations>
    </pb_type>
    
    <pb_type name="memory">
      <input name="data" num_pins="80"/>
      <input name="dataa_addr" num_pins="14"/>
      <input name="datab_addr" num_pins="14"/>
      <input name="signal" num_pins="30"/>
      <input name ="CLK" num_pins="2"/>
      <output name="out" num_pins="80"/>

      <mode name="normal">

        <pb_type name="ram_block" blif_model=".subckt stratixiv_ram_block" num_pb="20">
            <input name="portaaddr" num_pins="14"/>
            <input name="portbaddr" num_pins="14"/>
          
            <input name="portbdatain" num_pins="16"/>
            <input name="portadatain" num_pins="16"/>
          
            <input name="clk0" num_pins="1"/>
            <input name="clk1" num_pins="1"/>
          
            <input name="clr0" num_pins="1"/>
            <input name="clr1" num_pins="1"/>
            <input name="ena0" num_pins="1"/>
            <input name="ena1" num_pins="1"/>
            <input name="ena2" num_pins="1"/>
            <input name="ena3" num_pins="1"/>
            <input name="portaaddrstall" num_pins="1"/>
            <input name="portabyteenamasks" num_pins="8"/>
            <input name="portare" num_pins="1"/>
            <input name="portawe" num_pins="1"/> 
            <input name="portbaddrstall" num_pins="1"/>
            <input name="portbbyteenamasks" num_pins="8"/>
            <input name="portbre" num_pins="1"/>
            <input name="portbwe" num_pins="1"/>
            <input name="devclrn" num_pins="1"/>
            <input name="devpor" num_pins="1"/>

            <output name="eccstatus" num_pins="3"/>
            <output name="portadataout" num_pins="16"/>
            <output name="portbdataout" num_pins="16"/>
            <output name="dftout" num_pins="9"/>
        </pb_type>

        <interconnect>
          <complete name="addr_c1" input="memory.dataa_addr" output="ram_block[19:0].portaaddr"/>
          <complete name="addr_c2" input="memory.datab_addr" output="ram_block[19:0].portbaddr"/>

          <complete name="data_c1" input="memory.data" output="ram_block[19:0].portadatain"/>
          <complete name="data_c2" input="memory.data" output="ram_block[19:0].portbdatain"/>

          <complete name="signal_c1" input="memory.signal" output="ram_block[19:0].clr0"/>
          <complete name="signal_c2" input="memory.signal" output="ram_block[19:0].clr1"/>
          <complete name="signal_c3" input="memory.signal" output="ram_block[19:0].ena0"/>
          <complete name="signal_c4" input="memory.signal" output="ram_block[19:0].ena1"/>
          <complete name="signal_c5" input="memory.signal" output="ram_block[19:0].ena2"/>
          <complete name="signal_c6" input="memory.signal" output="ram_block[19:0].ena3"/>
          <complete name="signal_c7" input="memory.signal" output="ram_block[19:0].portaaddrstall"/>
          <complete name="signal_c2" input="memory.signal" output="ram_block[19:0].portabyteenamasks"/>
          <complete name="signal_c2" input="memory.signal" output="ram_block[19:0].portare"/>
          <complete name="signal_c2" input="memory.signal" output="ram_block[19:0].portawe"/>
          <complete name="signal_c2" input="memory.signal" output="ram_block[19:0].portbaddrstall"/>
          <complete name="signal_c3" input="memory.signal" output="ram_block[19:0].portbbyteenamasks"/>
          <complete name="signal_c4" input="memory.signal" output="ram_block[19:0].portbre"/>
          <complete name="signal_c4" input="memory.signal" output="ram_block[19:0].portbwe"/>
          <complete name="signal_c8" input="memory.signal" output="ram_block[19:0].devclrn"/>
          <complete name="signal_c9" input="memory.signal" output="ram_block[19:0].devpor"/>

          <complete name="out_c1" input="ram_block[19:0].eccstatus" output="memory.out"/>
          <complete name="out_c2" input="ram_block[19:0].portadataout" output="memory.out"/>
          <complete name="out_c3" input="ram_block[19:0].portbdataout" output="memory.out"/>
          <complete name="out_c4" input="ram_block[19:0].dftout" output="memory.out"/>

          <complete name="clock_c1" input="memory.CLK" output="ram_block[19:0].clk0"/>
          <complete name="clock_c2" input="memory.CLK" output="ram_block[19:0].clk1"/>
        </interconnect>
      </mode>
        
      <mode name="single_port">

          <pb_type name="ram_block_single_port" blif_model=".subckt stratixiv_ram_block.opmode{single_port}" num_pb="20">
            <input name="portaaddr" num_pins="14"/>
            <input name="portbaddr" num_pins="14"/>

            <input name="portbdatain" num_pins="1"/>
            <input name="portadatain" num_pins="1"/>

            <input name="clk0" num_pins="1"/>
            <input name="clk1" num_pins="1"/>

            <input name="clr0" num_pins="1"/>
            <input name="clr1" num_pins="1"/>
            <input name="ena0" num_pins="1"/>
            <input name="ena1" num_pins="1"/>
            <input name="ena2" num_pins="1"/>
            <input name="ena3" num_pins="1"/>
            <input name="portaaddrstall" num_pins="1"/>
            <input name="portabyteenamasks" num_pins="8"/>
            <input name="portare" num_pins="1"/>
            <input name="portawe" num_pins="1"/>
            <input name="portbaddrstall" num_pins="1"/>
            <input name="portbbyteenamasks" num_pins="8"/>
            <input name="portbre" num_pins="1"/>
            <input name="portbwe" num_pins="1"/>
            <input name="devclrn" num_pins="1"/>
            <input name="devpor" num_pins="1"/>

            <output name="eccstatus" num_pins="3"/>
            <output name="portadataout" num_pins="1"/>
            <output name="portbdataout" num_pins="1"/>
            <output name="dftout" num_pins="9"/>
          </pb_type>

          <interconnect>
            <complete name="addr_c1" input="memory.dataa_addr" output="ram_block_single_port[19:0].portaaddr"/>
            <complete name="addr_c2" input="memory.datab_addr" output="ram_block_single_port[19:0].portbaddr"/>

            <complete name="data_c1" input="memory.data" output="ram_block_single_port[19:0].portadatain"/>
            <complete name="data_c2" input="memory.data" output="ram_block_single_port[19:0].portbdatain"/>

            <complete name="signal_c1" input="memory.signal" output="ram_block_single_port[19:0].clr0"/>
            <complete name="signal_c2" input="memory.signal" output="ram_block_single_port[19:0].clr1"/>
            <complete name="signal_c3" input="memory.signal" output="ram_block_single_port[19:0].ena0"/>
            <complete name="signal_c4" input="memory.signal" output="ram_block_single_port[19:0].ena1"/>
            <complete name="signal_c5" input="memory.signal" output="ram_block_single_port[19:0].ena2"/>
            <complete name="signal_c6" input="memory.signal" output="ram_block_single_port[19:0].ena3"/>
            <complete name="signal_c7" input="memory.signal" output="ram_block_single_port[19:0].portaaddrstall"/>
            <complete name="signal_c2" input="memory.signal" output="ram_block_single_port[19:0].portabyteenamasks"/>
            <complete name="signal_c2" input="memory.signal" output="ram_block_single_port[19:0].portare"/>
            <complete name="signal_c2" input="memory.signal" output="ram_block_single_port[19:0].portawe"/>
            <complete name="signal_c2" input="memory.signal" output="ram_block_single_port[19:0].portbaddrstall"/>
            <complete name="signal_c3" input="memory.signal" output="ram_block_single_port[19:0].portbbyteenamasks"/>
            <complete name="signal_c4" input="memory.signal" output="ram_block_single_port[19:0].portbre"/>
            <complete name="signal_c4" input="memory.signal" output="ram_block_single_port[19:0].portbwe"/>
            <complete name="signal_c8" input="memory.signal" output="ram_block_single_port[19:0].devclrn"/>
            <complete name="signal_c9" input="memory.signal" output="ram_block_single_port[19:0].devpor"/>

            <complete name="out_c1" input="ram_block_single_port[19:0].eccstatus" output="memory.out"/>
            <complete name="out_c2" input="ram_block_single_port[19:0].portadataout" output="memory.out"/>
            <complete name="out_c3" input="ram_block_single_port[19:0].portbdataout" output="memory.out"/>
            <complete name="out_c4" input="ram_block_single_port[19:0].dftout" output="memory.out"/>

            <complete name="clock_c1" input="memory.CLK" output="ram_block_single_port[19:0].clk0"/>
            <complete name="clock_c2" input="memory.CLK" output="ram_block_single_port[19:0].clk1"/>
          </interconnect>
        </mode>

      <mode name="dual_port">

         <pb_type name="ram_block_dual_port" blif_model=".subckt stratixiv_ram_block.opmode{dual_port}" num_pb="20">
              <input name="portaaddr" num_pins="14"/>
              <input name="portbaddr" num_pins="14"/>

              <input name="portbdatain" num_pins="16"/>
              <input name="portadatain" num_pins="16"/>

              <input name="clk0" num_pins="1"/>
              <input name="clk1" num_pins="1"/>

              <input name="clr0" num_pins="1"/>
              <input name="clr1" num_pins="1"/>
              <input name="ena0" num_pins="1"/>
              <input name="ena1" num_pins="1"/>
              <input name="ena2" num_pins="1"/>
              <input name="ena3" num_pins="1"/>
              <input name="portaaddrstall" num_pins="1"/>
              <input name="portabyteenamasks" num_pins="8"/>
              <input name="portare" num_pins="1"/>
              <input name="portawe" num_pins="1"/>
              <input name="portbaddrstall" num_pins="1"/>
              <input name="portbbyteenamasks" num_pins="8"/>
              <input name="portbre" num_pins="1"/>
              <input name="portbwe" num_pins="1"/>
              <input name="devclrn" num_pins="1"/>
              <input name="devpor" num_pins="1"/>

              <output name="eccstatus" num_pins="3"/>
              <output name="portadataout" num_pins="16"/>
              <output name="portbdataout" num_pins="16"/>
              <output name="dftout" num_pins="9"/>
            </pb_type>

            <interconnect>
              <complete name="addr_c1" input="memory.dataa_addr" output="ram_block_dual_port[19:0].portaaddr"/>
              <complete name="addr_c2" input="memory.datab_addr" output="ram_block_dual_port[19:0].portbaddr"/>

              <complete name="data_c1" input="memory.data" output="ram_block_dual_port[19:0].portadatain"/>
              <complete name="data_c2" input="memory.data" output="ram_block_dual_port[19:0].portbdatain"/>

              <complete name="signal_c1" input="memory.signal" output="ram_block_dual_port[19:0].clr0"/>
              <complete name="signal_c2" input="memory.signal" output="ram_block_dual_port[19:0].clr1"/>
              <complete name="signal_c3" input="memory.signal" output="ram_block_dual_port[19:0].ena0"/>
              <complete name="signal_c4" input="memory.signal" output="ram_block_dual_port[19:0].ena1"/>
              <complete name="signal_c5" input="memory.signal" output="ram_block_dual_port[19:0].ena2"/>
              <complete name="signal_c6" input="memory.signal" output="ram_block_dual_port[19:0].ena3"/>
              <complete name="signal_c7" input="memory.signal" output="ram_block_dual_port[19:0].portaaddrstall"/>
              <complete name="signal_c2" input="memory.signal" output="ram_block_dual_port[19:0].portabyteenamasks"/>
              <complete name="signal_c2" input="memory.signal" output="ram_block_dual_port[19:0].portare"/>
              <complete name="signal_c2" input="memory.signal" output="ram_block_dual_port[19:0].portawe"/>
              <complete name="signal_c2" input="memory.signal" output="ram_block_dual_port[19:0].portbaddrstall"/>
              <complete name="signal_c3" input="memory.signal" output="ram_block_dual_port[19:0].portbbyteenamasks"/>
              <complete name="signal_c4" input="memory.signal" output="ram_block_dual_port[19:0].portbre"/>
              <complete name="signal_c4" input="memory.signal" output="ram_block_dual_port[19:0].portbwe"/>
              <complete name="signal_c8" input="memory.signal" output="ram_block_dual_port[19:0].devclrn"/>
              <complete name="signal_c9" input="memory.signal" output="ram_block_dual_port[19:0].devpor"/>

              <complete name="out_c1" input="ram_block_dual_port[19:0].eccstatus" output="memory.out"/>
              <complete name="out_c2" input="ram_block_dual_port[19:0].portadataout" output="memory.out"/>
              <complete name="out_c3" input="ram_block_dual_port[19:0].portbdataout" output="memory.out"/>
              <complete name="out_c4" input="ram_block_dual_port[19:0].dftout" output="memory.out"/>

              <complete name="clock_c1" input="memory.CLK" output="ram_block_dual_port[19:0].clk0"/>
              <complete name="clock_c2" input="memory.CLK" output="ram_block_dual_port[19:0].clk1"/>
            </interconnect>
          </mode>

      <mode name="bidir_dual_port">

      <pb_type name="ram_block_bidir_dual_port" blif_model=".subckt stratixiv_ram_block.opmode{bidir_dual_port}" num_pb="20">
        <input name="portaaddr" num_pins="14"/>
        <input name="portbaddr" num_pins="14"/>

        <input name="portbdatain" num_pins="16"/>
        <input name="portadatain" num_pins="16"/>

        <input name="clk0" num_pins="1"/>
        <input name="clk1" num_pins="1"/>

        <input name="clr0" num_pins="1"/>
        <input name="clr1" num_pins="1"/>
        <input name="ena0" num_pins="1"/>
        <input name="ena1" num_pins="1"/>
        <input name="ena2" num_pins="1"/>
        <input name="ena3" num_pins="1"/>
        <input name="portaaddrstall" num_pins="1"/>
        <input name="portabyteenamasks" num_pins="8"/>
        <input name="portare" num_pins="1"/>
        <input name="portawe" num_pins="1"/>
        <input name="portbaddrstall" num_pins="1"/>
        <input name="portbbyteenamasks" num_pins="8"/>
        <input name="portbre" num_pins="1"/>
        <input name="portbwe" num_pins="1"/>
        <input name="devclrn" num_pins="1"/>
        <input name="devpor" num_pins="1"/>

        <output name="eccstatus" num_pins="3"/>
        <output name="portadataout" num_pins="16"/>
        <output name="portbdataout" num_pins="16"/>
        <output name="dftout" num_pins="9"/>
      </pb_type>

      <interconnect>
        <complete name="addr_c1" input="memory.dataa_addr" output="ram_block_bidir_dual_port[19:0].portaaddr"/>
        <complete name="addr_c2" input="memory.datab_addr" output="ram_block_bidir_dual_port[19:0].portbaddr"/>

        <complete name="data_c1" input="memory.data" output="ram_block_bidir_dual_port[19:0].portadatain"/>
        <complete name="data_c2" input="memory.data" output="ram_block_bidir_dual_port[19:0].portbdatain"/>

        <complete name="signal_c1" input="memory.signal" output="ram_block_bidir_dual_port[19:0].clr0"/>
        <complete name="signal_c2" input="memory.signal" output="ram_block_bidir_dual_port[19:0].clr1"/>
        <complete name="signal_c3" input="memory.signal" output="ram_block_bidir_dual_port[19:0].ena0"/>
        <complete name="signal_c4" input="memory.signal" output="ram_block_bidir_dual_port[19:0].ena1"/>
        <complete name="signal_c5" input="memory.signal" output="ram_block_bidir_dual_port[19:0].ena2"/>
        <complete name="signal_c6" input="memory.signal" output="ram_block_bidir_dual_port[19:0].ena3"/>
        <complete name="signal_c7" input="memory.signal" output="ram_block_bidir_dual_port[19:0].portaaddrstall"/>
        <complete name="signal_c2" input="memory.signal" output="ram_block_bidir_dual_port[19:0].portabyteenamasks"/>
        <complete name="signal_c2" input="memory.signal" output="ram_block_bidir_dual_port[19:0].portare"/>
        <complete name="signal_c2" input="memory.signal" output="ram_block_bidir_dual_port[19:0].portawe"/>
        <complete name="signal_c2" input="memory.signal" output="ram_block_bidir_dual_port[19:0].portbaddrstall"/>
        <complete name="signal_c3" input="memory.signal" output="ram_block_bidir_dual_port[19:0].portbbyteenamasks"/>
        <complete name="signal_c4" input="memory.signal" output="ram_block_bidir_dual_port[19:0].portbre"/>
        <complete name="signal_c4" input="memory.signal" output="ram_block_bidir_dual_port[19:0].portbwe"/>
        <complete name="signal_c8" input="memory.signal" output="ram_block_bidir_dual_port[19:0].devclrn"/>
        <complete name="signal_c9" input="memory.signal" output="ram_block_bidir_dual_port[19:0].devpor"/>

        <complete name="out_c1" input="ram_block_bidir_dual_port[19:0].eccstatus" output="memory.out"/>
        <complete name="out_c2" input="ram_block_bidir_dual_port[19:0].portadataout" output="memory.out"/>
        <complete name="out_c3" input="ram_block_bidir_dual_port[19:0].portbdataout" output="memory.out"/>
        <complete name="out_c4" input="ram_block_bidir_dual_port[19:0].dftout" output="memory.out"/>

        <complete name="clock_c1" input="memory.CLK" output="ram_block_bidir_dual_port[19:0].clk0"/>
        <complete name="clock_c2" input="memory.CLK" output="ram_block_bidir_dual_port[19:0].clk1"/>
      </interconnect>
    </mode>

      <mode name="rom">

        <pb_type name="ram_block_rom" blif_model=".subckt stratixiv_ram_block.opmode{rom}" num_pb="20">
          <input name="portaaddr" num_pins="14"/>
          <input name="portbaddr" num_pins="14"/>

          <input name="portbdatain" num_pins="16"/>
          <input name="portadatain" num_pins="16"/>

          <input name="clk0" num_pins="1"/>
          <input name="clk1" num_pins="1"/>

          <input name="clr0" num_pins="1"/>
          <input name="clr1" num_pins="1"/>
          <input name="ena0" num_pins="1"/>
          <input name="ena1" num_pins="1"/>
          <input name="ena2" num_pins="1"/>
          <input name="ena3" num_pins="1"/>
          <input name="portaaddrstall" num_pins="1"/>
          <input name="portabyteenamasks" num_pins="8"/>
          <input name="portare" num_pins="1"/>
          <input name="portawe" num_pins="1"/>
          <input name="portbaddrstall" num_pins="1"/>
          <input name="portbbyteenamasks" num_pins="8"/>
          <input name="portbre" num_pins="1"/>
          <input name="portbwe" num_pins="1"/>
          <input name="devclrn" num_pins="1"/>
          <input name="devpor" num_pins="1"/>

          <output name="eccstatus" num_pins="3"/>
          <output name="portadataout" num_pins="16"/>
          <output name="portbdataout" num_pins="16"/>
          <output name="dftout" num_pins="9"/>
        </pb_type>

        <interconnect>
          <complete name="addr_c1" input="memory.dataa_addr" output="ram_block_rom[19:0].portaaddr"/>
          <complete name="addr_c2" input="memory.datab_addr" output="ram_block_rom[19:0].portbaddr"/>

          <complete name="data_c1" input="memory.data" output="ram_block_rom[19:0].portadatain"/>
          <complete name="data_c2" input="memory.data" output="ram_block_rom[19:0].portbdatain"/>

          <complete name="signal_c1" input="memory.signal" output="ram_block_rom[19:0].clr0"/>
          <complete name="signal_c2" input="memory.signal" output="ram_block_rom[19:0].clr1"/>
          <complete name="signal_c3" input="memory.signal" output="ram_block_rom[19:0].ena0"/>
          <complete name="signal_c4" input="memory.signal" output="ram_block_rom[19:0].ena1"/>
          <complete name="signal_c5" input="memory.signal" output="ram_block_rom[19:0].ena2"/>
          <complete name="signal_c6" input="memory.signal" output="ram_block_rom[19:0].ena3"/>
          <complete name="signal_c7" input="memory.signal" output="ram_block_rom[19:0].portaaddrstall"/>
          <complete name="signal_c2" input="memory.signal" output="ram_block_rom[19:0].portabyteenamasks"/>
          <complete name="signal_c2" input="memory.signal" output="ram_block_rom[19:0].portare"/>
          <complete name="signal_c2" input="memory.signal" output="ram_block_rom[19:0].portawe"/>
          <complete name="signal_c2" input="memory.signal" output="ram_block_rom[19:0].portbaddrstall"/>
          <complete name="signal_c3" input="memory.signal" output="ram_block_rom[19:0].portbbyteenamasks"/>
          <complete name="signal_c4" input="memory.signal" output="ram_block_rom[19:0].portbre"/>
          <complete name="signal_c4" input="memory.signal" output="ram_block_rom[19:0].portbwe"/>
          <complete name="signal_c8" input="memory.signal" output="ram_block_rom[19:0].devclrn"/>
          <complete name="signal_c9" input="memory.signal" output="ram_block_rom[19:0].devpor"/>

          <complete name="out_c1" input="ram_block_rom[19:0].eccstatus" output="memory.out"/>
          <complete name="out_c2" input="ram_block_rom[19:0].portadataout" output="memory.out"/>
          <complete name="out_c3" input="ram_block_rom[19:0].portbdataout" output="memory.out"/>
          <complete name="out_c4" input="ram_block_rom[19:0].dftout" output="memory.out"/>

          <complete name="clock_c1" input="memory.CLK" output="ram_block_rom[19:0].clk0"/>
          <complete name="clock_c2" input="memory.CLK" output="ram_block_rom[19:0].clk1"/>
        </interconnect>
      </mode>
      
      <fc_in type="frac">1.0</fc_in>
      <fc_out type="frac">1.0</fc_out>
      <pinlocations pattern="spread"/>

      <gridlocations>
        <loc type="col" start="6" repeat="6" priority="3"/>
      </gridlocations>
    </pb_type>

  </complexblocklist>
</architecture>
