.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* UART_RXInternalInterrupt */
.set UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RXInternalInterrupt__INTC_MASK, 0x08
.set UART_RXInternalInterrupt__INTC_NUMBER, 3
.set UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CapSense_CompCH0_ctComp */
.set CapSense_CompCH0_ctComp__CLK, CYREG_CMP3_CLK
.set CapSense_CompCH0_ctComp__CMP_MASK, 0x08
.set CapSense_CompCH0_ctComp__CMP_NUMBER, 3
.set CapSense_CompCH0_ctComp__CR, CYREG_CMP3_CR
.set CapSense_CompCH0_ctComp__LUT__CR, CYREG_LUT3_CR
.set CapSense_CompCH0_ctComp__LUT__MSK, CYREG_LUT_MSK
.set CapSense_CompCH0_ctComp__LUT__MSK_MASK, 0x08
.set CapSense_CompCH0_ctComp__LUT__MSK_SHIFT, 3
.set CapSense_CompCH0_ctComp__LUT__MX, CYREG_LUT3_MX
.set CapSense_CompCH0_ctComp__LUT__SR, CYREG_LUT_SR
.set CapSense_CompCH0_ctComp__LUT__SR_MASK, 0x08
.set CapSense_CompCH0_ctComp__LUT__SR_SHIFT, 3
.set CapSense_CompCH0_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set CapSense_CompCH0_ctComp__PM_ACT_MSK, 0x08
.set CapSense_CompCH0_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set CapSense_CompCH0_ctComp__PM_STBY_MSK, 0x08
.set CapSense_CompCH0_ctComp__SW0, CYREG_CMP3_SW0
.set CapSense_CompCH0_ctComp__SW2, CYREG_CMP3_SW2
.set CapSense_CompCH0_ctComp__SW3, CYREG_CMP3_SW3
.set CapSense_CompCH0_ctComp__SW4, CYREG_CMP3_SW4
.set CapSense_CompCH0_ctComp__SW6, CYREG_CMP3_SW6
.set CapSense_CompCH0_ctComp__TR0, CYREG_CMP3_TR0
.set CapSense_CompCH0_ctComp__TR1, CYREG_CMP3_TR1
.set CapSense_CompCH0_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP3_TR0
.set CapSense_CompCH0_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
.set CapSense_CompCH0_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP3_TR1
.set CapSense_CompCH0_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
.set CapSense_CompCH0_ctComp__WRK, CYREG_CMP_WRK
.set CapSense_CompCH0_ctComp__WRK_MASK, 0x08
.set CapSense_CompCH0_ctComp__WRK_SHIFT, 3

/* CapSense_IdacCH0_viDAC8 */
.set CapSense_IdacCH0_viDAC8__CR0, CYREG_DAC3_CR0
.set CapSense_IdacCH0_viDAC8__CR1, CYREG_DAC3_CR1
.set CapSense_IdacCH0_viDAC8__D, CYREG_DAC3_D
.set CapSense_IdacCH0_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set CapSense_IdacCH0_viDAC8__PM_ACT_MSK, 0x08
.set CapSense_IdacCH0_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set CapSense_IdacCH0_viDAC8__PM_STBY_MSK, 0x08
.set CapSense_IdacCH0_viDAC8__STROBE, CYREG_DAC3_STROBE
.set CapSense_IdacCH0_viDAC8__SW0, CYREG_DAC3_SW0
.set CapSense_IdacCH0_viDAC8__SW2, CYREG_DAC3_SW2
.set CapSense_IdacCH0_viDAC8__SW3, CYREG_DAC3_SW3
.set CapSense_IdacCH0_viDAC8__SW4, CYREG_DAC3_SW4
.set CapSense_IdacCH0_viDAC8__TR, CYREG_DAC3_TR
.set CapSense_IdacCH0_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set CapSense_IdacCH0_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set CapSense_IdacCH0_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set CapSense_IdacCH0_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set CapSense_IdacCH0_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set CapSense_IdacCH0_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set CapSense_IdacCH0_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set CapSense_IdacCH0_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set CapSense_IdacCH0_viDAC8__TST, CYREG_DAC3_TST

/* CapSense_MeasureCH0 */
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_REG, CYREG_B1_UDB09_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__A1_REG, CYREG_B1_UDB09_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_REG, CYREG_B1_UDB09_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__D1_REG, CYREG_B1_UDB09_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_REG, CYREG_B1_UDB09_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__F1_REG, CYREG_B1_UDB09_F1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_REG, CYREG_B0_UDB11_A0
.set CapSense_MeasureCH0_UDB_Window_u0__A1_REG, CYREG_B0_UDB11_A1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_REG, CYREG_B0_UDB11_D0
.set CapSense_MeasureCH0_UDB_Window_u0__D1_REG, CYREG_B0_UDB11_D1
.set CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set CapSense_MeasureCH0_UDB_Window_u0__F0_REG, CYREG_B0_UDB11_F0
.set CapSense_MeasureCH0_UDB_Window_u0__F1_REG, CYREG_B0_UDB11_F1

/* CapSense_ClockGen */
.set CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_REG, CYREG_B0_UDB15_CTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_REG, CYREG_B0_UDB15_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PERIOD_REG, CYREG_B0_UDB15_MSK
.set CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK, 0x01
.set CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS, 0
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK, 0x02
.set CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS, 1
.set CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK, 0x04
.set CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS, 2
.set CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK, 0x10
.set CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS, 4
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG, CYREG_B0_UDB14_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__MASK, 0x17
.set CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG, CYREG_B0_UDB12_A0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG, CYREG_B0_UDB12_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG, CYREG_B0_UDB12_D0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG, CYREG_B0_UDB12_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG, CYREG_B0_UDB12_F0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG, CYREG_B0_UDB12_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set CapSense_ClockGen_sC16_PRSdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set CapSense_ClockGen_sC16_PRSdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set CapSense_ClockGen_sC16_PRSdp_u1__F1_REG, CYREG_B0_UDB15_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL

/* CapSense_CmodCH0 */
.set CapSense_CmodCH0__0__MASK, 0x20
.set CapSense_CmodCH0__0__PC, CYREG_IO_PC_PRT15_PC5
.set CapSense_CmodCH0__0__PORT, 15
.set CapSense_CmodCH0__0__SHIFT, 5
.set CapSense_CmodCH0__AG, CYREG_PRT15_AG
.set CapSense_CmodCH0__AMUX, CYREG_PRT15_AMUX
.set CapSense_CmodCH0__BIE, CYREG_PRT15_BIE
.set CapSense_CmodCH0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CapSense_CmodCH0__BYP, CYREG_PRT15_BYP
.set CapSense_CmodCH0__CTL, CYREG_PRT15_CTL
.set CapSense_CmodCH0__Cmod_CH0__MASK, 0x20
.set CapSense_CmodCH0__Cmod_CH0__PC, CYREG_IO_PC_PRT15_PC5
.set CapSense_CmodCH0__Cmod_CH0__PORT, 15
.set CapSense_CmodCH0__Cmod_CH0__SHIFT, 5
.set CapSense_CmodCH0__DM0, CYREG_PRT15_DM0
.set CapSense_CmodCH0__DM1, CYREG_PRT15_DM1
.set CapSense_CmodCH0__DM2, CYREG_PRT15_DM2
.set CapSense_CmodCH0__DR, CYREG_PRT15_DR
.set CapSense_CmodCH0__INP_DIS, CYREG_PRT15_INP_DIS
.set CapSense_CmodCH0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CapSense_CmodCH0__LCD_EN, CYREG_PRT15_LCD_EN
.set CapSense_CmodCH0__MASK, 0x20
.set CapSense_CmodCH0__PORT, 15
.set CapSense_CmodCH0__PRT, CYREG_PRT15_PRT
.set CapSense_CmodCH0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CapSense_CmodCH0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CapSense_CmodCH0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CapSense_CmodCH0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CapSense_CmodCH0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CapSense_CmodCH0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CapSense_CmodCH0__PS, CYREG_PRT15_PS
.set CapSense_CmodCH0__SHIFT, 5
.set CapSense_CmodCH0__SLW, CYREG_PRT15_SLW

/* CapSense_PortCH0 */
.set CapSense_PortCH0__0__MASK, 0x20
.set CapSense_PortCH0__0__PC, CYREG_PRT5_PC5
.set CapSense_PortCH0__0__PORT, 5
.set CapSense_PortCH0__0__SHIFT, 5
.set CapSense_PortCH0__1__MASK, 0x40
.set CapSense_PortCH0__1__PC, CYREG_PRT5_PC6
.set CapSense_PortCH0__1__PORT, 5
.set CapSense_PortCH0__1__SHIFT, 6
.set CapSense_PortCH0__2__MASK, 0x01
.set CapSense_PortCH0__2__PC, CYREG_PRT5_PC0
.set CapSense_PortCH0__2__PORT, 5
.set CapSense_PortCH0__2__SHIFT, 0
.set CapSense_PortCH0__3__MASK, 0x02
.set CapSense_PortCH0__3__PC, CYREG_PRT5_PC1
.set CapSense_PortCH0__3__PORT, 5
.set CapSense_PortCH0__3__SHIFT, 1
.set CapSense_PortCH0__4__MASK, 0x04
.set CapSense_PortCH0__4__PC, CYREG_PRT5_PC2
.set CapSense_PortCH0__4__PORT, 5
.set CapSense_PortCH0__4__SHIFT, 2
.set CapSense_PortCH0__5__MASK, 0x08
.set CapSense_PortCH0__5__PC, CYREG_PRT5_PC3
.set CapSense_PortCH0__5__PORT, 5
.set CapSense_PortCH0__5__SHIFT, 3
.set CapSense_PortCH0__6__MASK, 0x10
.set CapSense_PortCH0__6__PC, CYREG_PRT5_PC4
.set CapSense_PortCH0__6__PORT, 5
.set CapSense_PortCH0__6__SHIFT, 4
.set CapSense_PortCH0__AG, CYREG_PRT5_AG
.set CapSense_PortCH0__AMUX, CYREG_PRT5_AMUX
.set CapSense_PortCH0__BIE, CYREG_PRT5_BIE
.set CapSense_PortCH0__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CapSense_PortCH0__BYP, CYREG_PRT5_BYP
.set CapSense_PortCH0__Button0__BTN__MASK, 0x20
.set CapSense_PortCH0__Button0__BTN__PC, CYREG_PRT5_PC5
.set CapSense_PortCH0__Button0__BTN__PORT, 5
.set CapSense_PortCH0__Button0__BTN__SHIFT, 5
.set CapSense_PortCH0__Button1__BTN__MASK, 0x40
.set CapSense_PortCH0__Button1__BTN__PC, CYREG_PRT5_PC6
.set CapSense_PortCH0__Button1__BTN__PORT, 5
.set CapSense_PortCH0__Button1__BTN__SHIFT, 6
.set CapSense_PortCH0__CTL, CYREG_PRT5_CTL
.set CapSense_PortCH0__DM0, CYREG_PRT5_DM0
.set CapSense_PortCH0__DM1, CYREG_PRT5_DM1
.set CapSense_PortCH0__DM2, CYREG_PRT5_DM2
.set CapSense_PortCH0__DR, CYREG_PRT5_DR
.set CapSense_PortCH0__INP_DIS, CYREG_PRT5_INP_DIS
.set CapSense_PortCH0__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CapSense_PortCH0__LCD_EN, CYREG_PRT5_LCD_EN
.set CapSense_PortCH0__LinearSlider0_e0__LS__MASK, 0x01
.set CapSense_PortCH0__LinearSlider0_e0__LS__PC, CYREG_PRT5_PC0
.set CapSense_PortCH0__LinearSlider0_e0__LS__PORT, 5
.set CapSense_PortCH0__LinearSlider0_e0__LS__SHIFT, 0
.set CapSense_PortCH0__LinearSlider0_e1__LS__MASK, 0x02
.set CapSense_PortCH0__LinearSlider0_e1__LS__PC, CYREG_PRT5_PC1
.set CapSense_PortCH0__LinearSlider0_e1__LS__PORT, 5
.set CapSense_PortCH0__LinearSlider0_e1__LS__SHIFT, 1
.set CapSense_PortCH0__LinearSlider0_e2__LS__MASK, 0x04
.set CapSense_PortCH0__LinearSlider0_e2__LS__PC, CYREG_PRT5_PC2
.set CapSense_PortCH0__LinearSlider0_e2__LS__PORT, 5
.set CapSense_PortCH0__LinearSlider0_e2__LS__SHIFT, 2
.set CapSense_PortCH0__LinearSlider0_e3__LS__MASK, 0x08
.set CapSense_PortCH0__LinearSlider0_e3__LS__PC, CYREG_PRT5_PC3
.set CapSense_PortCH0__LinearSlider0_e3__LS__PORT, 5
.set CapSense_PortCH0__LinearSlider0_e3__LS__SHIFT, 3
.set CapSense_PortCH0__LinearSlider0_e4__LS__MASK, 0x10
.set CapSense_PortCH0__LinearSlider0_e4__LS__PC, CYREG_PRT5_PC4
.set CapSense_PortCH0__LinearSlider0_e4__LS__PORT, 5
.set CapSense_PortCH0__LinearSlider0_e4__LS__SHIFT, 4
.set CapSense_PortCH0__PORT, 5
.set CapSense_PortCH0__PRT, CYREG_PRT5_PRT
.set CapSense_PortCH0__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CapSense_PortCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CapSense_PortCH0__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CapSense_PortCH0__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CapSense_PortCH0__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CapSense_PortCH0__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CapSense_PortCH0__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CapSense_PortCH0__PS, CYREG_PRT5_PS
.set CapSense_PortCH0__SLW, CYREG_PRT5_SLW

/* CapSense_BufCH0 */
.set CapSense_BufCH0__CFG0, CYREG_CAPSR_CFG0
.set CapSense_BufCH0__CFG1, CYREG_CAPSR_CFG1
.set CapSense_BufCH0__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set CapSense_BufCH0__PM_ACT_MSK, 0x20
.set CapSense_BufCH0__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set CapSense_BufCH0__PM_STBY_MSK, 0x20

/* CapSense_IsrCH0 */
.set CapSense_IsrCH0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CapSense_IsrCH0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CapSense_IsrCH0__INTC_MASK, 0x04
.set CapSense_IsrCH0__INTC_NUMBER, 2
.set CapSense_IsrCH0__INTC_PRIOR_NUM, 7
.set CapSense_IsrCH0__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set CapSense_IsrCH0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CapSense_IsrCH0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Timer_TimerHW */
.set Timer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_TimerHW__PM_ACT_MSK, 0x01
.set Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_TimerHW__PM_STBY_MSK, 0x01
.set Timer_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_TimerHW__SR0, CYREG_TMR0_SR0

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x00
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x01
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x01

/* LCD_LCDPort */
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB13_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB13_ST
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB13_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB13_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB13_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB13_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB13_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB13_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB09_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB09_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB09_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB09_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB09_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB09_F1

/* Selector */
.set Selector__0__MASK, 0x02
.set Selector__0__PC, CYREG_PRT6_PC1
.set Selector__0__PORT, 6
.set Selector__0__SHIFT, 1
.set Selector__AG, CYREG_PRT6_AG
.set Selector__AMUX, CYREG_PRT6_AMUX
.set Selector__BIE, CYREG_PRT6_BIE
.set Selector__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Selector__BYP, CYREG_PRT6_BYP
.set Selector__CTL, CYREG_PRT6_CTL
.set Selector__DM0, CYREG_PRT6_DM0
.set Selector__DM1, CYREG_PRT6_DM1
.set Selector__DM2, CYREG_PRT6_DM2
.set Selector__DR, CYREG_PRT6_DR
.set Selector__INP_DIS, CYREG_PRT6_INP_DIS
.set Selector__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Selector__LCD_EN, CYREG_PRT6_LCD_EN
.set Selector__MASK, 0x02
.set Selector__PORT, 6
.set Selector__PRT, CYREG_PRT6_PRT
.set Selector__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Selector__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Selector__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Selector__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Selector__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Selector__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Selector__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Selector__PS, CYREG_PRT6_PS
.set Selector__SHIFT, 1
.set Selector__SLW, CYREG_PRT6_SLW

/* Shifter */
.set Shifter__0__MASK, 0x08
.set Shifter__0__PC, CYREG_PRT4_PC3
.set Shifter__0__PORT, 4
.set Shifter__0__SHIFT, 3
.set Shifter__AG, CYREG_PRT4_AG
.set Shifter__AMUX, CYREG_PRT4_AMUX
.set Shifter__BIE, CYREG_PRT4_BIE
.set Shifter__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Shifter__BYP, CYREG_PRT4_BYP
.set Shifter__CTL, CYREG_PRT4_CTL
.set Shifter__DM0, CYREG_PRT4_DM0
.set Shifter__DM1, CYREG_PRT4_DM1
.set Shifter__DM2, CYREG_PRT4_DM2
.set Shifter__DR, CYREG_PRT4_DR
.set Shifter__INP_DIS, CYREG_PRT4_INP_DIS
.set Shifter__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Shifter__LCD_EN, CYREG_PRT4_LCD_EN
.set Shifter__MASK, 0x08
.set Shifter__PORT, 4
.set Shifter__PRT, CYREG_PRT4_PRT
.set Shifter__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Shifter__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Shifter__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Shifter__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Shifter__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Shifter__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Shifter__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Shifter__PS, CYREG_PRT4_PS
.set Shifter__SHIFT, 3
.set Shifter__SLW, CYREG_PRT4_SLW

/* Colors */
.set Colors__0__MASK, 0x10
.set Colors__0__PC, CYREG_PRT4_PC4
.set Colors__0__PORT, 4
.set Colors__0__SHIFT, 4
.set Colors__AG, CYREG_PRT4_AG
.set Colors__AMUX, CYREG_PRT4_AMUX
.set Colors__BIE, CYREG_PRT4_BIE
.set Colors__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Colors__BYP, CYREG_PRT4_BYP
.set Colors__CTL, CYREG_PRT4_CTL
.set Colors__DM0, CYREG_PRT4_DM0
.set Colors__DM1, CYREG_PRT4_DM1
.set Colors__DM2, CYREG_PRT4_DM2
.set Colors__DR, CYREG_PRT4_DR
.set Colors__INP_DIS, CYREG_PRT4_INP_DIS
.set Colors__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Colors__LCD_EN, CYREG_PRT4_LCD_EN
.set Colors__MASK, 0x10
.set Colors__PORT, 4
.set Colors__PRT, CYREG_PRT4_PRT
.set Colors__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Colors__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Colors__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Colors__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Colors__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Colors__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Colors__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Colors__PS, CYREG_PRT4_PS
.set Colors__SHIFT, 4
.set Colors__SLW, CYREG_PRT4_SLW

/* Remote */
.set Remote__0__MASK, 0x08
.set Remote__0__PC, CYREG_PRT6_PC3
.set Remote__0__PORT, 6
.set Remote__0__SHIFT, 3
.set Remote__AG, CYREG_PRT6_AG
.set Remote__AMUX, CYREG_PRT6_AMUX
.set Remote__BIE, CYREG_PRT6_BIE
.set Remote__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Remote__BYP, CYREG_PRT6_BYP
.set Remote__CTL, CYREG_PRT6_CTL
.set Remote__DM0, CYREG_PRT6_DM0
.set Remote__DM1, CYREG_PRT6_DM1
.set Remote__DM2, CYREG_PRT6_DM2
.set Remote__DR, CYREG_PRT6_DR
.set Remote__INP_DIS, CYREG_PRT6_INP_DIS
.set Remote__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Remote__LCD_EN, CYREG_PRT6_LCD_EN
.set Remote__MASK, 0x08
.set Remote__PORT, 6
.set Remote__PRT, CYREG_PRT6_PRT
.set Remote__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Remote__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Remote__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Remote__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Remote__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Remote__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Remote__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Remote__PS, CYREG_PRT6_PS
.set Remote__SHIFT, 3
.set Remote__SLW, CYREG_PRT6_SLW

/* Green */
.set Green__0__MASK, 0x40
.set Green__0__PC, CYREG_PRT4_PC6
.set Green__0__PORT, 4
.set Green__0__SHIFT, 6
.set Green__AG, CYREG_PRT4_AG
.set Green__AMUX, CYREG_PRT4_AMUX
.set Green__BIE, CYREG_PRT4_BIE
.set Green__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Green__BYP, CYREG_PRT4_BYP
.set Green__CTL, CYREG_PRT4_CTL
.set Green__DM0, CYREG_PRT4_DM0
.set Green__DM1, CYREG_PRT4_DM1
.set Green__DM2, CYREG_PRT4_DM2
.set Green__DR, CYREG_PRT4_DR
.set Green__INP_DIS, CYREG_PRT4_INP_DIS
.set Green__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Green__LCD_EN, CYREG_PRT4_LCD_EN
.set Green__MASK, 0x40
.set Green__PORT, 4
.set Green__PRT, CYREG_PRT4_PRT
.set Green__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Green__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Green__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Green__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Green__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Green__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Green__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Green__PS, CYREG_PRT4_PS
.set Green__SHIFT, 6
.set Green__SLW, CYREG_PRT4_SLW

/* Beam */
.set Beam__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Beam__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Beam__INTC_MASK, 0x01
.set Beam__INTC_NUMBER, 0
.set Beam__INTC_PRIOR_NUM, 7
.set Beam__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Beam__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Beam__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Blue */
.set Blue__0__MASK, 0x80
.set Blue__0__PC, CYREG_PRT4_PC7
.set Blue__0__PORT, 4
.set Blue__0__SHIFT, 7
.set Blue__AG, CYREG_PRT4_AG
.set Blue__AMUX, CYREG_PRT4_AMUX
.set Blue__BIE, CYREG_PRT4_BIE
.set Blue__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Blue__BYP, CYREG_PRT4_BYP
.set Blue__CTL, CYREG_PRT4_CTL
.set Blue__DM0, CYREG_PRT4_DM0
.set Blue__DM1, CYREG_PRT4_DM1
.set Blue__DM2, CYREG_PRT4_DM2
.set Blue__DR, CYREG_PRT4_DR
.set Blue__INP_DIS, CYREG_PRT4_INP_DIS
.set Blue__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Blue__LCD_EN, CYREG_PRT4_LCD_EN
.set Blue__MASK, 0x80
.set Blue__PORT, 4
.set Blue__PRT, CYREG_PRT4_PRT
.set Blue__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Blue__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Blue__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Blue__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Blue__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Blue__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Blue__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Blue__PS, CYREG_PRT4_PS
.set Blue__SHIFT, 7
.set Blue__SLW, CYREG_PRT4_SLW

/* Dout */
.set Dout__0__MASK, 0x40
.set Dout__0__PC, CYREG_PRT6_PC6
.set Dout__0__PORT, 6
.set Dout__0__SHIFT, 6
.set Dout__AG, CYREG_PRT6_AG
.set Dout__AMUX, CYREG_PRT6_AMUX
.set Dout__BIE, CYREG_PRT6_BIE
.set Dout__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Dout__BYP, CYREG_PRT6_BYP
.set Dout__CTL, CYREG_PRT6_CTL
.set Dout__DM0, CYREG_PRT6_DM0
.set Dout__DM1, CYREG_PRT6_DM1
.set Dout__DM2, CYREG_PRT6_DM2
.set Dout__DR, CYREG_PRT6_DR
.set Dout__INP_DIS, CYREG_PRT6_INP_DIS
.set Dout__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Dout__LCD_EN, CYREG_PRT6_LCD_EN
.set Dout__MASK, 0x40
.set Dout__PORT, 6
.set Dout__PRT, CYREG_PRT6_PRT
.set Dout__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Dout__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Dout__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Dout__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Dout__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Dout__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Dout__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Dout__PS, CYREG_PRT6_PS
.set Dout__SHIFT, 6
.set Dout__SLW, CYREG_PRT6_SLW

/* Din */
.set Din__0__MASK, 0x01
.set Din__0__PC, CYREG_PRT6_PC0
.set Din__0__PORT, 6
.set Din__0__SHIFT, 0
.set Din__AG, CYREG_PRT6_AG
.set Din__AMUX, CYREG_PRT6_AMUX
.set Din__BIE, CYREG_PRT6_BIE
.set Din__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Din__BYP, CYREG_PRT6_BYP
.set Din__CTL, CYREG_PRT6_CTL
.set Din__DM0, CYREG_PRT6_DM0
.set Din__DM1, CYREG_PRT6_DM1
.set Din__DM2, CYREG_PRT6_DM2
.set Din__DR, CYREG_PRT6_DR
.set Din__INP_DIS, CYREG_PRT6_INP_DIS
.set Din__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Din__LCD_EN, CYREG_PRT6_LCD_EN
.set Din__MASK, 0x01
.set Din__PORT, 6
.set Din__PRT, CYREG_PRT6_PRT
.set Din__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Din__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Din__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Din__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Din__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Din__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Din__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Din__PS, CYREG_PRT6_PS
.set Din__SHIFT, 0
.set Din__SLW, CYREG_PRT6_SLW

/* ISR */
.set ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR__INTC_MASK, 0x02
.set ISR__INTC_NUMBER, 1
.set ISR__INTC_PRIOR_NUM, 7
.set ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LED */
.set LED__0__MASK, 0x04
.set LED__0__PC, CYREG_PRT6_PC2
.set LED__0__PORT, 6
.set LED__0__SHIFT, 2
.set LED__AG, CYREG_PRT6_AG
.set LED__AMUX, CYREG_PRT6_AMUX
.set LED__BIE, CYREG_PRT6_BIE
.set LED__BIT_MASK, CYREG_PRT6_BIT_MASK
.set LED__BYP, CYREG_PRT6_BYP
.set LED__CTL, CYREG_PRT6_CTL
.set LED__DM0, CYREG_PRT6_DM0
.set LED__DM1, CYREG_PRT6_DM1
.set LED__DM2, CYREG_PRT6_DM2
.set LED__DR, CYREG_PRT6_DR
.set LED__INP_DIS, CYREG_PRT6_INP_DIS
.set LED__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT6_LCD_EN
.set LED__MASK, 0x04
.set LED__PORT, 6
.set LED__PRT, CYREG_PRT6_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set LED__PS, CYREG_PRT6_PS
.set LED__SHIFT, 2
.set LED__SLW, CYREG_PRT6_SLW

/* Red */
.set Red__0__MASK, 0x20
.set Red__0__PC, CYREG_PRT4_PC5
.set Red__0__PORT, 4
.set Red__0__SHIFT, 5
.set Red__AG, CYREG_PRT4_AG
.set Red__AMUX, CYREG_PRT4_AMUX
.set Red__BIE, CYREG_PRT4_BIE
.set Red__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Red__BYP, CYREG_PRT4_BYP
.set Red__CTL, CYREG_PRT4_CTL
.set Red__DM0, CYREG_PRT4_DM0
.set Red__DM1, CYREG_PRT4_DM1
.set Red__DM2, CYREG_PRT4_DM2
.set Red__DR, CYREG_PRT4_DR
.set Red__INP_DIS, CYREG_PRT4_INP_DIS
.set Red__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Red__LCD_EN, CYREG_PRT4_LCD_EN
.set Red__MASK, 0x20
.set Red__PORT, 4
.set Red__PRT, CYREG_PRT4_PRT
.set Red__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Red__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Red__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Red__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Red__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Red__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Red__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Red__PS, CYREG_PRT4_PS
.set Red__SHIFT, 5
.set Red__SLW, CYREG_PRT4_SLW

/* Row */
.set Row__0__MASK, 0x04
.set Row__0__PC, CYREG_PRT4_PC2
.set Row__0__PORT, 4
.set Row__0__SHIFT, 2
.set Row__AG, CYREG_PRT4_AG
.set Row__AMUX, CYREG_PRT4_AMUX
.set Row__BIE, CYREG_PRT4_BIE
.set Row__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Row__BYP, CYREG_PRT4_BYP
.set Row__CTL, CYREG_PRT4_CTL
.set Row__DM0, CYREG_PRT4_DM0
.set Row__DM1, CYREG_PRT4_DM1
.set Row__DM2, CYREG_PRT4_DM2
.set Row__DR, CYREG_PRT4_DR
.set Row__INP_DIS, CYREG_PRT4_INP_DIS
.set Row__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Row__LCD_EN, CYREG_PRT4_LCD_EN
.set Row__MASK, 0x04
.set Row__PORT, 4
.set Row__PRT, CYREG_PRT4_PRT
.set Row__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Row__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Row__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Row__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Row__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Row__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Row__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Row__PS, CYREG_PRT4_PS
.set Row__SHIFT, 2
.set Row__SLW, CYREG_PRT4_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC5LP
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000E
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
