<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Hexagon/HexagonBitTracker.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_44384080de1e1933d0286d6003f85ecf.html">Hexagon</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">HexagonBitTracker.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HexagonBitTracker_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- HexagonBitTracker.h --------------------------------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_HEXAGON_HEXAGONBITTRACKER_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_HEXAGON_HEXAGONBITTRACKER_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitTracker_8h.html">BitTracker.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="keyword">class </span>HexagonInstrInfo;</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">class </span>HexagonRegisterInfo;</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">class </span>MachineFrameInfo;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>MachineRegisterInfo;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonEvaluator.html">   25</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1HexagonEvaluator.html">HexagonEvaluator</a> : <span class="keyword">public</span> <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html">BitTracker::MachineEvaluator</a> {</div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">   26</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> = <a class="code" href="structllvm_1_1BitTracker.html#ac0eea221b9e05301dfd8cb9ac47bc7d8">BitTracker::CellMapType</a>;</div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonEvaluator.html#ae95d2e2e4cfa9d21f07249ee597c942d">   27</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">RegisterRef</a> = <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a>;</div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonEvaluator.html#a6de8d99df6351fca1f48df07dd2b5eb0">   28</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> = <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a>;</div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonEvaluator.html#a495e6e7b2e94dda7aaea1eaeacc25570">   29</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1SetVector.html">BranchTargetList</a> = <a class="code" href="structllvm_1_1BitTracker.html#a47ead69576339dc99f21824830f15fcc">BitTracker::BranchTargetList</a>;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <a class="code" href="structllvm_1_1HexagonEvaluator.html#a5c2b22f49f8bb9c6c2d5c4ff5211d9e9">HexagonEvaluator</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a> &amp;tri, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;mri,</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> &amp;tii, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf);</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1HexagonEvaluator.html#a49b4d08c8b0024b97c7e090a0b3e50f6">evaluate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Inputs,</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;                <a class="code" href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Outputs) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1HexagonEvaluator.html#a49b4d08c8b0024b97c7e090a0b3e50f6">evaluate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;BI, <span class="keyword">const</span> <a class="code" href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Inputs,</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                <a class="code" href="classllvm_1_1SetVector.html">BranchTargetList</a> &amp;Targets, <span class="keywordtype">bool</span> &amp;FallsThru) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <a class="code" href="structllvm_1_1BitTracker_1_1BitMask.html">BitTracker::BitMask</a> <a class="code" href="structllvm_1_1HexagonEvaluator.html#a26c72fb657ffaea1a961279c6d3a80fb">mask</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keywordtype">unsigned</span> Sub) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1HexagonEvaluator.html#a34cd40aa7d878b134c54cf218b4fb5a6">getPhysRegBitWidth</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;<a class="code" href="structllvm_1_1HexagonEvaluator.html#a82ef22a357f6b3f17e77b598df0ca45f">composeWithSubRegIndex</a>(</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <span class="keywordtype">unsigned</span> Idx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonEvaluator.html#a7ebd1745b8aea9e691aec9837465131e">   46</a></span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code" href="structllvm_1_1HexagonEvaluator.html#a7ebd1745b8aea9e691aec9837465131e">MF</a>;</div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonEvaluator.html#a6bd44a21a5a54d02b58db73756788c04">   47</a></span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;<a class="code" href="structllvm_1_1HexagonEvaluator.html#a6bd44a21a5a54d02b58db73756788c04">MFI</a>;</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonEvaluator.html#a7d419678a35ca8a83f34a302d9c62e23">   48</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> &amp;<a class="code" href="structllvm_1_1HexagonEvaluator.html#a7d419678a35ca8a83f34a302d9c62e23">TII</a>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keywordtype">unsigned</span> getUniqueDefVReg(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordtype">bool</span> evaluateLoad(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Inputs,</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                    <a class="code" href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Outputs) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordtype">bool</span> evaluateFormalCopy(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Inputs,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                          <a class="code" href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Outputs) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordtype">unsigned</span> getNextPhysReg(<span class="keywordtype">unsigned</span> PReg, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordtype">unsigned</span> getVirtRegFor(<span class="keywordtype">unsigned</span> PReg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="comment">// Type of formal parameter extension.</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">struct </span>ExtType {</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keyword">enum</span> { SExt, ZExt };</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    ExtType() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    ExtType(<span class="keywordtype">char</span> <a class="code" href="README-SSE_8txt.html#a50fd53d9a3e55ae78555e11827355565">t</a>, <a class="code" href="classuint16__t.html">uint16_t</a> w) : <a class="code" href="classllvm_1_1Type.html">Type</a>(<a class="code" href="README-SSE_8txt.html#a50fd53d9a3e55ae78555e11827355565">t</a>), <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>(w) {}</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordtype">char</span> Type = 0;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = 0;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  };</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="comment">// Map VR -&gt; extension type.</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keyword">using</span> RegExtMap = DenseMap&lt;unsigned, ExtType&gt;;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  RegExtMap VRX;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;};</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_HEXAGON_HEXAGONBITTRACKER_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aDenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="astructllvm_1_1HexagonEvaluator_html_a34cd40aa7d878b134c54cf218b4fb5a6"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#a34cd40aa7d878b134c54cf218b4fb5a6">llvm::HexagonEvaluator::getPhysRegBitWidth</a></div><div class="ttdeci">uint16_t getPhysRegBitWidth(MCRegister Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8cpp_source.html#l00113">HexagonBitTracker.cpp:113</a></div></div>
<div class="ttc" id="astructllvm_1_1BitTracker_1_1BitMask_html"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitMask.html">llvm::BitTracker::BitMask</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00287">BitTracker.h:287</a></div></div>
<div class="ttc" id="astructllvm_1_1BitTracker_html_ac0eea221b9e05301dfd8cb9ac47bc7d8"><div class="ttname"><a href="structllvm_1_1BitTracker.html#ac0eea221b9e05301dfd8cb9ac47bc7d8">llvm::BitTracker::CellMapType</a></div><div class="ttdeci">std::map&lt; unsigned, RegisterCell &gt; CellMapType</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00044">BitTracker.h:44</a></div></div>
<div class="ttc" id="aBitTracker_8h_html"><div class="ttname"><a href="BitTracker_8h.html">BitTracker.h</a></div></div>
<div class="ttc" id="astructllvm_1_1HexagonEvaluator_html_ab8f60ca7a06508167e5bc0f00c1c75cd"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">llvm::HexagonEvaluator::CellMapType</a></div><div class="ttdeci">BitTracker::CellMapType CellMapType</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8h_source.html#l00026">HexagonBitTracker.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_a50fd53d9a3e55ae78555e11827355565"><div class="ttname"><a href="README-SSE_8txt.html#a50fd53d9a3e55ae78555e11827355565">t</a></div><div class="ttdeci">bitcast float %x to i32 %s=and i32 %t, 2147483647 %d=bitcast i32 %s to float ret float %d } declare float @fabsf(float %n) define float @bar(float %x) nounwind { %d=call float @fabsf(float %x) ret float %d } This IR(from PR6194):target datalayout=&quot;e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128&quot; target triple=&quot;x86_64-apple-darwin10.0.0&quot; %0=type { double, double } %struct.float3=type { float, float, float } define void @test(%0, %struct.float3 *nocapture %res) nounwind noinline ssp { entry:%tmp18=extractvalue %0 %0, 0 t</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00788">README-SSE.txt:788</a></div></div>
<div class="ttc" id="astructllvm_1_1HexagonEvaluator_html"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html">llvm::HexagonEvaluator</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8h_source.html#l00025">HexagonBitTracker.h:25</a></div></div>
<div class="ttc" id="astructllvm_1_1HexagonEvaluator_html_a26c72fb657ffaea1a961279c6d3a80fb"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#a26c72fb657ffaea1a961279c6d3a80fb">llvm::HexagonEvaluator::mask</a></div><div class="ttdeci">BitTracker::BitMask mask(Register Reg, unsigned Sub) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8cpp_source.html#l00089">HexagonBitTracker.cpp:89</a></div></div>
<div class="ttc" id="astructllvm_1_1BitTracker_html_a47ead69576339dc99f21824830f15fcc"><div class="ttname"><a href="structllvm_1_1BitTracker.html#a47ead69576339dc99f21824830f15fcc">llvm::BitTracker::BranchTargetList</a></div><div class="ttdeci">SetVector&lt; const MachineBasicBlock * &gt; BranchTargetList</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00043">BitTracker.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="astructllvm_1_1HexagonEvaluator_html_a5c2b22f49f8bb9c6c2d5c4ff5211d9e9"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#a5c2b22f49f8bb9c6c2d5c4ff5211d9e9">llvm::HexagonEvaluator::HexagonEvaluator</a></div><div class="ttdeci">HexagonEvaluator(const HexagonRegisterInfo &amp;tri, MachineRegisterInfo &amp;mri, const HexagonInstrInfo &amp;tii, MachineFunction &amp;mf)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8cpp_source.html#l00040">HexagonBitTracker.cpp:40</a></div></div>
<div class="ttc" id="astructllvm_1_1HexagonEvaluator_html_a49b4d08c8b0024b97c7e090a0b3e50f6"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#a49b4d08c8b0024b97c7e090a0b3e50f6">llvm::HexagonEvaluator::evaluate</a></div><div class="ttdeci">bool evaluate(const MachineInstr &amp;MI, const CellMapType &amp;Inputs, CellMapType &amp;Outputs) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8cpp_source.html#l00185">HexagonBitTracker.cpp:185</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html">llvm::HexagonInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8h_source.html#l00038">HexagonInstrInfo.h:38</a></div></div>
<div class="ttc" id="astructllvm_1_1HexagonEvaluator_html_a7ebd1745b8aea9e691aec9837465131e"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#a7ebd1745b8aea9e691aec9837465131e">llvm::HexagonEvaluator::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8h_source.html#l00046">HexagonBitTracker.h:46</a></div></div>
<div class="ttc" id="astructllvm_1_1HexagonEvaluator_html_a6bd44a21a5a54d02b58db73756788c04"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#a6bd44a21a5a54d02b58db73756788c04">llvm::HexagonEvaluator::MFI</a></div><div class="ttdeci">MachineFrameInfo &amp; MFI</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8h_source.html#l00047">HexagonBitTracker.h:47</a></div></div>
<div class="ttc" id="astructllvm_1_1BitTracker_1_1RegisterRef_html"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterRef.html">llvm::BitTracker::RegisterRef</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00141">BitTracker.h:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="astructllvm_1_1BitTracker_1_1RegisterCell_html"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterCell.html">llvm::BitTracker::RegisterCell</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00300">BitTracker.h:300</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="astructllvm_1_1HexagonEvaluator_html_a82ef22a357f6b3f17e77b598df0ca45f"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#a82ef22a357f6b3f17e77b598df0ca45f">llvm::HexagonEvaluator::composeWithSubRegIndex</a></div><div class="ttdeci">const TargetRegisterClass &amp; composeWithSubRegIndex(const TargetRegisterClass &amp;RC, unsigned Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8cpp_source.html#l00130">HexagonBitTracker.cpp:130</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00449">SIDefines.h:449</a></div></div>
<div class="ttc" id="astructllvm_1_1BitTracker_1_1MachineEvaluator_html"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html">llvm::BitTracker::MachineEvaluator</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00392">BitTracker.h:392</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html">llvm::HexagonRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8h_source.html#l00029">HexagonRegisterInfo.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1SetVector_html"><div class="ttname"><a href="classllvm_1_1SetVector.html">llvm::SetVector</a></div><div class="ttdoc">A vector that has set insertion semantics.</div><div class="ttdef"><b>Definition:</b> <a href="SetVector_8h_source.html#l00040">SetVector.h:40</a></div></div>
<div class="ttc" id="astructllvm_1_1HexagonEvaluator_html_a7d419678a35ca8a83f34a302d9c62e23"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#a7d419678a35ca8a83f34a302d9c62e23">llvm::HexagonEvaluator::TII</a></div><div class="ttdeci">const HexagonInstrInfo &amp; TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8h_source.html#l00048">HexagonBitTracker.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:11:43 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
