

================================================================
== Vitis HLS Report for 'src_loop_proc'
================================================================
* Date:           Mon Sep  6 21:22:12 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        affine_scale
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|      702|  0.630 us|  7.020 us|   63|  702|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- src_loop  |       15|      654|        16|          1|          1|  1 ~ 640|       yes|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1762|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|    4059|   1856|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    433|    -|
|Register         |        -|    -|    2924|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    6983|   4147|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       6|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+---------------------------+---------+----+-----+-----+-----+
    |mul_28s_28s_44_3_1_U53         |mul_28s_28s_44_3_1         |        0|   0|  141|  112|    0|
    |mul_28s_28s_44_3_1_U54         |mul_28s_28s_44_3_1         |        0|   0|  141|  112|    0|
    |mul_32ns_21s_53_2_1_U66        |mul_32ns_21s_53_2_1        |        0|   1|  165|   50|    0|
    |mul_32s_32s_32_2_1_U52         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U55         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U60         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U61         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U62         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U63         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U64         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U65         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_34ns_65_2_1_U48        |mul_32s_34ns_65_2_1        |        0|   0|  173|   54|    0|
    |mul_32s_34ns_65_2_1_U49        |mul_32s_34ns_65_2_1        |        0|   0|  173|   54|    0|
    |mul_32s_34ns_65_2_1_U50        |mul_32s_34ns_65_2_1        |        0|   0|  173|   54|    0|
    |mul_32s_34ns_65_2_1_U51        |mul_32s_34ns_65_2_1        |        0|   0|  173|   54|    0|
    |sdiv_32ns_32s_32_36_seq_1_U56  |sdiv_32ns_32s_32_36_seq_1  |        0|   0|  394|  238|    0|
    |sdiv_32ns_32s_32_36_seq_1_U59  |sdiv_32ns_32s_32_36_seq_1  |        0|   0|  394|  238|    0|
    |sdiv_33ns_32s_32_37_seq_1_U57  |sdiv_33ns_32s_32_37_seq_1  |        0|   0|  406|  245|    0|
    |sdiv_33ns_32s_32_37_seq_1_U58  |sdiv_33ns_32s_32_37_seq_1  |        0|   0|  406|  245|    0|
    +-------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                          |                           |        0|   1| 4059| 1856|    0|
    +-------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln208_fu_738_p2                 |         +|   0|  0|  39|          32|          32|
    |add_ln324_1_fu_1052_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln324_fu_1035_p2                |         +|   0|  0|  60|          53|          53|
    |add_ln691_fu_877_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln692_1_fu_371_p2               |         +|   0|  0|  39|          32|           2|
    |add_ln692_fu_461_p2                 |         +|   0|  0|  39|          32|           2|
    |add_ln69_2_fu_919_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln69_fu_906_p2                  |         +|   0|  0|  32|          32|          32|
    |ret_1_fu_948_p2                     |         +|   0|  0|  40|          33|          12|
    |ret_2_fu_1027_p2                    |         +|   0|  0|  41|          34|          34|
    |ret_fu_932_p2                       |         +|   0|  0|  40|          33|          12|
    |rx_fu_910_p2                        |         +|   0|  0|  32|          32|          32|
    |ry_V_fu_923_p2                      |         +|   0|  0|  32|          32|          32|
    |tmp31_i_fu_481_p2                   |         +|   0|  0|  32|          32|          32|
    |tmp_i_fu_706_p2                     |         +|   0|  0|  39|          32|          32|
    |affine_x_fu_893_p2                  |         -|   0|  0|  39|          32|          32|
    |sub_ln1347_fu_747_p2                |         -|   0|  0|  51|          44|          44|
    |sub_ln1364_1_fu_559_p2              |         -|   0|  0|  39|           1|          32|
    |sub_ln1364_2_fu_572_p2              |         -|   0|  0|  72|           1|          65|
    |sub_ln1364_3_fu_601_p2              |         -|   0|  0|  39|           1|          32|
    |sub_ln1364_4_fu_614_p2              |         -|   0|  0|  72|           1|          65|
    |sub_ln1364_5_fu_643_p2              |         -|   0|  0|  39|           1|          32|
    |sub_ln1364_6_fu_656_p2              |         -|   0|  0|  72|           1|          65|
    |sub_ln1364_7_fu_685_p2              |         -|   0|  0|  39|           1|          32|
    |sub_ln1364_fu_530_p2                |         -|   0|  0|  72|           1|          65|
    |sub_ln1497_1_fu_790_p2              |         -|   0|  0|  28|           1|          21|
    |sub_ln1497_fu_767_p2                |         -|   0|  0|  28|           1|          21|
    |sub_ln69_1_fu_476_p2                |         -|   0|  0|  32|          32|          32|
    |sub_ln69_2_fu_866_p2                |         -|   0|  0|  39|          32|          32|
    |sub_ln69_fu_854_p2                  |         -|   0|  0|  39|          32|          32|
    |ap_block_state55_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state62_pp0_stage0_iter14  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op403_readreq_state55  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op410_read_state62     |       and|   0|  0|   2|           1|           1|
    |icmp_ln878_1_fu_365_p2              |      icmp|   0|  0|  18|          32|           8|
    |icmp_ln878_2_fu_883_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln878_fu_455_p2                |      icmp|   0|  0|  18|          32|           8|
    |icmp_ln890_1_fu_993_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln890_fu_974_p2                |      icmp|   0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |or_ln157_1_fu_1004_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln157_2_fu_1010_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln157_fu_970_p2                  |        or|   0|  0|  21|          21|          21|
    |select_ln133_fu_466_p3              |    select|   0|  0|  32|           1|          32|
    |select_ln1364_1_fu_565_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln1364_2_fu_594_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln1364_3_fu_607_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln1364_4_fu_636_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln1364_5_fu_649_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln1364_6_fu_678_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln1364_7_fu_691_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln1364_fu_552_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln138_fu_377_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|   2|           2|           1|
    |xor_ln890_1_fu_998_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln890_fu_979_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|1762|         923|        1474|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                     | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |a_blk_n                                        |    9|          2|    1|          2|
    |ap_NS_fsm                                      |  217|         50|    1|         50|
    |ap_done                                        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter15                       |    9|          2|    1|          2|
    |ap_phi_mux_storemerge27_i_i_phi_fu_287_p4      |    9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_storemerge27_i_i_reg_283  |    9|          2|   32|         64|
    |b_blk_n                                        |    9|          2|    1|          2|
    |c_blk_n                                        |    9|          2|    1|          2|
    |d_blk_n                                        |    9|          2|    1|          2|
    |id_blk_n                                       |    9|          2|    1|          2|
    |m_blk_n                                        |    9|          2|    1|          2|
    |mapchip_draw_xsize_blk_n                       |    9|          2|    1|          2|
    |mapchip_draw_xsize_out_blk_n                   |    9|          2|    1|          2|
    |mapchip_maxheight_blk_n                        |    9|          2|    1|          2|
    |mapchip_maxwidth_blk_n                         |    9|          2|    1|          2|
    |n_blk_n                                        |    9|          2|    1|          2|
    |src_blk_n_AR                                   |    9|          2|    1|          2|
    |src_blk_n_R                                    |    9|          2|    1|          2|
    |srcin_blk_n                                    |    9|          2|    1|          2|
    |trunc_ln69_blk_n                               |    9|          2|    1|          2|
    |trunc_ln69_out_blk_n                           |    9|          2|    1|          2|
    |x_V_reg_272                                    |    9|          2|   32|         64|
    |xstart_pos_blk_n                               |    9|          2|    1|          2|
    |ystart_pos_blk_n                               |    9|          2|    1|          2|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                          |  433|         98|  118|        284|
    +-----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |a_read_reg_1089                                 |  20|   0|   20|          0|
    |add_ln208_reg_1344                              |  32|   0|   32|          0|
    |affine_x_reg_1467                               |  32|   0|   32|          0|
    |ap_CS_fsm                                       |  49|   0|   49|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_storemerge27_i_i_reg_283  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_storemerge27_i_i_reg_283  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_storemerge27_i_i_reg_283  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_storemerge27_i_i_reg_283  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_storemerge27_i_i_reg_283  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_storemerge27_i_i_reg_283  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_storemerge27_i_i_reg_283   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge27_i_i_reg_283   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_storemerge27_i_i_reg_283   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_storemerge27_i_i_reg_283   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_storemerge27_i_i_reg_283   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_storemerge27_i_i_reg_283   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_storemerge27_i_i_reg_283   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_storemerge27_i_i_reg_283   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_storemerge27_i_i_reg_283   |  32|   0|   32|          0|
    |b_read_reg_1099                                 |  20|   0|   20|          0|
    |c_read_reg_1094                                 |  20|   0|   20|          0|
    |icmp_ln878_2_reg_1463                           |   1|   0|    1|          0|
    |id_read_reg_1121                                |  32|   0|   32|          0|
    |ixa_V_reg_1381                                  |  32|   0|   32|          0|
    |ixc_V_reg_1407                                  |  32|   0|   32|          0|
    |lhs_V_3_i_reg_1448                              |  32|   0|   34|          2|
    |m_read_reg_1104                                 |  32|   0|   32|          0|
    |mapchip_draw_xsize_read_reg_1077                |  32|   0|   32|          0|
    |mapchip_height_V_reg_1115                       |  32|   0|   32|          0|
    |mapchip_width_V_reg_1082                        |  32|   0|   32|          0|
    |mul_ln1347_reg_1339                             |  44|   0|   44|          0|
    |mul_ln1364_1_reg_1237                           |  65|   0|   65|          0|
    |mul_ln1364_2_reg_1247                           |  65|   0|   65|          0|
    |mul_ln1364_3_reg_1257                           |  65|   0|   65|          0|
    |mul_ln1364_reg_1227                             |  65|   0|   65|          0|
    |mul_ln208_reg_1267                              |  32|   0|   32|          0|
    |mul_ln215_reg_1334                              |  44|   0|   44|          0|
    |mul_ln534_reg_1516                              |  53|   0|   53|          0|
    |mul_ln69_1_reg_1423                             |  32|   0|   32|          0|
    |mul_ln69_2_reg_1478                             |  32|   0|   32|          0|
    |mul_ln69_3_reg_1483                             |  32|   0|   32|          0|
    |mul_ln69_reg_1413                               |  32|   0|   32|          0|
    |or_ln157_2_reg_1502                             |   1|   0|    1|          0|
    |p_cast_i_reg_1141                               |  31|   0|   31|          0|
    |ret_2_reg_1511                                  |  34|   0|   34|          0|
    |rhs_reg_1488                                    |  21|   0|   21|          0|
    |rhs_reg_1488_pp0_iter4_reg                      |  21|   0|   21|          0|
    |sdiv_ln1364_1_reg_1392                          |  32|   0|   32|          0|
    |sdiv_ln1364_2_reg_1397                          |  32|   0|   32|          0|
    |sdiv_ln1364_3_reg_1387                          |  32|   0|   32|          0|
    |select_ln133_reg_1215                           |  32|   0|   32|          0|
    |select_ln1364_1_reg_1272                        |  32|   0|   32|          0|
    |select_ln1364_3_reg_1278                        |  32|   0|   32|          0|
    |select_ln1364_5_reg_1284                        |  32|   0|   32|          0|
    |select_ln1364_7_reg_1289                        |  32|   0|   32|          0|
    |select_ln138_reg_1185                           |  32|   0|   32|          0|
    |shl_ln_reg_1146                                 |  20|   0|   32|         12|
    |shr_i_i_i_reg_1433                              |  32|   0|   32|          0|
    |shr_i_i_reg_1180                                |  31|   0|   31|          0|
    |src_V1_addr_reg_1473                            |  10|   0|   10|          0|
    |src_addr_read_reg_1527                          |  32|   0|   32|          0|
    |src_addr_reg_1521                               |  64|   0|   64|          0|
    |srcin_read_reg_1136                             |  64|   0|   64|          0|
    |sub_ln69_2_reg_1443                             |  32|   0|   32|          0|
    |sub_ln69_reg_1438                               |  32|   0|   32|          0|
    |tmp30_i_reg_1329                                |  32|   0|   32|          0|
    |tmp31_i_reg_1221                                |  32|   0|   32|          0|
    |tmp32_i_reg_1418                                |  32|   0|   32|          0|
    |tmp34_i_reg_1428                                |  32|   0|   32|          0|
    |tmp_13_reg_1157                                 |   1|   0|    1|          0|
    |tmp_15_reg_1242                                 |  26|   0|   26|          0|
    |tmp_16_reg_1163                                 |   1|   0|    1|          0|
    |tmp_18_reg_1252                                 |  26|   0|   26|          0|
    |tmp_19_reg_1169                                 |   1|   0|    1|          0|
    |tmp_21_reg_1262                                 |  26|   0|   26|          0|
    |tmp_2_reg_1151                                  |   1|   0|    1|          0|
    |tmp_9_reg_1175                                  |  20|   0|   20|          0|
    |tmp_i_reg_1304                                  |  32|   0|   32|          0|
    |tmp_reg_1232                                    |  26|   0|   26|          0|
    |tmp_s_reg_1190                                  |  20|   0|   20|          0|
    |trunc_ln1497_1_reg_1299                         |  21|   0|   21|          0|
    |trunc_ln1497_3_reg_1495                         |  21|   0|   21|          0|
    |trunc_ln1497_reg_1294                           |  21|   0|   21|          0|
    |trunc_ln69_read_reg_1110                        |  32|   0|   32|          0|
    |x_V_reg_272                                     |  32|   0|   32|          0|
    |xstart_pos_read_reg_1131                        |  32|   0|   32|          0|
    |ystart_pos_read_reg_1126                        |  32|   0|   32|          0|
    |zext_ln534_reg_1453                             |  32|   0|   53|         21|
    |icmp_ln878_2_reg_1463                           |  64|  32|    1|          0|
    |or_ln157_2_reg_1502                             |  64|  32|    1|          0|
    |src_V1_addr_reg_1473                            |  64|  32|   10|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |2924|  96| 2779|         35|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|           src_loop_proc|  return value|
|mapchip_draw_xsize_dout        |   in|   32|     ap_fifo|      mapchip_draw_xsize|       pointer|
|mapchip_draw_xsize_empty_n     |   in|    1|     ap_fifo|      mapchip_draw_xsize|       pointer|
|mapchip_draw_xsize_read        |  out|    1|     ap_fifo|      mapchip_draw_xsize|       pointer|
|mapchip_maxwidth_dout          |   in|   32|     ap_fifo|        mapchip_maxwidth|       pointer|
|mapchip_maxwidth_empty_n       |   in|    1|     ap_fifo|        mapchip_maxwidth|       pointer|
|mapchip_maxwidth_read          |  out|    1|     ap_fifo|        mapchip_maxwidth|       pointer|
|d_dout                         |   in|   20|     ap_fifo|                       d|       pointer|
|d_empty_n                      |   in|    1|     ap_fifo|                       d|       pointer|
|d_read                         |  out|    1|     ap_fifo|                       d|       pointer|
|a_dout                         |   in|   20|     ap_fifo|                       a|       pointer|
|a_empty_n                      |   in|    1|     ap_fifo|                       a|       pointer|
|a_read                         |  out|    1|     ap_fifo|                       a|       pointer|
|c_dout                         |   in|   20|     ap_fifo|                       c|       pointer|
|c_empty_n                      |   in|    1|     ap_fifo|                       c|       pointer|
|c_read                         |  out|    1|     ap_fifo|                       c|       pointer|
|b_dout                         |   in|   20|     ap_fifo|                       b|       pointer|
|b_empty_n                      |   in|    1|     ap_fifo|                       b|       pointer|
|b_read                         |  out|    1|     ap_fifo|                       b|       pointer|
|m_dout                         |   in|   32|     ap_fifo|                       m|       pointer|
|m_empty_n                      |   in|    1|     ap_fifo|                       m|       pointer|
|m_read                         |  out|    1|     ap_fifo|                       m|       pointer|
|trunc_ln69_dout                |   in|   32|     ap_fifo|              trunc_ln69|       pointer|
|trunc_ln69_empty_n             |   in|    1|     ap_fifo|              trunc_ln69|       pointer|
|trunc_ln69_read                |  out|    1|     ap_fifo|              trunc_ln69|       pointer|
|mapchip_maxheight_dout         |   in|   32|     ap_fifo|       mapchip_maxheight|       pointer|
|mapchip_maxheight_empty_n      |   in|    1|     ap_fifo|       mapchip_maxheight|       pointer|
|mapchip_maxheight_read         |  out|    1|     ap_fifo|       mapchip_maxheight|       pointer|
|n_dout                         |   in|   32|     ap_fifo|                       n|       pointer|
|n_empty_n                      |   in|    1|     ap_fifo|                       n|       pointer|
|n_read                         |  out|    1|     ap_fifo|                       n|       pointer|
|src_V1_address0                |  out|   10|   ap_memory|                  src_V1|         array|
|src_V1_ce0                     |  out|    1|   ap_memory|                  src_V1|         array|
|src_V1_we0                     |  out|    1|   ap_memory|                  src_V1|         array|
|src_V1_d0                      |  out|   32|   ap_memory|                  src_V1|         array|
|id_dout                        |   in|   32|     ap_fifo|                      id|       pointer|
|id_empty_n                     |   in|    1|     ap_fifo|                      id|       pointer|
|id_read                        |  out|    1|     ap_fifo|                      id|       pointer|
|ystart_pos_dout                |   in|   32|     ap_fifo|              ystart_pos|       pointer|
|ystart_pos_empty_n             |   in|    1|     ap_fifo|              ystart_pos|       pointer|
|ystart_pos_read                |  out|    1|     ap_fifo|              ystart_pos|       pointer|
|xstart_pos_dout                |   in|   32|     ap_fifo|              xstart_pos|       pointer|
|xstart_pos_empty_n             |   in|    1|     ap_fifo|              xstart_pos|       pointer|
|xstart_pos_read                |  out|    1|     ap_fifo|              xstart_pos|       pointer|
|srcin_dout                     |   in|   64|     ap_fifo|                   srcin|       pointer|
|srcin_empty_n                  |   in|    1|     ap_fifo|                   srcin|       pointer|
|srcin_read                     |  out|    1|     ap_fifo|                   srcin|       pointer|
|m_axi_src_AWVALID              |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_AWREADY              |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_AWADDR               |  out|   64|       m_axi|                     src|       pointer|
|m_axi_src_AWID                 |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_AWLEN                |  out|   32|       m_axi|                     src|       pointer|
|m_axi_src_AWSIZE               |  out|    3|       m_axi|                     src|       pointer|
|m_axi_src_AWBURST              |  out|    2|       m_axi|                     src|       pointer|
|m_axi_src_AWLOCK               |  out|    2|       m_axi|                     src|       pointer|
|m_axi_src_AWCACHE              |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_AWPROT               |  out|    3|       m_axi|                     src|       pointer|
|m_axi_src_AWQOS                |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_AWREGION             |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_AWUSER               |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_WVALID               |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_WREADY               |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_WDATA                |  out|   32|       m_axi|                     src|       pointer|
|m_axi_src_WSTRB                |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_WLAST                |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_WID                  |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_WUSER                |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_ARVALID              |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_ARREADY              |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_ARADDR               |  out|   64|       m_axi|                     src|       pointer|
|m_axi_src_ARID                 |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_ARLEN                |  out|   32|       m_axi|                     src|       pointer|
|m_axi_src_ARSIZE               |  out|    3|       m_axi|                     src|       pointer|
|m_axi_src_ARBURST              |  out|    2|       m_axi|                     src|       pointer|
|m_axi_src_ARLOCK               |  out|    2|       m_axi|                     src|       pointer|
|m_axi_src_ARCACHE              |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_ARPROT               |  out|    3|       m_axi|                     src|       pointer|
|m_axi_src_ARQOS                |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_ARREGION             |  out|    4|       m_axi|                     src|       pointer|
|m_axi_src_ARUSER               |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_RVALID               |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_RREADY               |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_RDATA                |   in|   32|       m_axi|                     src|       pointer|
|m_axi_src_RLAST                |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_RID                  |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_RUSER                |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_RRESP                |   in|    2|       m_axi|                     src|       pointer|
|m_axi_src_BVALID               |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_BREADY               |  out|    1|       m_axi|                     src|       pointer|
|m_axi_src_BRESP                |   in|    2|       m_axi|                     src|       pointer|
|m_axi_src_BID                  |   in|    1|       m_axi|                     src|       pointer|
|m_axi_src_BUSER                |   in|    1|       m_axi|                     src|       pointer|
|mapchip_draw_xsize_out_din     |  out|   32|     ap_fifo|  mapchip_draw_xsize_out|       pointer|
|mapchip_draw_xsize_out_full_n  |   in|    1|     ap_fifo|  mapchip_draw_xsize_out|       pointer|
|mapchip_draw_xsize_out_write   |  out|    1|     ap_fifo|  mapchip_draw_xsize_out|       pointer|
|trunc_ln69_out_din             |  out|   32|     ap_fifo|          trunc_ln69_out|       pointer|
|trunc_ln69_out_full_n          |   in|    1|     ap_fifo|          trunc_ln69_out|       pointer|
|trunc_ln69_out_write           |  out|    1|     ap_fifo|          trunc_ln69_out|       pointer|
+-------------------------------+-----+-----+------------+------------------------+--------------+

