

================================================================
== Vitis HLS Report for 'compute_add'
================================================================
* Date:           Wed Jul 31 17:01:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6208|     6208|  62.080 us|  62.080 us|  6208|  6208|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln11_for_each_i  |     6206|     6206|        17|          2|          1|  3096|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 2, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout3, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_9, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r" [Deit_cpp/src/add.cpp:11]   --->   Operation 23 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y" [Deit_cpp/src/add.cpp:11]   --->   Operation 24 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x" [Deit_cpp/src/add.cpp:11]   --->   Operation 25 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i64 %y_read" [Deit_cpp/src/add.cpp:11]   --->   Operation 26 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.75ns)   --->   "%icmp_ln813 = icmp_ne  i5 %trunc_ln11, i5 0"   --->   Operation 27 'icmp' 'icmp_ln813' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.20ns)   --->   "%select_ln813 = select i1 %icmp_ln813, i32 2, i32 1"   --->   Operation 28 'select' 'select_ln813' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln11, i3 0"   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i8 %shl_ln" [Deit_cpp/src/add.cpp:11]   --->   Operation 30 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln11 = store i12 0, i12 %i" [Deit_cpp/src/add.cpp:11]   --->   Operation 31 'store' 'store_ln11' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.body.i.i" [Deit_cpp/src/add.cpp:11]   --->   Operation 32 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_5 = load i12 %i" [Deit_cpp/src/add.cpp:11]   --->   Operation 33 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "%icmp_ln11 = icmp_eq  i12 %i_5, i12 3096" [Deit_cpp/src/add.cpp:11]   --->   Operation 34 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3096, i64 3096, i64 3096"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.80ns)   --->   "%add_ln11 = add i12 %i_5, i12 1" [Deit_cpp/src/add.cpp:11]   --->   Operation 36 'add' 'add_ln11' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.body.i.i.split, void %for.end" [Deit_cpp/src/add.cpp:11]   --->   Operation 37 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %i_5, i5 0" [Deit_cpp/src/add.cpp:18]   --->   Operation 38 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i17 %shl_ln1" [Deit_cpp/src/add.cpp:18]   --->   Operation 39 'zext' 'zext_ln18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.08ns)   --->   "%add_ln18 = add i64 %zext_ln18, i64 %x_read" [Deit_cpp/src/add.cpp:18]   --->   Operation 40 'add' 'add_ln18' <Predicate = (!icmp_ln11)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln18, i32 5, i32 63" [Deit_cpp/src/add.cpp:18]   --->   Operation 41 'partselect' 'trunc_ln18_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.08ns)   --->   "%add_ln813 = add i64 %zext_ln18, i64 %y_read"   --->   Operation 42 'add' 'add_ln813' <Predicate = (!icmp_ln11)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln813_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln813, i32 5, i32 63"   --->   Operation 43 'partselect' 'trunc_ln813_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln813 = br i1 %icmp_ln813, void %for.body.i.i.split._crit_edge, void"   --->   Operation 44 'br' 'br_ln813' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.08ns)   --->   "%add_ln18_1 = add i64 %zext_ln18, i64 %out_read" [Deit_cpp/src/add.cpp:18]   --->   Operation 45 'add' 'add_ln18_1' <Predicate = (!icmp_ln11)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln18_9 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln18_1, i32 5, i32 63" [Deit_cpp/src/add.cpp:18]   --->   Operation 46 'partselect' 'trunc_ln18_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln11 = store i12 %add_ln11, i12 %i" [Deit_cpp/src/add.cpp:11]   --->   Operation 47 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i59 %trunc_ln18_1" [Deit_cpp/src/add.cpp:18]   --->   Operation 48 'sext' 'sext_ln18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%inout2_addr = getelementptr i256 %inout2, i64 %sext_ln18" [Deit_cpp/src/add.cpp:18]   --->   Operation 49 'getelementptr' 'inout2_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 50 [7/7] (7.30ns)   --->   "%inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1" [Deit_cpp/src/add.cpp:18]   --->   Operation 50 'readreq' 'inout2_load_req' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i59 %trunc_ln813_s"   --->   Operation 51 'sext' 'sext_ln813' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%inout3_addr = getelementptr i256 %inout3, i64 %sext_ln813"   --->   Operation 52 'getelementptr' 'inout3_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 53 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813"   --->   Operation 53 'readreq' 'empty' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 54 [6/7] (7.30ns)   --->   "%inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1" [Deit_cpp/src/add.cpp:18]   --->   Operation 54 'readreq' 'inout2_load_req' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 55 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813"   --->   Operation 55 'readreq' 'empty' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 56 [5/7] (7.30ns)   --->   "%inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1" [Deit_cpp/src/add.cpp:18]   --->   Operation 56 'readreq' 'inout2_load_req' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 57 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813"   --->   Operation 57 'readreq' 'empty' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 58 [4/7] (7.30ns)   --->   "%inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1" [Deit_cpp/src/add.cpp:18]   --->   Operation 58 'readreq' 'inout2_load_req' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 59 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813"   --->   Operation 59 'readreq' 'empty' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 60 [3/7] (7.30ns)   --->   "%inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1" [Deit_cpp/src/add.cpp:18]   --->   Operation 60 'readreq' 'inout2_load_req' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 61 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813"   --->   Operation 61 'readreq' 'empty' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 62 [2/7] (7.30ns)   --->   "%inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1" [Deit_cpp/src/add.cpp:18]   --->   Operation 62 'readreq' 'inout2_load_req' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 63 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813"   --->   Operation 63 'readreq' 'empty' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 64 [1/7] (7.30ns)   --->   "%inout2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout2_addr, i32 1" [Deit_cpp/src/add.cpp:18]   --->   Operation 64 'readreq' 'inout2_load_req' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 65 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout3_addr, i32 %select_ln813"   --->   Operation 65 'readreq' 'empty' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/add.cpp:13]   --->   Operation 66 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [Deit_cpp/src/add.cpp:11]   --->   Operation 67 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (7.30ns)   --->   "%inout2_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %inout2_addr" [Deit_cpp/src/add.cpp:18]   --->   Operation 68 'read' 'inout2_addr_read' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i256 %inout2_addr_read" [Deit_cpp/src/add.cpp:18]   --->   Operation 69 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln18_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 192, i32 223" [Deit_cpp/src/add.cpp:18]   --->   Operation 70 'partselect' 'trunc_ln18_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln18_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 224, i32 255" [Deit_cpp/src/add.cpp:18]   --->   Operation 71 'partselect' 'trunc_ln18_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 32, i32 63" [Deit_cpp/src/add.cpp:18]   --->   Operation 72 'partselect' 'tmp' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 64, i32 95" [Deit_cpp/src/add.cpp:18]   --->   Operation 73 'partselect' 'tmp_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 96, i32 127" [Deit_cpp/src/add.cpp:18]   --->   Operation 74 'partselect' 'tmp_216' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 128, i32 159" [Deit_cpp/src/add.cpp:18]   --->   Operation 75 'partselect' 'tmp_217' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_read, i32 160, i32 191" [Deit_cpp/src/add.cpp:18]   --->   Operation 76 'partselect' 'tmp_218' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (7.30ns)   --->   "%inout3_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %inout3_addr"   --->   Operation 77 'read' 'inout3_addr_read' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 78 [1/1] (7.30ns)   --->   "%inout3_addr_read_1 = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %inout3_addr"   --->   Operation 78 'read' 'inout3_addr_read_1' <Predicate = (!icmp_ln11 & icmp_ln813)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln813 = br void %for.body.i.i.split._crit_edge"   --->   Operation 79 'br' 'br_ln813' <Predicate = (!icmp_ln11 & icmp_ln813)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln813)   --->   "%empty_228 = phi i256 %inout3_addr_read_1, void, i256 0, void %for.body.i.i.split"   --->   Operation 80 'phi' 'empty_228' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln813)   --->   "%tmp_219 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i256.i256, i256 %empty_228, i256 %inout3_addr_read"   --->   Operation 81 'bitconcatenate' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (1.88ns) (out node of the LUT)   --->   "%lshr_ln813 = lshr i512 %tmp_219, i512 %zext_ln11"   --->   Operation 82 'lshr' 'lshr_ln813' <Predicate = true> <Delay = 1.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i512 %lshr_ln813"   --->   Operation 83 'trunc' 'trunc_ln813' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (1.01ns)   --->   "%add_ln813_58 = add i32 %trunc_ln813, i32 %trunc_ln18"   --->   Operation 84 'add' 'add_ln813_58' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln813_31 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 32, i32 63"   --->   Operation 85 'partselect' 'trunc_ln813_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (1.01ns)   --->   "%add_ln813_59 = add i32 %trunc_ln813_31, i32 %tmp"   --->   Operation 86 'add' 'add_ln813_59' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln813_32 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 64, i32 95"   --->   Operation 87 'partselect' 'trunc_ln813_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (1.01ns)   --->   "%add_ln813_60 = add i32 %trunc_ln813_32, i32 %tmp_s"   --->   Operation 88 'add' 'add_ln813_60' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln813_33 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 96, i32 127"   --->   Operation 89 'partselect' 'trunc_ln813_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (1.01ns)   --->   "%add_ln813_61 = add i32 %trunc_ln813_33, i32 %tmp_216"   --->   Operation 90 'add' 'add_ln813_61' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln813_34 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 128, i32 159"   --->   Operation 91 'partselect' 'trunc_ln813_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (1.01ns)   --->   "%add_ln813_62 = add i32 %trunc_ln813_34, i32 %tmp_217"   --->   Operation 92 'add' 'add_ln813_62' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln813_35 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 160, i32 191"   --->   Operation 93 'partselect' 'trunc_ln813_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (1.01ns)   --->   "%add_ln813_63 = add i32 %trunc_ln813_35, i32 %tmp_218"   --->   Operation 94 'add' 'add_ln813_63' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln813_36 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 192, i32 223"   --->   Operation 95 'partselect' 'trunc_ln813_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (1.01ns)   --->   "%add_ln813_64 = add i32 %trunc_ln813_36, i32 %trunc_ln18_6"   --->   Operation 96 'add' 'add_ln813_64' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln813_37 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %lshr_ln813, i32 224, i32 255"   --->   Operation 97 'partselect' 'trunc_ln813_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (1.01ns)   --->   "%add_ln813_65 = add i32 %trunc_ln813_37, i32 %trunc_ln18_7"   --->   Operation 98 'add' 'add_ln813_65' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i59 %trunc_ln18_9" [Deit_cpp/src/add.cpp:18]   --->   Operation 99 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%inout2_addr_2 = getelementptr i256 %inout2, i64 %sext_ln18_1" [Deit_cpp/src/add.cpp:18]   --->   Operation 100 'getelementptr' 'inout2_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (7.30ns)   --->   "%inout2_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i256P1A, i256 %inout2_addr_2, i32 1" [Deit_cpp/src/add.cpp:18]   --->   Operation 101 'writereq' 'inout2_addr_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln18_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln813_65, i32 %add_ln813_64, i32 %add_ln813_63, i32 %add_ln813_62, i32 %add_ln813_61, i32 %add_ln813_60, i32 %add_ln813_59, i32 %add_ln813_58" [Deit_cpp/src/add.cpp:18]   --->   Operation 102 'bitconcatenate' 'or_ln18_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (7.30ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.m_axi.i256P1A, i256 %inout2_addr_2, i256 %or_ln18_s, i32 4294967295" [Deit_cpp/src/add.cpp:18]   --->   Operation 103 'write' 'write_ln18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 104 [5/5] (7.30ns)   --->   "%inout2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %inout2_addr_2" [Deit_cpp/src/add.cpp:18]   --->   Operation 104 'writeresp' 'inout2_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 105 [4/5] (7.30ns)   --->   "%inout2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %inout2_addr_2" [Deit_cpp/src/add.cpp:18]   --->   Operation 105 'writeresp' 'inout2_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 106 [3/5] (7.30ns)   --->   "%inout2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %inout2_addr_2" [Deit_cpp/src/add.cpp:18]   --->   Operation 106 'writeresp' 'inout2_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [Deit_cpp/src/add.cpp:20]   --->   Operation 110 'ret' 'ret_ln20' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 107 [2/5] (7.30ns)   --->   "%inout2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %inout2_addr_2" [Deit_cpp/src/add.cpp:18]   --->   Operation 107 'writeresp' 'inout2_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 108 [1/5] (7.30ns)   --->   "%inout2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %inout2_addr_2" [Deit_cpp/src/add.cpp:18]   --->   Operation 108 'writeresp' 'inout2_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.body.i.i" [Deit_cpp/src/add.cpp:11]   --->   Operation 109 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.4ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', Deit_cpp/src/add.cpp:11) on local variable 'i' [20]  (0 ns)
	'add' operation ('add_ln11', Deit_cpp/src/add.cpp:11) [23]  (0.809 ns)
	'store' operation ('store_ln11', Deit_cpp/src/add.cpp:11) of variable 'add_ln11', Deit_cpp/src/add.cpp:11 on local variable 'i' [82]  (0.427 ns)
	blocking operation 0.167 ns on control path)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('inout2_addr', Deit_cpp/src/add.cpp:18) [33]  (0 ns)
	bus request operation ('inout2_load_req', Deit_cpp/src/add.cpp:18) on port 'inout2' (Deit_cpp/src/add.cpp:18) [34]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('inout2_load_req', Deit_cpp/src/add.cpp:18) on port 'inout2' (Deit_cpp/src/add.cpp:18) [34]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('inout2_load_req', Deit_cpp/src/add.cpp:18) on port 'inout2' (Deit_cpp/src/add.cpp:18) [34]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('inout2_load_req', Deit_cpp/src/add.cpp:18) on port 'inout2' (Deit_cpp/src/add.cpp:18) [34]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('inout2_load_req', Deit_cpp/src/add.cpp:18) on port 'inout2' (Deit_cpp/src/add.cpp:18) [34]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('inout2_load_req', Deit_cpp/src/add.cpp:18) on port 'inout2' (Deit_cpp/src/add.cpp:18) [34]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('inout2_load_req', Deit_cpp/src/add.cpp:18) on port 'inout2' (Deit_cpp/src/add.cpp:18) [34]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('inout2_addr_read', Deit_cpp/src/add.cpp:18) on port 'inout2' (Deit_cpp/src/add.cpp:18) [35]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('inout3_addr_read_1') on port 'inout3' [52]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('inout2_addr_2', Deit_cpp/src/add.cpp:18) [78]  (0 ns)
	bus request operation ('inout2_addr_3_req', Deit_cpp/src/add.cpp:18) on port 'inout2' (Deit_cpp/src/add.cpp:18) [79]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln18', Deit_cpp/src/add.cpp:18) on port 'inout2' (Deit_cpp/src/add.cpp:18) [80]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus response operation ('inout2_addr_3_resp', Deit_cpp/src/add.cpp:18) on port 'inout2' (Deit_cpp/src/add.cpp:18) [81]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus response operation ('inout2_addr_3_resp', Deit_cpp/src/add.cpp:18) on port 'inout2' (Deit_cpp/src/add.cpp:18) [81]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response operation ('inout2_addr_3_resp', Deit_cpp/src/add.cpp:18) on port 'inout2' (Deit_cpp/src/add.cpp:18) [81]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('inout2_addr_3_resp', Deit_cpp/src/add.cpp:18) on port 'inout2' (Deit_cpp/src/add.cpp:18) [81]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response operation ('inout2_addr_3_resp', Deit_cpp/src/add.cpp:18) on port 'inout2' (Deit_cpp/src/add.cpp:18) [81]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
