head	1.3;
access;
symbols
	binutils-2_24-branch:1.3.0.32
	binutils-2_24-branchpoint:1.3
	binutils-2_21_1:1.3
	binutils-2_23_2:1.3
	binutils-2_23_1:1.3
	binutils-2_23:1.3
	binutils-2_23-branch:1.3.0.30
	binutils-2_23-branchpoint:1.3
	binutils-2_22_branch:1.3.0.28
	binutils-2_22:1.3
	binutils-2_22-branch:1.3.0.26
	binutils-2_22-branchpoint:1.3
	binutils-2_21:1.3
	binutils-2_21-branch:1.3.0.24
	binutils-2_21-branchpoint:1.3
	binutils-2_20_1:1.3
	binutils-2_20:1.3
	binutils-arc-20081103-branch:1.3.0.22
	binutils-arc-20081103-branchpoint:1.3
	binutils-2_20-branch:1.3.0.20
	binutils-2_20-branchpoint:1.3
	dje-cgen-play1-branch:1.3.0.18
	dje-cgen-play1-branchpoint:1.3
	arc-20081103-branch:1.3.0.16
	arc-20081103-branchpoint:1.3
	binutils-2_19_1:1.3
	binutils-2_19:1.3
	binutils-2_19-branch:1.3.0.14
	binutils-2_19-branchpoint:1.3
	binutils-2_18:1.3
	binutils-2_18-branch:1.3.0.12
	binutils-2_18-branchpoint:1.3
	binutils-csl-coldfire-4_1-32:1.3
	binutils-csl-sourcerygxx-4_1-32:1.3
	binutils-csl-innovasic-fido-3_4_4-33:1.3
	binutils-csl-sourcerygxx-3_4_4-32:1.3
	binutils-csl-coldfire-4_1-30:1.3
	binutils-csl-sourcerygxx-4_1-30:1.3
	binutils-csl-coldfire-4_1-28:1.3
	binutils-csl-sourcerygxx-4_1-29:1.3
	binutils-csl-sourcerygxx-4_1-28:1.3
	binutils-csl-arm-2006q3-27:1.3
	binutils-csl-sourcerygxx-4_1-27:1.3
	binutils-csl-arm-2006q3-26:1.3
	binutils-csl-sourcerygxx-4_1-26:1.3
	binutils-csl-sourcerygxx-4_1-25:1.3
	binutils-csl-sourcerygxx-4_1-24:1.3
	binutils-csl-sourcerygxx-4_1-23:1.3
	binutils-csl-sourcerygxx-4_1-21:1.3
	binutils-csl-arm-2006q3-21:1.3
	binutils-csl-sourcerygxx-4_1-22:1.3
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.3
	binutils-csl-sourcerygxx-4_1-20:1.3
	binutils-csl-arm-2006q3-19:1.3
	binutils-csl-sourcerygxx-4_1-19:1.3
	binutils-csl-sourcerygxx-4_1-18:1.3
	binutils-csl-renesas-4_1-9:1.3
	binutils-csl-sourcerygxx-3_4_4-25:1.3
	binutils-csl-renesas-4_1-8:1.3
	binutils-csl-renesas-4_1-7:1.3
	binutils-csl-renesas-4_1-6:1.3
	binutils-csl-sourcerygxx-4_1-17:1.3
	binutils-csl-sourcerygxx-4_1-14:1.3
	binutils-csl-sourcerygxx-4_1-15:1.3
	binutils-csl-sourcerygxx-4_1-13:1.3
	binutils-2_17:1.3
	binutils-csl-sourcerygxx-4_1-12:1.3
	binutils-csl-sourcerygxx-3_4_4-21:1.3
	binutils-csl-wrs-linux-3_4_4-24:1.3
	binutils-csl-wrs-linux-3_4_4-23:1.3
	binutils-csl-sourcerygxx-4_1-9:1.3
	binutils-csl-sourcerygxx-4_1-8:1.3
	binutils-csl-sourcerygxx-4_1-7:1.3
	binutils-csl-arm-2006q1-6:1.3
	binutils-csl-sourcerygxx-4_1-6:1.3
	binutils-csl-wrs-linux-3_4_4-22:1.3
	binutils-csl-coldfire-4_1-11:1.3
	binutils-csl-sourcerygxx-3_4_4-19:1.3
	binutils-csl-coldfire-4_1-10:1.3
	binutils-csl-sourcerygxx-4_1-5:1.3
	binutils-csl-sourcerygxx-4_1-4:1.3
	binutils-csl-wrs-linux-3_4_4-21:1.3
	binutils-csl-morpho-4_1-4:1.3
	binutils-csl-sourcerygxx-3_4_4-17:1.3
	binutils-csl-wrs-linux-3_4_4-20:1.3
	binutils-2_17-branch:1.3.0.10
	binutils-2_17-branchpoint:1.3
	binutils-csl-2_17-branch:1.3.0.8
	binutils-csl-2_17-branchpoint:1.3
	binutils-csl-gxxpro-3_4-branch:1.3.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.3
	binutils-2_16_1:1.3
	binutils-csl-arm-2005q1b:1.3
	binutils-2_16:1.3
	binutils-csl-arm-2005q1a:1.3
	binutils-csl-arm-2005q1-branch:1.3.0.4
	binutils-csl-arm-2005q1-branchpoint:1.3
	binutils-2_16-branch:1.3.0.2
	binutils-2_16-branchpoint:1.3
	binutils_latest_snapshot:1.3;
locks; strict;
comment	@# @;


1.3
date	2004.10.27.10.32.51;	author tomerl;	state Exp;
branches;
next	1.2;

1.2
date	2004.10.25.09.36.06;	author tomerl;	state Exp;
branches;
next	1.1;

1.1
date	2004.10.07.14.18.15;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.3
log
@* gas/crx/cop_insn.s: Test new Co-Processor instruction 'cpi'.
@
text
@# Co-Processor instructions.
 .data
foodata: .word 42
	 .text
footext:

	.global cpi
cpi:
cpi $0x2, $0x1234
cpi $3, $0x8765, $0x4321

	.global mtcr
mtcr:
mtcr $0xf, r1, c14

	.global mfcr
mfcr:
mfcr $3, c7, r2

	.global mtcsr
mtcsr:
mtcsr $0x2, r5, cs1

	.global mfcsr
mfcsr:
mfcsr $01, cs12, ra

	.global ldcr
ldcr:
ldcr $1, r3, c8

	.global stcr
stcr:
stcr $2, c11, r4

	.global ldcsr
ldcsr:
ldcsr $4, r6, cs12

	.global stcsr
stcsr:
stcsr $7, cs10, r13

	.global loadmcr
loadmcr:
loadmcr $3, r1, {c2,c3,c5}

	.global stormcr
stormcr:
stormcr $15, ra, {c10,c9,c7,c4}

	.global loadmcsr
loadmcsr:
loadmcsr $12, r8, {cs7, cs8, cs9, cs10, cs11}

	.global stormcsr
stormcsr:
stormcsr $9, r9, {cs10,cs7,cs4}

	.global bcop
bcop:
bcop $7, $3, 0x90
bcop $6, $12, -0xbcdfe

	.global cpdop
cpdop:
cpdop $3, $2, r4, r5
cpdop $7, $10, r1, r2, $0x1234

	.global mtpr
mtpr:
mtpr r0 , hi

	.global mfpr
mfpr:
mfpr lo , r5
mfpr uhi , r10

	.global cinv
cinv:
cinv [i,d,u,b]

@


1.2
log
@Reverse operands order in store co-processor instructions.
@
text
@d7 5
@


1.1
log
@Add support for CRX co-processor opcodes
@
text
@d29 1
a29 1
stcr $2, r4, c11
d37 1
a37 1
stcsr $7, r13, cs13
@

