E:\FPGA\my.verilog.learn\uart_byte_rx\prj\uart_byte_rx\uart_top.ngc 1634386129
OK
