
*** Running vivado
    with args -log mb_dct_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_dct_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mb_dct_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 323.586 ; gain = 92.449
Command: synth_design -top mb_dct_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15632 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 469.137 ; gain = 99.691
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_dct_0_1' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_dct_0_1/synth/mb_dct_0_1.vhd:81]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dct' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:12' bound to instance 'U0' of component 'dct' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_dct_0_1/synth/mb_dct_0_1.vhd:149]
INFO: [Synth 8-638] synthesizing module 'dct' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:40]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:113]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:130]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:132]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:136]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:162]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:173]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:183]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:185]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:195]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:206]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:210]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:214]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:216]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'dct_constant_r' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_constant_r.vhd:121' bound to instance 'constant_r_U' of component 'dct_constant_r' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:358]
INFO: [Synth 8-638] synthesizing module 'dct_constant_r' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_constant_r.vhd:134]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'dct_constant_r_rom' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_constant_r.vhd:12' bound to instance 'dct_constant_r_rom_U' of component 'dct_constant_r_rom' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_constant_r.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dct_constant_r_rom' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_constant_r.vhd:27]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dct_constant_r_rom' (1#1) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_constant_r.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dct_constant_r' (2#1) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_constant_r.vhd:134]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dct_AXILiteS_s_axi' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_AXILiteS_s_axi.vhd:12' bound to instance 'dct_AXILiteS_s_axi_U' of component 'dct_AXILiteS_s_axi' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:370]
INFO: [Synth 8-638] synthesizing module 'dct_AXILiteS_s_axi' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_AXILiteS_s_axi.vhd:81]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'dct_AXILiteS_s_axi_ram' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_AXILiteS_s_axi.vhd:575' bound to instance 'int_dataIn' of component 'dct_AXILiteS_s_axi_ram' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_AXILiteS_s_axi.vhd:183]
INFO: [Synth 8-638] synthesizing module 'dct_AXILiteS_s_axi_ram' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_AXILiteS_s_axi.vhd:598]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dct_AXILiteS_s_axi_ram' (3#1) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_AXILiteS_s_axi.vhd:598]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'dct_AXILiteS_s_axi_ram' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_AXILiteS_s_axi.vhd:575' bound to instance 'int_dataOut' of component 'dct_AXILiteS_s_axi_ram' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_AXILiteS_s_axi.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'dct_AXILiteS_s_axi' (4#1) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_AXILiteS_s_axi.vhd:81]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dct_fadd_32ns_32nbkb' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fadd_32ns_32nbkb.vhd:11' bound to instance 'dct_fadd_32ns_32nbkb_U1' of component 'dct_fadd_32ns_32nbkb' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:408]
INFO: [Synth 8-638] synthesizing module 'dct_fadd_32ns_32nbkb' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fadd_32ns_32nbkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dct_ap_fadd_3_full_dsp_32' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_fadd_3_full_dsp_32.vhd:59' bound to instance 'dct_ap_fadd_3_full_dsp_32_u' of component 'dct_ap_fadd_3_full_dsp_32' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fadd_32ns_32nbkb.vhd:59]
INFO: [Synth 8-638] synthesizing module 'dct_ap_fadd_3_full_dsp_32' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_fadd_3_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'dct_ap_fadd_3_full_dsp_32' (22#1) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dct_fadd_32ns_32nbkb' (23#1) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fadd_32ns_32nbkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dct_fmul_32ns_32ncud' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fmul_32ns_32ncud.vhd:11' bound to instance 'dct_fmul_32ns_32ncud_U2' of component 'dct_fmul_32ns_32ncud' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:423]
INFO: [Synth 8-638] synthesizing module 'dct_fmul_32ns_32ncud' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fmul_32ns_32ncud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dct_ap_fmul_2_max_dsp_32' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_fmul_2_max_dsp_32.vhd:59' bound to instance 'dct_ap_fmul_2_max_dsp_32_u' of component 'dct_ap_fmul_2_max_dsp_32' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fmul_32ns_32ncud.vhd:59]
INFO: [Synth 8-638] synthesizing module 'dct_ap_fmul_2_max_dsp_32' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_fmul_2_max_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'dct_ap_fmul_2_max_dsp_32' (31#1) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dct_fmul_32ns_32ncud' (32#1) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fmul_32ns_32ncud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dct_fptrunc_64ns_dEe' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fptrunc_64ns_dEe.vhd:11' bound to instance 'dct_fptrunc_64ns_dEe_U3' of component 'dct_fptrunc_64ns_dEe' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:438]
INFO: [Synth 8-638] synthesizing module 'dct_fptrunc_64ns_dEe' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fptrunc_64ns_dEe.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dct_ap_fptrunc_0_no_dsp_64' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_fptrunc_0_no_dsp_64.vhd:59' bound to instance 'dct_ap_fptrunc_0_no_dsp_64_u' of component 'dct_ap_fptrunc_0_no_dsp_64' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fptrunc_64ns_dEe.vhd:41]
INFO: [Synth 8-638] synthesizing module 'dct_ap_fptrunc_0_no_dsp_64' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_fptrunc_0_no_dsp_64.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'dct_ap_fptrunc_0_no_dsp_64' (38#1) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'dct_fptrunc_64ns_dEe' (39#1) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fptrunc_64ns_dEe.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'dct_fpext_32ns_64eOg' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fpext_32ns_64eOg.vhd:11' bound to instance 'dct_fpext_32ns_64eOg_U4' of component 'dct_fpext_32ns_64eOg' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:448]
INFO: [Synth 8-638] synthesizing module 'dct_fpext_32ns_64eOg' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fpext_32ns_64eOg.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'dct_ap_fpext_0_no_dsp_32' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_fpext_0_no_dsp_32.vhd:59' bound to instance 'dct_ap_fpext_0_no_dsp_32_u' of component 'dct_ap_fpext_0_no_dsp_32' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fpext_32ns_64eOg.vhd:41]
INFO: [Synth 8-638] synthesizing module 'dct_ap_fpext_0_no_dsp_32' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'dct_ap_fpext_0_no_dsp_32' (40#1) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'dct_fpext_32ns_64eOg' (41#1) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fpext_32ns_64eOg.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'dct_dmul_64ns_64nfYi' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_dmul_64ns_64nfYi.vhd:11' bound to instance 'dct_dmul_64ns_64nfYi_U5' of component 'dct_dmul_64ns_64nfYi' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:458]
INFO: [Synth 8-638] synthesizing module 'dct_dmul_64ns_64nfYi' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_dmul_64ns_64nfYi.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'dct_ap_dmul_4_max_dsp_64' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_dmul_4_max_dsp_64.vhd:59' bound to instance 'dct_ap_dmul_4_max_dsp_64_u' of component 'dct_ap_dmul_4_max_dsp_64' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_dmul_64ns_64nfYi.vhd:59]
INFO: [Synth 8-638] synthesizing module 'dct_ap_dmul_4_max_dsp_64' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_dmul_4_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'd:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_dmul_4_max_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'dct_ap_dmul_4_max_dsp_64' (43#1) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/ip/dct_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dct_dmul_64ns_64nfYi' (44#1) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_dmul_64ns_64nfYi.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'dct' (45#1) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mb_dct_0_1' (46#1) [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_dct_0_1/synth/mb_dct_0_1.vhd:81]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized86 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized86 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized86 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized86 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized86 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized16 has unconnected port B[18]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized14 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized108 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized108 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized108 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized108 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized108 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized102 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized102 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized102 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized102 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized102 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[47]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[46]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[45]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[44]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[43]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[42]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[41]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[40]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[39]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[38]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[37]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[36]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[35]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[34]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 638.148 ; gain = 268.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 638.148 ; gain = 268.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 638.148 ; gain = 268.703
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_dct_0_1/constraints/dct_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ip/mb_dct_0_1/constraints/dct_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/1_EE5332/assignment_3/perf_ctr/perf_ctr.runs/mb_dct_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/1_EE5332/assignment_3/perf_ctr/perf_ctr.runs/mb_dct_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 877.523 ; gain = 1.727
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:01:24 . Memory (MB): peak = 877.523 ; gain = 508.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:01:24 . Memory (MB): peak = 877.523 ; gain = 508.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/1_EE5332/assignment_3/perf_ctr/perf_ctr.runs/mb_dct_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:24 . Memory (MB): peak = 877.523 ; gain = 508.078
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_constant_r.vhd:110]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'dct_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'dct_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond3_fu_207_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_249_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_283_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_331_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_fu_219_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_6_fu_261_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'dct_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'dct_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:32 . Memory (MB): peak = 877.523 ; gain = 508.078
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/dct_fadd_32ns_32nbkb_U1/dct_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/dct_fadd_32ns_32nbkb_U1/dct_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/dct_fadd_32ns_32nbkb_U1/dct_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/dct_fadd_32ns_32nbkb_U1/dct_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/dct_fadd_32ns_32nbkb_U1/dct_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'U0/dct_fadd_32ns_32nbkb_U1/dct_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/dct_fmul_32ns_32ncud_U2/dct_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/dct_fmul_32ns_32ncud_U2/dct_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/dct_fmul_32ns_32ncud_U2/dct_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/dct_fmul_32ns_32ncud_U2/dct_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/dct_fptrunc_64ns_dEe_U3/dct_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/dct_fptrunc_64ns_dEe_U3/dct_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/dct_fptrunc_64ns_dEe_U3/dct_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/dct_fptrunc_64ns_dEe_U3/dct_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/dct_fptrunc_64ns_dEe_U3/dct_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/dct_fptrunc_64ns_dEe_U3/dct_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/dct_fptrunc_64ns_dEe_U3/dct_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'U0/dct_fptrunc_64ns_dEe_U3/dct_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/dct_fptrunc_64ns_dEe_U3/dct_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'U0/dct_fptrunc_64ns_dEe_U3/dct_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/dct_fptrunc_64ns_dEe_U3/dct_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized44) to 'U0/dct_fptrunc_64ns_dEe_U3/dct_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/dct_fpext_32ns_64eOg_U4/dct_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/dct_fpext_32ns_64eOg_U4/dct_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/dct_fpext_32ns_64eOg_U4/dct_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/dct_fpext_32ns_64eOg_U4/dct_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/dct_fpext_32ns_64eOg_U4/dct_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/dct_fpext_32ns_64eOg_U4/dct_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/dct_dmul_64ns_64nfYi_U5/dct_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/dct_dmul_64ns_64nfYi_U5/dct_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/dct_dmul_64ns_64nfYi_U5/dct_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/dct_dmul_64ns_64nfYi_U5/dct_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/dct_dmul_64ns_64nfYi_U5/dct_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'U0/dct_dmul_64ns_64nfYi_U5/dct_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/dct_dmul_64ns_64nfYi_U5/dct_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized0) to 'U0/dct_dmul_64ns_64nfYi_U5/dct_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/dct_dmul_64ns_64nfYi_U5/dct_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized44) to 'U0/dct_dmul_64ns_64nfYi_U5/dct_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/dct_dmul_64ns_64nfYi_U5/dct_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized62) to 'U0/dct_dmul_64ns_64nfYi_U5/dct_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/dct_dmul_64ns_64nfYi_U5/dct_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized62) to 'U0/dct_dmul_64ns_64nfYi_U5/dct_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'dct_fmul_32ns_32ncud_U2/ce_r_reg' into 'dct_fadd_32ns_32nbkb_U1/ce_r_reg' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fmul_32ns_32ncud.vhd:73]
INFO: [Synth 8-4471] merging register 'dct_dmul_64ns_64nfYi_U5/ce_r_reg' into 'dct_fadd_32ns_32nbkb_U1/ce_r_reg' [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_dmul_64ns_64nfYi.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element dct_fmul_32ns_32ncud_U2/ce_r_reg was removed.  [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_fmul_32ns_32ncud.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element dct_dmul_64ns_64nfYi_U5/ce_r_reg was removed.  [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_dmul_64ns_64nfYi.vhd:73]
INFO: [Synth 8-5544] ROM "tmp_fu_219_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element constant_r_U/dct_constant_r_rom_U/q0_reg was removed.  [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_constant_r.vhd:110]
INFO: [Synth 8-3971] The signal dct_AXILiteS_s_axi_U/int_dataIn/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element dct_AXILiteS_s_axi_U/int_dataOut/q0_reg was removed.  [d:/1_EE5332/assignment_3/perf_ctr/perf_ctr.srcs/sources_1/bd/mb/ipshared/667d/hdl/vhdl/dct_AXILiteS_s_axi.vhd:633]
INFO: [Synth 8-3971] The signal dct_AXILiteS_s_axi_U/int_dataOut/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[0]' (FDE) to 'U0/tmp_4_reg_484_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[1]' (FDE) to 'U0/tmp_4_reg_484_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[2]' (FDE) to 'U0/tmp_4_reg_484_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[3]' (FDE) to 'U0/tmp_4_reg_484_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[4]' (FDE) to 'U0/tmp_4_reg_484_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[5]' (FDE) to 'U0/tmp_4_reg_484_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[6]' (FDE) to 'U0/tmp_4_reg_484_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[7]' (FDE) to 'U0/tmp_4_reg_484_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[8]' (FDE) to 'U0/tmp_4_reg_484_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[9]' (FDE) to 'U0/tmp_4_reg_484_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[10]' (FDE) to 'U0/tmp_4_reg_484_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[11]' (FDE) to 'U0/tmp_4_reg_484_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[12]' (FDE) to 'U0/tmp_4_reg_484_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[13]' (FDE) to 'U0/tmp_4_reg_484_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[14]' (FDE) to 'U0/tmp_4_reg_484_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[15]' (FDE) to 'U0/tmp_4_reg_484_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[16]' (FDE) to 'U0/tmp_4_reg_484_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_5_reg_380_reg[29]' (FDE) to 'U0/tmp_5_reg_380_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_5_reg_380_reg[30]' (FDE) to 'U0/tmp_5_reg_380_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_5_reg_380_reg[33]' (FDE) to 'U0/tmp_5_reg_380_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[61]' (FDE) to 'U0/tmp_4_reg_484_reg[59]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[60]' (FDE) to 'U0/tmp_4_reg_484_reg[59]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_5_reg_380_reg[34]' (FDE) to 'U0/tmp_5_reg_380_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_5_reg_380_reg[35]' (FDE) to 'U0/tmp_5_reg_380_reg[36]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_5_reg_380_reg[36]' (FDE) to 'U0/tmp_5_reg_380_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_5_reg_380_reg[39]' (FDE) to 'U0/tmp_5_reg_380_reg[45]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_5_reg_380_reg[45]' (FDE) to 'U0/tmp_5_reg_380_reg[47]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_5_reg_380_reg[47]' (FDE) to 'U0/tmp_5_reg_380_reg[49]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_5_reg_380_reg[49]' (FDE) to 'U0/tmp_5_reg_380_reg[50]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[17]' (FDE) to 'U0/tmp_4_reg_484_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[18]' (FDE) to 'U0/tmp_4_reg_484_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[19]' (FDE) to 'U0/tmp_4_reg_484_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[20]' (FDE) to 'U0/tmp_4_reg_484_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[21]' (FDE) to 'U0/tmp_4_reg_484_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[22]' (FDE) to 'U0/tmp_4_reg_484_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[23]' (FDE) to 'U0/tmp_4_reg_484_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[24]' (FDE) to 'U0/tmp_4_reg_484_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[25]' (FDE) to 'U0/tmp_4_reg_484_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[26]' (FDE) to 'U0/tmp_4_reg_484_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_4_reg_484_reg[27]' (FDE) to 'U0/tmp_4_reg_484_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_4_reg_484_reg[28] )
INFO: [Synth 8-3886] merging instance 'U0/tmp_9_reg_426_reg[29]' (FDE) to 'U0/tmp_9_reg_426_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_9_reg_426_reg[30]' (FDE) to 'U0/tmp_9_reg_426_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_9_reg_426_reg[33]' (FDE) to 'U0/tmp_9_reg_426_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_9_reg_426_reg[34]' (FDE) to 'U0/tmp_9_reg_426_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_9_reg_426_reg[35]' (FDE) to 'U0/tmp_9_reg_426_reg[36]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_9_reg_426_reg[36]' (FDE) to 'U0/tmp_9_reg_426_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_9_reg_426_reg[39]' (FDE) to 'U0/tmp_9_reg_426_reg[45]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_9_reg_426_reg[45]' (FDE) to 'U0/tmp_9_reg_426_reg[47]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_9_reg_426_reg[47]' (FDE) to 'U0/tmp_9_reg_426_reg[49]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_9_reg_426_reg[49]' (FDE) to 'U0/tmp_9_reg_426_reg[50]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\dct_fadd_32ns_32nbkb_U1/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[0]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[1]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[2]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[3]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[4]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[5]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[6]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[7]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[8]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[9]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[10]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[11]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[12]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[13]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[14]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[15]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[16]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[61]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[60]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[17]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[18]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[19]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[20]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[21]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[22]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[23]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[24]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[25]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[26]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[27]' (FD) to 'U0/dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\dct_dmul_64ns_64nfYi_U5/din1_buf1_reg[28] )
WARNING: [Synth 8-3332] Sequential element (i_2_0) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_2) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_4) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_6) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_8) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_10) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_12) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_14) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_16) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_18) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_20) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_22) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_24) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_26) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_28) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_30) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_32) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_34) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_36) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_38) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_40) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_42) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_44) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_46) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_48) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_50) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_52) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_54) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_56) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_58) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_60) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_62) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (i_2_64) is unused and will be removed from module dct.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized7.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/ce_r_reg) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[31]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[30]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[29]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[28]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[27]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[26]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[25]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[24]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[23]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[22]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[21]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[20]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[19]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[18]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[17]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[16]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[15]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[14]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[13]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[12]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[11]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[10]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[9]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[8]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[7]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[6]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[5]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[4]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[3]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[2]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[1]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fadd_32ns_32nbkb_U1/dout_r_reg[0]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[31]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[30]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[29]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[28]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[27]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[26]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[25]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[24]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[23]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[22]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[21]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[20]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[19]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[18]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[17]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[16]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[15]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[14]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[13]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[12]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[11]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[10]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[9]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[8]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[7]) is unused and will be removed from module dct.
WARNING: [Synth 8-3332] Sequential element (dct_fmul_32ns_32ncud_U2/dout_r_reg[6]) is unused and will be removed from module dct.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:41 . Memory (MB): peak = 877.523 ; gain = 508.078
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/i_2_0/dct_AXILiteS_s_axi_U/int_dataIn/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_2_0/dct_AXILiteS_s_axi_U/int_dataIn/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dct_AXILiteS_s_axi_U/int_dataOut/gen_write[1].mem_reg to conserve power
INFO: [Synth 8-4480] The timing for the instance U0/i_2_1/dct_AXILiteS_s_axi_U/int_dataOut/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_2_36/constant_r_U/dct_constant_r_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_2_36/constant_r_U/dct_constant_r_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:02:15 . Memory (MB): peak = 982.805 ; gain = 613.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:02:18 . Memory (MB): peak = 991.473 ; gain = 622.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/dct_AXILiteS_s_axi_U/int_dataIn/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/dct_AXILiteS_s_axi_U/int_dataIn/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/dct_AXILiteS_s_axi_U/int_dataOut/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/constant_r_U/dct_constant_r_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/constant_r_U/dct_constant_r_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:02:21 . Memory (MB): peak = 1011.918 ; gain = 642.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:02:23 . Memory (MB): peak = 1011.918 ; gain = 642.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:02:23 . Memory (MB): peak = 1011.918 ; gain = 642.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:02:25 . Memory (MB): peak = 1011.918 ; gain = 642.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:02:25 . Memory (MB): peak = 1011.918 ; gain = 642.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:02:25 . Memory (MB): peak = 1011.918 ; gain = 642.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:02:25 . Memory (MB): peak = 1011.918 ; gain = 642.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     3|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_10 |     1|
|5     |DSP48E1_11 |     1|
|6     |DSP48E1_12 |     1|
|7     |DSP48E1_13 |     1|
|8     |DSP48E1_2  |     1|
|9     |DSP48E1_3  |     1|
|10    |DSP48E1_4  |     2|
|11    |DSP48E1_5  |     1|
|12    |DSP48E1_6  |     1|
|13    |DSP48E1_7  |     1|
|14    |DSP48E1_8  |     1|
|15    |DSP48E1_9  |     1|
|16    |LUT1       |    17|
|17    |LUT2       |    95|
|18    |LUT3       |   213|
|19    |LUT4       |   155|
|20    |LUT5       |   190|
|21    |LUT6       |   190|
|22    |MUXCY      |   192|
|23    |RAMB18E1   |     1|
|24    |RAMB36E1   |     2|
|25    |SRL16E     |    12|
|26    |XORCY      |   101|
|27    |FDE        |     3|
|28    |FDRE       |   991|
|29    |FDSE       |    40|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:02:25 . Memory (MB): peak = 1011.918 ; gain = 642.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 595 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:41 . Memory (MB): peak = 1011.918 ; gain = 403.098
Synthesis Optimization Complete : Time (s): cpu = 00:01:52 ; elapsed = 00:02:25 . Memory (MB): peak = 1011.918 ; gain = 642.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 66 instances
  FDE => FDRE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
289 Infos, 197 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:33 . Memory (MB): peak = 1011.918 ; gain = 653.945
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/1_EE5332/assignment_3/perf_ctr/perf_ctr.runs/mb_dct_0_1_synth_1/mb_dct_0_1.dcp' has been generated.
