read -sv run_verilog_mid/adder_32b_16_65_345bedd337dddeb4b54c6dff6b0053c8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_65_345bedd337dddeb4b54c6dff6b0053c8_yosys.v
