# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2022.09
# platform  : Linux 3.10.0-1160.el7.x86_64
# version   : 2022.09p001 64 bits
# build date: 2022.10.25 11:32:28 UTC
# ----------------------------------------
# started   : 2025-04-29 10:20:56 CST
# hostname  : icpc.(none)
# pid       : 129567
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:38521' '-nowindow' '-style' 'windows' '-data' 'AAABCHicbY7NCgIxDIS/Kl7FF/HnAfYm3hRRQb1JcVdZWLbFrSBe9FF9kzpWBAUDycwkaToGyG4xRlK0ryo9psxYMlGdsxbCliEFFzyOE0FqJXYQ22DVKdQZi+ViNfukK8rEapo/eqBdq/cpzOONZIbvMIv7D0Lns6hsKbv0ddCx48hZH8AonQ9SXl2raS70MulUi2S/FDayEGSoep17AmkTJ18=' '-proj' '/home/master/verification-benchmarks/hackatdac21/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/master/verification-benchmarks/hackatdac21/jgproject/.tmp/.initCmds.tcl' 'setup_and_properties.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2022 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/master/verification-benchmarks/hackatdac21/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/master/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/axi/src/axi_pkg.sv
[-- (VERI-1482)] Analyzing Verilog file '/export/SoftWare/Cadence/JASPERGOLD22.09.001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/axi/src/axi_pkg.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/axi/src/axi_pkg.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/axi/src/axi_pkg.sv'
[WARN (VERI-2171)] design/hackatdac21/piton/design/chip/tile/ariane/src/axi/src/axi_pkg.sv(124): design element 'axi_pkg' is previously defined; ignoring this definition
[INFO (VERI-2142)] design/hackatdac21/piton/design/chip/tile/ariane/src/axi/src/axi_pkg.sv(124): previous definition of design element 'axi_pkg' is here
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_pkg.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_pkg.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/include/riscv_pkg.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/include/riscv_pkg.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_pkg.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/include/ariane_pkg.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/include/ariane_pkg.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/tb/ariane_soc_pkg.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/tb/ariane_soc_pkg.sv'
[WARN (VERI-2418)] design/hackatdac21/piton/design/chip/tile/ariane/tb/ariane_soc_pkg.sv(96): parameter 'AES0Base' declared inside package 'ariane_soc' shall be treated as localparam
[WARN (VERI-2418)] design/hackatdac21/piton/design/chip/tile/ariane/tb/ariane_soc_pkg.sv(97): parameter 'AES1Base' declared inside package 'ariane_soc' shall be treated as localparam
[WARN (VERI-2418)] design/hackatdac21/piton/design/chip/tile/ariane/tb/ariane_soc_pkg.sv(98): parameter 'SHA256Base' declared inside package 'ariane_soc' shall be treated as localparam
[WARN (VERI-2418)] design/hackatdac21/piton/design/chip/tile/ariane/tb/ariane_soc_pkg.sv(99): parameter 'HMACBase' declared inside package 'ariane_soc' shall be treated as localparam
[WARN (VERI-2418)] design/hackatdac21/piton/design/chip/tile/ariane/tb/ariane_soc_pkg.sv(100): parameter 'PKTBase' declared inside package 'ariane_soc' shall be treated as localparam
[WARN (VERI-2418)] design/hackatdac21/piton/design/chip/tile/ariane/tb/ariane_soc_pkg.sv(101): parameter 'ACCTBase' declared inside package 'ariane_soc' shall be treated as localparam
[WARN (VERI-2418)] design/hackatdac21/piton/design/chip/tile/ariane/tb/ariane_soc_pkg.sv(102): parameter 'REGLKBase' declared inside package 'ariane_soc' shall be treated as localparam
[WARN (VERI-2418)] design/hackatdac21/piton/design/chip/tile/ariane/tb/ariane_soc_pkg.sv(103): parameter 'RNGBase' declared inside package 'ariane_soc' shall be treated as localparam
[WARN (VERI-2418)] design/hackatdac21/piton/design/chip/tile/ariane/tb/ariane_soc_pkg.sv(104): parameter 'AES2Base' declared inside package 'ariane_soc' shall be treated as localparam
[WARN (VERI-2418)] design/hackatdac21/piton/design/chip/tile/ariane/tb/ariane_soc_pkg.sv(105): parameter 'RSABase' declared inside package 'ariane_soc' shall be treated as localparam
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/include/ariane_axi_pkg.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/include/ariane_axi_pkg.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/include/std_cache_pkg.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/include/std_cache_pkg.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/ariane.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/ariane.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/frontend.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/frontend.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/instr_scan.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/instr_scan.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/instr_realign.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/instr_realign.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/ras.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/ras.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/unread.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/unread.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/btb.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/btb.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/bht.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/bht.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/instr_queue.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/instr_queue.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/popcount.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/popcount.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/id_stage.sv 
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/id_stage.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/compressed_decoder.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/compressed_decoder.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/decoder.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/decoder.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/issue_stage.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/issue_stage.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/re_name.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/re_name.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/ariane_regfile.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/ariane_regfile.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/scoreboard.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/scoreboard.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/ariane_regfile_ff.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/ariane_regfile_ff.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/issue_read_operands.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/issue_read_operands.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv 
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu_wrap.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu_wrap.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_top.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_top.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_block.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_block.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv -incdir design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/common_cells/include
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv'
[INFO (VERI-1328)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv(14): analyzing included file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/common_cells/include/common_cells/registers.svh'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_classifier.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_classifier.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_rounding.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_rounding.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv'
[INFO (VERI-1328)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv(14): analyzing included file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/common_cells/include/common_cells/registers.svh'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv'
[INFO (VERI-1328)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv(14): analyzing included file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/common_cells/include/common_cells/registers.svh'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv'
[INFO (VERI-1328)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma_multi.sv(14): analyzing included file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/common_cells/include/common_cells/registers.svh'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_divsqrt_multi.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_divsqrt_multi.sv'
[INFO (VERI-1328)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_divsqrt_multi.sv(14): analyzing included file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/common_cells/include/common_cells/registers.svh'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv'
[INFO (VERI-1328)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv(14): analyzing included file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/common_cells/include/common_cells/registers.svh'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/ex_stage.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/ex_stage.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/alu.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/alu.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/branch_unit.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/branch_unit.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/csr_buffer.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/csr_buffer.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/serdiv.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/serdiv.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/mult.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/mult.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/multiplier.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/multiplier.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/shift_reg.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/shift_reg.sv'
% 
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/load_store_unit.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/load_store_unit.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/store_unit.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/store_unit.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/amo_buffer.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/amo_buffer.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/store_buffer.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/store_buffer.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/load_unit.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/load_unit.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/mmu.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/mmu.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/tlb.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/tlb.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/ptw.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/ptw.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/commit_stage.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/commit_stage.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/perf_counters.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/perf_counters.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/controller.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/controller.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/std_cache_subsystem.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/std_cache_subsystem.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/stream_mux.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/stream_mux.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/stream_demux.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/stream_demux.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/std_icache.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/std_icache.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/stream_arbiter.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/stream_arbiter.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/stream_arbiter_flushable.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/stream_arbiter_flushable.sv'
[WARN (VERI-1756)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/stream_arbiter_flushable.sv(77): illegal elaboration system task fatal
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/std_nbdcache.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/std_nbdcache.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/cache_ctrl.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/cache_ctrl.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/tag_cmp.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/tag_cmp.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/axi_adapter.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/axi_adapter.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/amo_alu.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/amo_alu.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/util/sram.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/util/sram.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/fifo_v2.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/fifo_v2.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv'
[WARN (VERI-1206)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv(153): overwriting previous definition of module 'fifo_v3'
[INFO (VERI-2142)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv(153): previous definition of design element 'fifo_v3' is here
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/lfsr_8bit.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/lfsr_8bit.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/rrarbiter.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/rrarbiter.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/csr_regfile.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/csr_regfile.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag_tap.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag_tap.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/tech_cells_generic/src/cluster_clock_inverter.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/tech_cells_generic/src/cluster_clock_inverter.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/tech_cells_generic/src/pulp_clock_mux2.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/tech_cells_generic/src/pulp_clock_mux2.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_cdc.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_cdc.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_cdc.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_cdc.sv'
[WARN (VERI-1206)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_cdc.sv(72): overwriting previous definition of module 'dmi_cdc'
[INFO (VERI-2142)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_cdc.sv(72): previous definition of design element 'dmi_cdc' is here
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_k_constants.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_k_constants.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv'
[WARN (VERI-1206)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(241): overwriting previous definition of module 'sha256_wrapper'
[INFO (VERI-2142)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(241): previous definition of design element 'sha256_wrapper' is here
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/aes_192_sed.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/aes_192_sed.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/aes_192.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/aes_192.v'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/table.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/table.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/round.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/round.v'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/pmp/pmp.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/pmp/pmp.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/pmp/pmp_entry.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/pmp/pmp_entry.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/rsa_top.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/rsa_top.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/tech_cells_generic/src/pulp_clock_inverter.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/tech_cells_generic/src/pulp_clock_inverter.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/mod_exp.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/mod_exp.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/mod.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/mod.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/register_interface/src/reg_intf.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/register_interface/src/reg_intf.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/register_interface/src/reg_intf_pkg.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/register_interface/src/reg_intf_pkg.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv'
[WARN (VERI-1199)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(210): parameter 'FUSE_MEM_SIZE' becomes localparam in 'riscv_peripherals' with formal parameter declaration list
[WARN (VERI-1199)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(211): parameter 'NB_SLAVE' becomes localparam in 'riscv_peripherals' with formal parameter declaration list
[WARN (VERI-1199)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(212): parameter 'NB_PERIPHERALS' becomes localparam in 'riscv_peripherals' with formal parameter declaration list
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/tb/common/SimDTM.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/tb/common/SimDTM.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/tb/common/SimJTAG.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/tb/common/SimJTAG.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_top.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_top.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_sba.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_sba.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/debug_rom/debug_rom.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/debug_rom/debug_rom.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/axi_mem_if/src/axi2mem.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/bootrom/bootrom.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/bootrom/bootrom.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/openpiton/linux_save/bootrom_linux.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/openpiton/linux_save/bootrom_linux.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/clint/clint.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/clint/clint.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_gateway.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_gateway.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_regmap.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_regmap.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rst_ctrl/rst_wrapper.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rst_ctrl/rst_wrapper.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_top.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_top.v'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_core.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_core.v'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes2_interface.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes2_interface.v'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac.sv'
[WARN (VERI-1206)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac.sv(174): overwriting previous definition of module 'hmac'
[INFO (VERI-2142)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac.sv(174): previous definition of design element 'hmac' is here
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/pkt/pkt_wrapper.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/pkt/pkt_wrapper.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/pkt/pkt.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/pkt/pkt.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/fuse_mem/fuse_mem.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/fuse_mem/fuse_mem.sv'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_cs.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_cs.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_128.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_128.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_64.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_64.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_32.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_32.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_16.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_16.v'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_key_mem.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_key_mem.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_sbox.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_sbox.v'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_inv_sbox.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_inv_sbox.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/gcm_aes_v0.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/gcm_aes_v0.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/gfm128_16.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/gfm128_16.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes_key_expand_128.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes_key_expand_128.v'
[INFO (VERI-1328)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes_key_expand_128.v(60): analyzing included file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/timescale.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes_sbox.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes_sbox.v'
[INFO (VERI-1328)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes_sbox.v(60): analyzing included file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/timescale.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes_rcon.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes_rcon.v'
[INFO (VERI-1328)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes_rcon.v(60): analyzing included file 'design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/timescale.v'
% 
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/inverter.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/inverter.v'
% analyze -sv design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/mod.v
[-- (VERI-1482)] Analyzing Verilog file 'design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/mod.v'
[WARN (VERI-1206)] design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/mod.v(32): overwriting previous definition of module 'mod'
[INFO (VERI-2142)] design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/mod.v(32): previous definition of design element 'mod' is here
% 
% analyze -sv top_wrapper_dac21.sv
[-- (VERI-1482)] Analyzing Verilog file 'top_wrapper_dac21.sv'
% elaborate -top top_wrapper_dac21 -bbox_m {scoreboard noc_axilite_bridge AXI_BUS}
INFO (ISW003): Top module name is "top_wrapper_dac21".
[WARN (VERI-2435)] top_wrapper_dac21.sv(264): port 'priv_lvl_i' is not connected on this instance
[WARN (VERI-2435)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(297): port 'priv_lvl_i' is not connected on this instance
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/instr_realign.sv(24): compiling module 'instr_realign'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/ras.sv(17): compiling module 'ras:(DEPTH=32'b010)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/unread.sv(16): compiling module 'unread'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/btb.sv(17): compiling module 'btb:(NR_ENTRIES=32)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/bht.sv(17): compiling module 'bht:(NR_ENTRIES=32'b010000000)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/bht.sv(69): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/bht.sv(74): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/bht.sv(77): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/bht.sv(79): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv(26): compiling module 'lzc:(WIDTH=32'b010)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/popcount.sv(19): compiling module 'popcount:(INPUT_WIDTH=32'b010)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/instr_queue.sv(46): compiling module 'instr_queue'
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/instr_queue.sv(180): 32-bit index expression '(i + idx_is_q)' is larger than the required 2 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/instr_queue.sv(181): 32-bit index expression '(i + idx_is_q)' is larger than the required 2 bits. This might lead to an out-of-bound access
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv(13): compiling module 'fifo_v3:(DEPTH=32'b0100,dtype=instr_data_t_instr_queue)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv(79): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv(81): expression size 32 truncated to fit in target size 3
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv(90): expression size 32 truncated to fit in target size 2
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv(92): expression size 32 truncated to fit in target size 3
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv(13): compiling module 'fifo_v3:(DATA_WIDTH=32'b01000000,DEPTH=32'b0100)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/instr_scan.sv(18): compiling module 'instr_scan'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/frontend.sv(19): compiling module 'frontend:(ArianeCfg='{2,32,128,32'b010,1024'b0,1024'b0,32'b011,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b01000000000000000000000000000000,1'b1,1'b0,64'b0,32'b010000})'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/frontend/frontend.sv(342): expression size 129 truncated to fit in target size 1
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/compressed_decoder.sv(23): compiling module 'compressed_decoder'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/compressed_decoder.sv(174): expression size 48 truncated to fit in target size 32
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/decoder.sv(23): compiling module 'decoder'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/id_stage.sv(16): compiling module 'id_stage'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/re_name.sv(23): compiling module 're_name'
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/re_name.sv(61): 6-bit index expression 'issue_instr_i.rd' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/re_name.sv(61): 6-bit index expression 'issue_instr_i.rd' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/re_name.sv(63): 6-bit index expression 'issue_instr_i.rd' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/re_name.sv(63): 6-bit index expression 'issue_instr_i.rd' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/re_name.sv(67): 6-bit index expression 'issue_instr_i.rs1' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/re_name.sv(68): 6-bit index expression 'issue_instr_i.rs1' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/re_name.sv(69): 6-bit index expression 'issue_instr_i.rs2' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/re_name.sv(70): 6-bit index expression 'issue_instr_i.rs2' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/re_name.sv(75): 6-bit index expression 'issue_instr_i.rd' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/re_name.sv(76): 6-bit index expression 'issue_instr_i.rd' is larger than the required 5 bits. This might lead to an out-of-bound access
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/scoreboard.sv(15): compiling module 'scoreboard:(NR_ENTRIES=32'b01000,NR_WB_PORTS=32'b0100,NR_COMMIT_PORTS=32'b010)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/ariane_regfile_ff.sv(25): compiling module 'ariane_regfile:(DATA_WIDTH=32'b01000000,NR_WRITE_PORTS=32'b010,ZERO_REG_ZERO=1'b1)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/ariane_regfile_ff.sv(25): compiling module 'ariane_regfile:(DATA_WIDTH=32'b01000000,NR_READ_PORTS=32'b011,NR_WRITE_PORTS=32'b010)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/issue_read_operands.sv(18): compiling module 'issue_read_operands:(NR_COMMIT_PORTS=32'b010)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/issue_stage.sv(18): compiling module 'issue_stage:(NR_ENTRIES=32'b01000,NR_WB_PORTS=32'b0100,NR_COMMIT_PORTS=32'b010)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/alu.sv(22): compiling module 'alu'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/branch_unit.sv(15): compiling module 'branch_unit'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/csr_buffer.sv(18): compiling module 'csr_buffer'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/multiplier.sv(19): compiling module 'multiplier'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv(26): compiling module 'lzc:(WIDTH=32'b01000000,MODE=1'b1)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/serdiv.sv(19): compiling module 'serdiv'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/serdiv.sv(86): expression size 65 truncated to fit in target size 64
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/serdiv.sv(107): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/serdiv.sv(108): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/serdiv.sv(147): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/mult.sv(4): compiling module 'mult'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/mult.sv(127): actual bit length 64 differs from formal bit length 32 for port 'operand'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/tlb.sv(19): compiling module 'tlb:(TLB_ENTRIES=32'b010000,ASID_WIDTH=32'b01)'
[WARN (VERI-1899)] design/hackatdac21/piton/design/chip/tile/ariane/src/tlb.sv(202): 'plru_replacement.idx_base_2' inside always_comb block does not represent combinational logic
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/ptw.sv(19): compiling module 'ptw'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/mmu.sv(19): compiling module 'mmu:(INSTR_TLB_ENTRIES=32'b010000,DATA_TLB_ENTRIES=32'b010000,ASID_WIDTH=32'b01,ArianeCfg='{2,32,128,32'b010,1024'b0,1024'b0,32'b011,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b01000000000000000000000000000000,1'b1,1'b0,64'b0,32'b010000})'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/store_buffer.sv(18): compiling module 'store_buffer'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/store_buffer.sv(107): expression size 5 truncated to fit in target size 3
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/store_buffer.sv(178): expression size 9 truncated to fit in target size 4
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/amo_buffer.sv(17): compiling module 'amo_buffer'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv(13): compiling module 'fifo_v3:(DEPTH=32'b01,dtype=amo_op_t_amo_buffer)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/store_unit.sv(17): compiling module 'store_unit'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/load_unit.sv(16): compiling module 'load_unit:(ArianeCfg='{2,32,128,32'b010,1024'b0,1024'b0,32'b011,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b01000000000000000000000000000000,1'b1,1'b0,64'b0,32'b010000})'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/load_unit.sv(82): actual bit length 56 differs from formal bit length 64 for port 'address'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/load_unit.sv(84): actual bit length 56 differs from formal bit length 64 for port 'address'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/load_unit.sv(336): expression size 32 truncated to fit in target size 3
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/load_store_unit.sv(398): compiling module 'lsu_bypass'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/load_store_unit.sv(17): compiling module 'load_store_unit:(ArianeCfg='{2,32,128,32'b010,1024'b0,1024'b0,32'b011,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b01000000000000000000000000000000,1'b1,1'b0,64'b0,32'b010000})'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/shift_reg.sv(16): compiling module 'shift_reg:(dtype=logic[196:0],Depth=32'b01)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/shift_reg.sv(16): compiling module 'shift_reg:(dtype=logic[196:0],Depth=32'b0)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_classifier.sv(14): compiling module 'fpnew_classifier:(FpFormat=FP32,NumOperands=32'b011)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv(26): compiling module 'lzc:(WIDTH=32'b0110011,MODE=1'b1)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_rounding.sv(14): compiling module 'fpnew_rounding:(AbsWidth=32'b011111)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_classifier.sv(14): compiling module 'fpnew_classifier:(FpFormat=FP64,NumOperands=32'b011)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv(26): compiling module 'lzc:(WIDTH=32'b01101101,MODE=1'b1)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_rounding.sv(14): compiling module 'fpnew_rounding:(AbsWidth=32'b0111111)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv(26): compiling module 'lzc:(WIDTH=32'b0110101,MODE=1'b1)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv(37): compiling module 'preprocess_mvp'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv(32): compiling module 'iteration_div_sqrt_mvp:(WIDTH=58)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv(43): compiling module 'control_mvp'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv(593): expression size 32 truncated to fit in target size 6
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv(2264): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv(3393): expression size 14 truncated to fit in target size 13
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv(3394): expression size 14 truncated to fit in target size 13
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv(3395): expression size 32 truncated to fit in target size 13
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv(828): net 'Q_sqrt3[57]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv(832): net 'Sqrt_DO[3][1]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv(840): net 'Iteration_cell_carry_D[3]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv(842): net 'Iteration_cell_sum_AMASK_D[3][57]' does not have a driver
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv(36): compiling module 'nrbd_nrsc_mvp'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv(46): compiling module 'norm_div_sqrt_mvp'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv(95): expression size 32 truncated to fit in target size 13
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv(96): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv(97): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv(98): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv(100): expression size 32 truncated to fit in target size 13
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv(106): expression size 32 truncated to fit in target size 13
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv(320): expression size 13 truncated to fit in target size 11
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv(367): expression size 13 truncated to fit in target size 11
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv(458): expression size 53 truncated to fit in target size 52
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv(37): compiling module 'div_sqrt_top_mvp'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_classifier.sv(14): compiling module 'fpnew_classifier:(FpFormat=FP32,NumOperands=32'b010)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_classifier.sv(14): compiling module 'fpnew_classifier:(FpFormat=FP64,NumOperands=32'b010)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_rounding.sv(14): compiling module 'fpnew_rounding:(AbsWidth=32'b01000000)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_classifier.sv(14): compiling module 'fpnew_classifier:(FpFormat=FP32)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_classifier.sv(14): compiling module 'fpnew_classifier:(FpFormat=FP64)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu_wrap.sv(17): compiling module 'fpu_wrap'
[WARN (VERI-1995)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu_wrap.sv(257): unique/priority if/case is not full
[WARN (VERI-1995)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu_wrap.sv(396): unique/priority if/case is not full
[WARN (VERI-1995)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu_wrap.sv(403): unique/priority if/case is not full
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_top.sv(14): compiling module 'fpnew_top:(Features='{32'b01000000,1'b0,1'b1,5'b11000,4'b011},Implementation='{640'b01000000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,40'b0101010101101010101001010101011010101010,fpnew_pkg::DISTRIBUTED},TagType=logic[2:0])'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_block.sv(14): compiling module 'fpnew_opgroup_block:(OpGroup=ADDMUL,Width=32'b01000000,EnableVectors=1'b0,FpFmtMask=5'b11000,IntFmtMask=4'b011,FmtPipeRegs=160'b01000000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,FmtUnitTypes=10'b0101010101,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0])'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv(14): compiling module 'fpnew_opgroup_fmt_slice:(OpGroup=ADDMUL,FpFormat=FP32,Width=32'b01000000,EnableVectors=1'b0,NumPipeRegs=32'b010,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0])'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv(16): compiling module 'fpnew_fma:(FpFormat=FP32,NumPipeRegs=32'b010,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0],AuxType=logic)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv(288): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv(303): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv(369): expression size 77 truncated to fit in target size 76
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv(511): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv(512): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv(516): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv(533): expression size 77 truncated to fit in target size 76
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv(539): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv(545): expression size 77 truncated to fit in target size 76
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv(546): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv(578): expression size 32 truncated to fit in target size 8
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv(14): compiling module 'fpnew_opgroup_fmt_slice:(OpGroup=ADDMUL,FpFormat=FP64,Width=32'b01000000,EnableVectors=1'b0,NumPipeRegs=32'b011,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0])'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv(16): compiling module 'fpnew_fma:(FpFormat=FP64,NumPipeRegs=32'b011,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0],AuxType=logic)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv(245): expression size 65 truncated to fit in target size 64
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv(34): compiling module 'rr_arb_tree:(NumIn=32'b0101,DataType=output_t_fpnew_opgroup_block:(OpGroup=ADDMUL,Width=32'b01000000,EnableVectors=1'b0,FpFmtMask=5'b11000,IntFmtMask=4'b011,FmtPipeRegs=160'b01000000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,FmtUnitTypes=10'b0101010101,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0]),AxiVldRdy=1'b1)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_block.sv(14): compiling module 'fpnew_opgroup_block:(OpGroup=DIVSQRT,Width=32'b01000000,EnableVectors=1'b0,FpFmtMask=5'b11000,IntFmtMask=4'b011,FmtPipeRegs=160'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,FmtUnitTypes=10'b1010101010,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0])'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv(16): compiling module 'fpnew_opgroup_multifmt_slice:(OpGroup=DIVSQRT,Width=32'b01000000,FpFmtConfig=5'b11000,IntFmtConfig=4'b011,EnableVectors=1'b0,NumPipeRegs=32'b010,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0])'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_divsqrt_multi.sv(16): compiling module 'fpnew_divsqrt_multi:(FpFmtConfig=5'b11000,NumPipeRegs=32'b010,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0],AuxType=logic[4:0])'
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv(396): 3-bit index expression 'result_fmt' is larger than the required 2 bits. This might lead to an out-of-bound access
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv(79): net 'fmt_slice_result[4][31]' does not have a driver
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv(34): compiling module 'rr_arb_tree:(NumIn=32'b0101,DataType=output_t_fpnew_opgroup_block:(OpGroup=DIVSQRT,Width=32'b01000000,EnableVectors=1'b0,FpFmtMask=5'b11000,IntFmtMask=4'b011,FmtPipeRegs=160'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,FmtUnitTypes=10'b1010101010,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0]),AxiVldRdy=1'b1)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_block.sv(14): compiling module 'fpnew_opgroup_block:(OpGroup=NONCOMP,Width=32'b01000000,EnableVectors=1'b0,FpFmtMask=5'b11000,IntFmtMask=4'b011,FmtPipeRegs=160'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,FmtUnitTypes=10'b0101010101,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0])'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv(14): compiling module 'fpnew_opgroup_fmt_slice:(OpGroup=NONCOMP,FpFormat=FP32,Width=32'b01000000,EnableVectors=1'b0,NumPipeRegs=32'b01,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0])'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv(16): compiling module 'fpnew_noncomp:(FpFormat=FP32,NumPipeRegs=32'b01,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0],AuxType=logic)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv(14): compiling module 'fpnew_opgroup_fmt_slice:(OpGroup=NONCOMP,FpFormat=FP64,Width=32'b01000000,EnableVectors=1'b0,NumPipeRegs=32'b01,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0])'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_noncomp.sv(16): compiling module 'fpnew_noncomp:(FpFormat=FP64,NumPipeRegs=32'b01,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0],AuxType=logic)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv(34): compiling module 'rr_arb_tree:(NumIn=32'b0101,DataType=output_t_fpnew_opgroup_block:(OpGroup=NONCOMP,Width=32'b01000000,EnableVectors=1'b0,FpFmtMask=5'b11000,IntFmtMask=4'b011,FmtPipeRegs=160'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,FmtUnitTypes=10'b0101010101,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0]),AxiVldRdy=1'b1)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_block.sv(14): compiling module 'fpnew_opgroup_block:(OpGroup=CONV,Width=32'b01000000,EnableVectors=1'b0,FpFmtMask=5'b11000,IntFmtMask=4'b011,FmtPipeRegs=160'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,FmtUnitTypes=10'b1010101010,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0])'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv(16): compiling module 'fpnew_opgroup_multifmt_slice:(OpGroup=CONV,Width=32'b01000000,FpFmtConfig=5'b11000,IntFmtConfig=4'b011,EnableVectors=1'b0,NumPipeRegs=32'b010,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0])'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv(16): compiling module 'fpnew_cast_multi:(FpFmtConfig=5'b11000,IntFmtConfig=4'b011,NumPipeRegs=32'b010,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0],AuxType=logic[4:0])'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv(253): expression size 32 truncated to fit in target size 12
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv(295): expression size 32 truncated to fit in target size 12
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv(421): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv(431): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv(446): expression size 32 truncated to fit in target size 12
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv(453): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_cast_multi.sv(458): expression size 32 truncated to fit in target size 7
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv(80): net 'ifmt_slice_result[1][63]' does not have a driver
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv(34): compiling module 'rr_arb_tree:(NumIn=32'b0101,DataType=output_t_fpnew_opgroup_block:(OpGroup=CONV,Width=32'b01000000,EnableVectors=1'b0,FpFmtMask=5'b11000,IntFmtMask=4'b011,FmtPipeRegs=160'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,FmtUnitTypes=10'b1010101010,PipeConfig=DISTRIBUTED_fpnew_pkg,TagType=logic[2:0]),AxiVldRdy=1'b1)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv(34): compiling module 'rr_arb_tree:(NumIn=32'b0100,DataType=output_t_fpnew_top:(Features='{32'b01000000,1'b0,1'b1,5'b11000,4'b011},Implementation='{640'b01000000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,40'b0101010101101010101001010101011010101010,fpnew_pkg::DISTRIBUTED},TagType=logic[2:0]),AxiVldRdy=1'b1)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/ex_stage.sv(18): compiling module 'ex_stage:(ArianeCfg='{2,32,128,32'b010,1024'b0,1024'b0,32'b011,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b01000000000000000000000000000000,1'b1,1'b0,64'b0,32'b010000})'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/commit_stage.sv(17): compiling module 'commit_stage:(NR_COMMIT_PORTS=32'b010)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/csr_regfile.sv(17): compiling module 'csr_regfile:(NrCommitPorts=32'b010,NrPMPEntries=32'b010000)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/csr_regfile.sv(169): expression size 64 truncated to fit in target size 1
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/csr_regfile.sv(170): expression size 64 truncated to fit in target size 1
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/csr_regfile.sv(171): expression size 64 truncated to fit in target size 1
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/csr_regfile.sv(172): expression size 64 truncated to fit in target size 1
[WARN (VERI-1899)] design/hackatdac21/piton/design/chip/tile/ariane/src/csr_regfile.sv(889): 'mask' inside always_comb block does not represent combinational logic
[WARN (VERI-1995)] design/hackatdac21/piton/design/chip/tile/ariane/src/csr_regfile.sv(969): unique/priority if/case is not full
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/perf_counters.sv(17): compiling module 'perf_counters'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/controller.sv(17): compiling module 'controller'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv(26): compiling module 'lzc:(WIDTH=32'b0100)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/lfsr_8bit.sv(22): compiling module 'lfsr_8bit:(WIDTH=32'b0100)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/lfsr_8bit.sv(51): expression size 8 truncated to fit in target size 2
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv(28): compiling module 'SyncSpRamBeNx64:(ADDR_WIDTH=8,DATA_DEPTH=32'b0100000000,SIM_INIT=1)'
[INFO (VERI-2571)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv(62): extracting RAM for identifier 'Mem_DP'
[WARN (VERI-9033)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv(62): array Mem_DP (size 16384) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/util/sram.sv(21): compiling module 'sram:(DATA_WIDTH=32'b0101101,NUM_WORDS=32'b0100000000)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/util/sram.sv(21): compiling module 'sram:(DATA_WIDTH=32'b010000000,NUM_WORDS=32'b0100000000)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/std_icache.sv(19): compiling module 'std_icache'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/std_icache.sv(345): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/std_icache.sv(367): expression size 32 truncated to fit in target size 8
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv(667): compiling module 'arbiter:(NR_PORTS=32'b011)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/axi_adapter.sv(19): compiling module 'axi_adapter:(DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0100,CACHELINE_BYTE_OFFSET=32'b0100)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/axi_adapter.sv(150): expression size 32 truncated to fit in target size 1
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/axi_adapter.sv(197): 32-bit index expression '(BURST_SIZE - cnt_q)' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/axi_adapter.sv(198): 32-bit index expression '(BURST_SIZE - cnt_q)' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/axi_adapter.sv(211): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/axi_adapter.sv(222): expression size 32 truncated to fit in target size 1
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/axi_adapter.sv(246): 32-bit index expression '(BURST_SIZE - cnt_q)' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/axi_adapter.sv(247): 32-bit index expression '(BURST_SIZE - cnt_q)' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/axi_adapter.sv(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/axi_adapter.sv(279): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/axi_adapter.sv(313): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/axi_adapter.sv(19): compiling module 'axi_adapter:(DATA_WIDTH=32'b010000000,AXI_ID_WIDTH=32'b0100,CACHELINE_BYTE_OFFSET=32'b0100)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/lfsr_8bit.sv(22): compiling module 'lfsr_8bit:(WIDTH=32'b01000)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/amo_alu.sv(14): compiling module 'amo_alu'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv(21): compiling module 'miss_handler'
[WARN (VERI-1899)] design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/miss_handler.sv(469): 'cache_management.cl_offset' inside always_comb block does not represent combinational logic
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv(28): compiling module 'SyncSpRamBeNx64:(ADDR_WIDTH=8,DATA_DEPTH=32'sb0100000000,SIM_INIT=1)'
[INFO (VERI-2571)] design/hackatdac21/piton/design/chip/tile/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv(62): extracting RAM for identifier 'Mem_DP'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/util/sram.sv(21): compiling module 'sram:(DATA_WIDTH=32'b01000000,NUM_WORDS=32'sb0100000000)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/cache_ctrl.sv(23): compiling module 'cache_ctrl:(CACHE_START_ADDR=64'b010000000000000000000000000000000)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/util/sram.sv(21): compiling module 'sram:(DATA_WIDTH=32'b010000000,NUM_WORDS=32'sb0100000000)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/util/sram.sv(21): compiling module 'sram:(DATA_WIDTH=32'b0101100,NUM_WORDS=32'sb0100000000)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/std_nbdcache.sv(18): compiling module 'std_nbdcache'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/tag_cmp.sv(18): compiling module 'tag_cmp:(NR_PORTS=32'b0100,ADDR_WIDTH=32'b01100,DCACHE_SET_ASSOC=32'b01000)'
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/std_nbdcache.sv(204): net 'dirty_wdata[63]' does not have a driver
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/stream_demux.sv(17): compiling module 'stream_demux:(N_OUP=3)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/std_cache_subsystem.sv(20): compiling module 'std_cache_subsystem:(CACHE_START_ADDR=64'b010000000000000000000000000000000)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/stream_arbiter.sv(16): compiling module 'stream_arbiter:(DATA_T=ar_chan_t_ariane_axi,N_INP=3)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/stream_arbiter_flushable.sv(16): compiling module 'stream_arbiter_flushable:(DATA_T=ar_chan_t_ariane_axi,N_INP=3)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv(34): compiling module 'rr_arb_tree:(NumIn=32'b011,DataType=ar_chan_t_ariane_axi,AxiVldRdy=1'b1,LockIn=1'b1)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/stream_arbiter.sv(16): compiling module 'stream_arbiter:(DATA_T=aw_chan_t_ariane_axi,N_INP=3)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/stream_arbiter_flushable.sv(16): compiling module 'stream_arbiter_flushable:(DATA_T=aw_chan_t_ariane_axi,N_INP=3)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv(34): compiling module 'rr_arb_tree:(NumIn=32'b011,DataType=aw_chan_t_ariane_axi,AxiVldRdy=1'b1,LockIn=1'b1)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv(13): compiling module 'fifo_v3:(DATA_WIDTH=32'b010,DEPTH=32'b0100)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/cache_subsystem/std_cache_subsystem.sv(174): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/stream_mux.sv(14): compiling module 'stream_mux:(DATA_T=w_chan_t_ariane_axi,N_INP=3)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/ariane.sv(17): compiling module 'ariane'
[WARN (VERI-8028)] design/hackatdac21/piton/design/chip/tile/ariane/src/ariane.sv(487): missing/open ports on instance csr_regfile_i of module csr_regfile
[WARN (VDB-1013)] design/hackatdac21/piton/design/chip/tile/ariane/src/ariane.sv(542): input port 'time_irq_i' is not connected on this instance
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/tech_cells_generic/src/cluster_clock_inverter.sv(11): compiling module 'cluster_clock_inverter'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/tech_cells_generic/src/pulp_clock_mux2.sv(11): compiling module 'pulp_clock_mux2'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag_tap.sv(19): compiling module 'dmi_jtag_tap'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_cdc.sv(19): compiling module 'dmi_cdc'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv(19): compiling module 'cdc_2phase:(T=dmi_req_t_dm)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv(68): compiling module 'cdc_2phase_src:(T=dmi_req_t_dm)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv(118): compiling module 'cdc_2phase_dst:(T=dmi_req_t_dm)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv(19): compiling module 'cdc_2phase:(T=dmi_resp_t_dm)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv(68): compiling module 'cdc_2phase_src:(T=dmi_resp_t_dm)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv(118): compiling module 'cdc_2phase_dst:(T=dmi_resp_t_dm)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_k_constants.v(39): compiling module 'sha256_k_constants'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_w_mem.v(40): compiling module 'sha256_w_mem'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256.v(44): compiling module 'sha256'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac.sv(1): compiling module 'hmac'
[INFO (VERI-8005)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac.sv(29): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-8005)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac.sv(23): Unintentional Sequential element inferred for hash_o read before write using blocking assignment
[INFO (VERI-8005)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac.sv(24): Unintentional Sequential element inferred for ready_o read before write using blocking assignment
[INFO (VERI-8005)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac.sv(24): Unintentional Sequential element inferred for hash_valid_o read before write using blocking assignment
[INFO (VERI-8005)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac.sv(40): Unintentional Sequential element inferred for sha_h_block_update read before write using blocking assignment
[INFO (VERI-8005)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac.sv(32): Unintentional Sequential element inferred for sha_init read before write using blocking assignment
[INFO (VERI-8005)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac.sv(34): Unintentional Sequential element inferred for sha_new_msg read before write using blocking assignment
[INFO (VERI-8005)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac.sv(36): Unintentional Sequential element inferred for sha_msg read before write using blocking assignment
[INFO (VERI-8005)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac.sv(39): Unintentional Sequential element inferred for sha_h_block read before write using blocking assignment
[INFO (VERI-8005)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac.sv(38): Unintentional Sequential element inferred for sha_idigest read before write using blocking assignment
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag.sv(19): compiling module 'dmi_jtag'
[WARN (VERI-1899)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag.sv(226): 'startHash' inside always_comb block does not represent combinational logic
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dmi_jtag.sv(87): net 'pass_data[511]' does not have a driver
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv(16): compiling module 'axi_lite_interface:(AXI_ADDR_WIDTH=32'b01000000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b01010)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv(44): expression size 10 truncated to fit in target size 4
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv(45): expression size 10 truncated to fit in target size 4
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv(6): compiling module 'reglk_wrapper'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv(48): expression size 192 truncated to fit in target size 112
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv(89): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv(91): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv(93): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv(95): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv(97): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv(99): expression size 64 truncated to fit in target size 32
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(3): compiling module 'sha256_wrapper'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(126): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(128): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(130): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(132): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(134): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(136): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(138): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(140): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(142): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(144): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(146): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(148): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(150): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(152): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(154): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(156): expression size 64 truncated to fit in target size 32
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/table.v(61): compiling module 'S'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/table.v(34): compiling module 'S4'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/aes_192.v(184): compiling module 'expand_key_type_D_192'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/aes_192.v(123): compiling module 'expand_key_type_B_192'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/aes_192.v(86): compiling module 'expand_key_type_A_192'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/aes_192.v(149): compiling module 'expand_key_type_C_192'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/table.v(584): compiling module 'xS'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/table.v(47): compiling module 'T'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/table.v(19): compiling module 'table_lookup'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/round.v(20): compiling module 'one_round'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/round.v(52): compiling module 'final_round'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/aes_192.v(17): compiling module 'aes_192'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/aes_192.v(49): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/aes_192_sed.v(16): compiling module 'aes_192_sed'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv(3): compiling module 'aes0_wrapper'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv(153): expression size 32 truncated to fit in target size 2
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv(167): 6-bit index expression 'address[8:3]' is larger than the required 3 bits. This might lead to an out-of-bound access
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv(5): compiling module 'acct_wrapper:(NB_SLAVE=32)'
[INFO (VERI-2571)] design/hackatdac21/piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv(39): extracting RAM for identifier 'acct_mem'
[WARN (VERI-9033)] design/hackatdac21/piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv(39): array acct_mem (size 3072) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv(49): expression size 96 truncated to fit in target size 36
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv(90): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv(92): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv(94): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv(96): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv(98): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv(100): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv(102): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv(104): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv(106): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/acct/acct_wrapper.sv(108): expression size 64 truncated to fit in target size 32
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/lzc.sv(26): compiling module 'lzc:(WIDTH=32'b01000000)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/pmp/pmp_entry.sv(15): compiling module 'pmp_entry:(XLEN=32'b01000000,PMP_LEN=32'b0110110)'
[WARN (VERI-1899)] design/hackatdac21/piton/design/chip/tile/ariane/src/pmp/pmp_entry.sv(104): 'size' inside always_comb block does not represent combinational logic
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/pmp/pmp.sv(15): compiling module 'pmp:(XLEN=32'b01000000,PMP_LEN=32'b0110110,NR_ENTRIES=32'b010000)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma.sv(10): compiling module 'dma'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma.sv(207): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma.sv(261): expression size 32 truncated to fit in target size 4
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma.sv(100): net 'abort' does not have a driver
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/mod.v(1): compiling module 'mod:(WIDTH=128)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/mod.v(31): expression size 129 truncated to fit in target size 128
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/inverter.v(7): compiling module 'inverter:(WIDTH=64)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/mod_exp.v(5): compiling module 'mod_exp:(WIDTH=64)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/rsa_top.v(1): compiling module 'rsa_top:(WIDTH=64)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/mod.v(1): compiling module 'mod:(WIDTH=32'b01000000)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/inverter.v(7): compiling module 'inverter:(WIDTH=32'b0100000)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/mod_exp.v(5): compiling module 'mod_exp:(WIDTH=32'b0100000)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/rsa_top.v(1): compiling module 'rsa_top:(WIDTH=32'b0100000)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv(1): compiling module 'rsa_wrapper'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv(82): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv(84): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv(86): expression size 32 truncated to fit in target size 1
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv(33): net 'msg_out[2047]' does not have a driver
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv(18): compiling module 'dm_csrs:(BusWidth=64,SelectableHarts=1'b1)'
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv(105): 15-bit index expression 'hartsel_o[19:5]' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv(113): 10-bit index expression 'hartsel_o[19:10]' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv(122): 5-bit index expression 'hartsel_o[19:15]' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv(236): 5-bit index expression 'dmi_req_i.addr[4:0]' is larger than the required 3 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv(241): 32-bit index expression '(dmi_req_i.addr[3:0] - int '(dm::Data0))' is larger than the required 4 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv(252): 5-bit index expression 'dmi_req_i.addr[4:0]' is larger than the required 3 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv(256): 32-bit index expression '(dmi_req_i.addr[3:0] + 16)' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv(309): 5-bit index expression 'dmi_req_i.addr[4:0]' is larger than the required 3 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv(312): 32-bit index expression '(dmi_req_i.addr[3:0] - int '(dm::Data0))' is larger than the required 4 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv(367): 5-bit index expression 'dmi_req_i.addr[4:0]' is larger than the required 3 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv(373): 32-bit index expression '(dmi_req_i.addr[3:0] + 16)' is larger than the required 5 bits. This might lead to an out-of-bound access
[WARN (VERI-1899)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_csrs.sv(477): 'csr_read_write.dmcontrol.haltreq' inside always_comb block does not represent combinational logic
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/deprecated/fifo_v2.sv(13): compiling module 'fifo_v2:(DEPTH=32'b010,dtype=logic[31:0])'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/common_cells/src/fifo_v3.sv(13): compiling module 'fifo_v3:(DATA_WIDTH=32'b0100000,DEPTH=32'b010,dtype=logic[31:0])'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_sba.sv(18): compiling module 'dm_sba:(BusWidth=64)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/debug_rom/debug_rom.sv(17): compiling module 'debug_rom'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv(19): compiling module 'dm_mem:(NrHarts=1,BusWidth=64,SelectableHarts=1'b1)'
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv(124): 20-bit index expression 'hartsel_i' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv(134): 20-bit index expression 'hartsel_i' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv(134): 20-bit index expression 'hartsel_i' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv(135): 20-bit index expression 'hartsel_i' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv(135): 20-bit index expression 'hartsel_i' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv(152): 20-bit index expression 'hartsel_i' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv(160): 20-bit index expression 'hartsel_i' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv(201): 20-bit index expression 'hartsel_i' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv(242): actual bit length 12 differs from formal bit length 21 for port 'imm'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv(251): actual bit length 12 differs from formal bit length 21 for port 'imm'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv(254): actual bit length 12 differs from formal bit length 21 for port 'imm'
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv(261): 32-bit index expression '((addr_i[(DbgAddressBits - 1):3] - DataBase[(DbgAddressBits - 1):3]) + 1)' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv(262): 9-bit index expression '(addr_i[(DbgAddressBits - 1):3] - DataBase[(DbgAddressBits - 1):3])' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv(268): 9-bit index expression '(addr_i[(DbgAddressBits - 1):3] - ProgBufBase[(DbgAddressBits - 1):3])' is larger than the required 2 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv(275): 9-bit index expression '(addr_i[(DbgAddressBits - 1):3] - AbstractCmdBase[(DbgAddressBits - 1):3])' is larger than the required 3 bits. This might lead to an out-of-bound access
[WARN (VERI-1899)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_mem.sv(294): 'rdata[7]' inside always_comb block does not represent combinational logic
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_top.sv(20): compiling module 'dm_top:(BusWidth=64,SelectableHarts=1'b1)'
[WARN (VERI-1060)] design/hackatdac21/piton/design/chip/tile/ariane/src/riscv-dbg/src/dm_top.sv(219): 'initial' construct is ignored
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/bootrom/bootrom.sv(17): compiling module 'bootrom'
[INFO (VERI-2571)] design/hackatdac21/piton/design/chip/tile/ariane/bootrom/bootrom.sv(25): extracting RAM for identifier 'mem'
[WARN (VERI-9033)] design/hackatdac21/piton/design/chip/tile/ariane/bootrom/bootrom.sv(25): array mem (size 11968) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/bootrom/bootrom.sv(25): net 'mem' does not have a driver
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/linux_save/bootrom_linux.sv(17): compiling module 'bootrom_linux'
[INFO (VERI-2571)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/linux_save/bootrom_linux.sv(25): extracting RAM for identifier 'mem'
[WARN (VERI-9033)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/linux_save/bootrom_linux.sv(25): array mem (size 43968) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/linux_save/bootrom_linux.sv(25): net 'mem' does not have a driver
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv(16): compiling module 'axi_lite_interface:(AXI_ADDR_WIDTH=32'b01000000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b01)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv(86): expression size 4 truncated to fit in target size 1
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/clint/axi_lite_interface.sv(95): expression size 4 truncated to fit in target size 1
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/clint/clint.sv(227): compiling module 'clint_sync:(STAGES=32'b010)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/clint/clint.sv(193): compiling module 'clint_sync_wedge'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/clint/clint.sv(19): compiling module 'clint:(AXI_ADDR_WIDTH=32'b01000000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b01,NR_CORES=32'b01)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_gateway.sv(7): compiling module 'rv_plic_gateway:(N_SOURCE=1)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_regmap.sv(1): compiling module 'plic_regs'
[WARN (VERI-1899)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_regmap.sv(175): 'ip_re_o' inside always_comb block does not represent combinational logic
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/rv_plic_target.sv(10): compiling module 'rv_plic_target:(N_SOURCE=1)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv(1): compiling module 'plic_top:(N_SOURCE=1)'
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv(39): 32-bit index expression '(claim_id[i] - 1)' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv(40): 32-bit index expression '(complete_id[i] - 1)' is larger than the required 1 bits. This might lead to an out-of-bound access
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv(87): actual bit length 6 differs from formal bit length 9 for port 'prio_i'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv(88): actual bit length 6 differs from formal bit length 9 for port 'prio_o'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv(89): actual bit length 2 differs from formal bit length 3 for port 'prio_we_o'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv(92): actual bit length 2 differs from formal bit length 3 for port 'ip_i'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv(94): actual bit length 4 differs from formal bit length 12 for port 'ie_i'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv(95): actual bit length 4 differs from formal bit length 12 for port 'ie_o'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv(96): actual bit length 2 differs from formal bit length 4 for port 'ie_we_o'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv(98): actual bit length 6 differs from formal bit length 12 for port 'threshold_i'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv(99): actual bit length 6 differs from formal bit length 12 for port 'threshold_o'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv(100): actual bit length 2 differs from formal bit length 4 for port 'threshold_we_o'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv(102): actual bit length 2 differs from formal bit length 8 for port 'cc_i'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv(103): actual bit length 2 differs from formal bit length 8 for port 'cc_o'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv(104): actual bit length 2 differs from formal bit length 4 for port 'cc_we_o'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/src/rv_plic/rtl/plic_top.sv(105): actual bit length 2 differs from formal bit length 4 for port 'cc_re_o'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rst_ctrl/rst_wrapper.sv(1): compiling module 'rst_wrapper:(AXI_ADDR_WIDTH=32'b01000000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b01)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/rst_ctrl/rst_wrapper.sv(158): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/rsa_wrapper.sv(1): compiling module 'rsa_wrapper:(AXI_ADDR_WIDTH=32'b01000000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b01)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_cs.v(1): compiling module 'rng_cs'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_cs.v(83): expression size 32 truncated to fit in target size 4
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_128.v(1): compiling module 'rng_128'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_64.v(1): compiling module 'rng_64'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_32.v(1): compiling module 'rng_32'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_16.v(1): compiling module 'rng_16'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_top.v(1): compiling module 'rng_top'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_top.v(96): expression size 32 truncated to fit in target size 2
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv(1): compiling module 'rng_wrapper:(AXI_ADDR_WIDTH=32'b01000000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b01)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/rand_num/rng_wrapper.sv(96): expression size 32 truncated to fit in target size 12
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes0/aes0_wrapper.sv(3): compiling module 'aes0_wrapper:(AXI_ADDR_WIDTH=32'b01000000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b01)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v(41): compiling module 'aes_encipher_block'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_inv_sbox.v(38): compiling module 'aes_inv_sbox_1'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v(41): compiling module 'aes_decipher_block'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_key_mem.v(39): compiling module 'aes_key_mem'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_sbox.v(40): compiling module 'aes_sbox_1'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_core.v(40): compiling module 'aes1_core'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv(39): compiling module 'aes1_wrapper:(AXI_ADDR_WIDTH=32'b01000000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b01)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv(243): expression size 64 truncated to fit in target size 1
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv(244): expression size 64 truncated to fit in target size 1
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv(245): expression size 64 truncated to fit in target size 1
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv(246): expression size 64 truncated to fit in target size 1
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv(252): expression size 64 truncated to fit in target size 2
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv(259): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv(262): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv(264): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv(266): expression size 64 truncated to fit in target size 32
[WARN (VDB-1000)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv(215): net 'init_reg_d' is constantly driven from multiple places
[WARN (VDB-1001)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv(268): found another driver here
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/gfm128_16.v(44): compiling module 'gfm128_16'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes_sbox.v(62): compiling module 'aes_sbox'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes_rcon.v(62): compiling module 'aes_rcon'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes_key_expand_128.v(62): compiling module 'aes_key_expand_128'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes_cipher_top.v(60): compiling module 'aes_cipher_top'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/gcm_aes_v0.v(45): compiling module 'gcm_aes_v0'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/gcm_aes_v0.v(525): expression size 32 truncated to fit in target size 4
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes2_interface.v(1): compiling module 'aes2_interface'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes2_interface.v(93): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv(3): compiling module 'aes2_wrapper:(AXI_ADDR_WIDTH=32'b01000000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b01)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv(144): expression size 32 truncated to fit in target size 2
[WARN (VERI-9005)] design/hackatdac21/piton/design/chip/tile/ariane/src/aes2/aes2_wrapper.sv(157): 6-bit index expression 'address[8:3]' is larger than the required 2 bits. This might lead to an out-of-bound access
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/sha256/sha256_wrapper.sv(3): compiling module 'sha256_wrapper:(AXI_ADDR_WIDTH=32'b01000000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b01)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(3): compiling module 'hmac_wrapper:(AXI_ADDR_WIDTH=32'b01000000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b01)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(133): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(135): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(137): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(139): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(141): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(143): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(145): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(147): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(149): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(151): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(153): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(155): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(157): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(159): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(161): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(163): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(165): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(167): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(169): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(171): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(173): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(175): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(177): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(179): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(181): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(183): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(185): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(187): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(189): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(191): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(193): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(195): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(197): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(199): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(201): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(203): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(205): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(207): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(209): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/hmac/hmac_wrapper.sv(211): expression size 64 truncated to fit in target size 32
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/pkt/pkt.sv(8): compiling module 'pkt:(FUSE_MEM_SIZE=150)'
[INFO (VERI-2571)] design/hackatdac21/piton/design/chip/tile/ariane/src/pkt/pkt.sv(19): extracting RAM for identifier 'fuse_indx_mem'
[WARN (VERI-9033)] design/hackatdac21/piton/design/chip/tile/ariane/src/pkt/pkt.sv(19): array fuse_indx_mem (size 9600) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/src/pkt/pkt.sv(19): net 'fuse_indx_mem' does not have a driver
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/pkt/pkt_wrapper.sv(5): compiling module 'pkt_wrapper:(AXI_ADDR_WIDTH=32'b01000000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b01,FUSE_MEM_SIZE=150)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/pkt/pkt_wrapper.sv(85): expression size 64 truncated to fit in target size 32
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/fuse_mem/fuse_mem.sv(5): compiling module 'fuse_mem:(MEM_SIZE=150)'
[INFO (VERI-2571)] design/hackatdac21/piton/design/chip/tile/ariane/src/fuse_mem/fuse_mem.sv(18): extracting RAM for identifier 'mem'
[WARN (VERI-9033)] design/hackatdac21/piton/design/chip/tile/ariane/src/fuse_mem/fuse_mem.sv(18): array mem (size 4800) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/src/fuse_mem/fuse_mem.sv(18): net 'mem' does not have a driver
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv(6): compiling module 'reglk_wrapper:(AXI_ADDR_WIDTH=32'b01000000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b01)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma.sv(10): compiling module 'dma:(NrPMPEntries=32'b01000)'
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv(13): compiling module 'dma_wrapper:(AXI_ADDR_WIDTH=32'b01000000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b01)'
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv(132): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv(134): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv(136): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv(138): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv(140): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv(142): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv(144): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv(146): expression size 64 truncated to fit in target size 32
[WARN (VERI-1209)] design/hackatdac21/piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv(148): expression size 64 truncated to fit in target size 32
[INFO (VERI-1018)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(28): compiling module 'riscv_peripherals'
[WARN (VERI-8028)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(275): missing/open ports on instance i_dmi_jtag of module dmi_jtag
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(429): Creating net dm_master.aw_addr
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(430): Creating net dm_master.aw_valid
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(431): Creating net dm_master.aw_ready
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(433): Creating net dm_master.w_data
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(434): Creating net dm_master.w_strb
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(435): Creating net dm_master.w_valid
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(436): Creating net dm_master.w_ready
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(438): Creating net dm_master.ar_addr
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(439): Creating net dm_master.ar_valid
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(440): Creating net dm_master.ar_ready
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(442): Creating net dm_master.r_data
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(443): Creating net dm_master.r_resp
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(444): Creating net dm_master.r_valid
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(445): Creating net dm_master.r_ready
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(447): Creating net dm_master.b_resp
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(448): Creating net dm_master.b_valid
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(449): Creating net dm_master.b_ready
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(462): Creating netbus dm_master.aw_id [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(463): Creating netbus dm_master.aw_len [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(464): Creating netbus dm_master.aw_size [2:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(465): Creating netbus dm_master.aw_burst [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(466): Creating netbus dm_master.aw_lock [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(467): Creating netbus dm_master.aw_cache [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(468): Creating netbus dm_master.aw_prot [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(469): Creating netbus dm_master.aw_qos [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(470): Creating netbus dm_master.aw_region [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(471): Creating netbus dm_master.aw_atop [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(472): Creating netbus dm_master.w_last [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(473): Creating netbus dm_master.ar_id [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(474): Creating netbus dm_master.ar_len [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(475): Creating netbus dm_master.ar_size [2:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(476): Creating netbus dm_master.ar_burst [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(477): Creating netbus dm_master.ar_lock [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(478): Creating netbus dm_master.ar_cache [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(479): Creating netbus dm_master.ar_prot [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(480): Creating netbus dm_master.ar_qos [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(481): Creating netbus dm_master.ar_region [0:0]
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(551): Creating net br_master.aw_addr
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(552): Creating net br_master.aw_valid
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(553): Creating net br_master.aw_ready
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(555): Creating net br_master.w_data
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(556): Creating net br_master.w_strb
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(557): Creating net br_master.w_valid
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(558): Creating net br_master.w_ready
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(560): Creating net br_master.ar_addr
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(561): Creating net br_master.ar_valid
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(562): Creating net br_master.ar_ready
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(564): Creating net br_master.r_data
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(565): Creating net br_master.r_resp
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(566): Creating net br_master.r_valid
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(567): Creating net br_master.r_ready
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(569): Creating net br_master.b_resp
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(570): Creating net br_master.b_valid
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(571): Creating net br_master.b_ready
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(578): Creating netbus br_master.aw_id [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(579): Creating netbus br_master.aw_len [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(580): Creating netbus br_master.aw_size [2:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(581): Creating netbus br_master.aw_burst [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(582): Creating netbus br_master.aw_lock [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(583): Creating netbus br_master.aw_cache [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(584): Creating netbus br_master.aw_prot [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(585): Creating netbus br_master.aw_qos [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(586): Creating netbus br_master.aw_region [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(587): Creating netbus br_master.aw_atop [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(588): Creating netbus br_master.w_last [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(589): Creating netbus br_master.ar_id [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(590): Creating netbus br_master.ar_len [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(591): Creating netbus br_master.ar_size [2:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(592): Creating netbus br_master.ar_burst [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(593): Creating netbus br_master.ar_lock [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(594): Creating netbus br_master.ar_cache [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(595): Creating netbus br_master.ar_prot [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(596): Creating netbus br_master.ar_qos [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(597): Creating netbus br_master.ar_region [0:0]
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(636): actual bit length 64 differs from formal bit length 1 for port 'm_axi_awaddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(640): actual bit length 64 differs from formal bit length 1 for port 'm_axi_wdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(641): actual bit length 8 differs from formal bit length 1 for port 'm_axi_wstrb'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(645): actual bit length 64 differs from formal bit length 1 for port 'm_axi_araddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(649): actual bit length 64 differs from formal bit length 1 for port 'm_axi_rdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(650): actual bit length 2 differs from formal bit length 1 for port 'm_axi_rresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(654): actual bit length 2 differs from formal bit length 1 for port 'm_axi_bresp'
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(716): Creating net plic_master.aw_addr
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(717): Creating net plic_master.aw_valid
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(718): Creating net plic_master.aw_ready
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(720): Creating net plic_master.w_data
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(721): Creating net plic_master.w_strb
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(722): Creating net plic_master.w_valid
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(723): Creating net plic_master.w_ready
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(725): Creating net plic_master.ar_addr
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(726): Creating net plic_master.ar_valid
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(727): Creating net plic_master.ar_ready
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(729): Creating net plic_master.r_data
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(730): Creating net plic_master.r_resp
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(731): Creating net plic_master.r_valid
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(732): Creating net plic_master.r_ready
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(734): Creating net plic_master.b_resp
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(735): Creating net plic_master.b_valid
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(736): Creating net plic_master.b_ready
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(738): Creating net plic_master.aw_size
[INFO (VERI-8000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(739): Creating net plic_master.ar_size
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(743): Creating netbus plic_master.aw_id [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(744): Creating netbus plic_master.aw_len [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(745): Creating netbus plic_master.aw_burst [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(746): Creating netbus plic_master.aw_lock [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(747): Creating netbus plic_master.aw_cache [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(748): Creating netbus plic_master.aw_prot [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(749): Creating netbus plic_master.aw_qos [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(750): Creating netbus plic_master.aw_region [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(751): Creating netbus plic_master.aw_atop [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(752): Creating netbus plic_master.w_last [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(753): Creating netbus plic_master.ar_id [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(754): Creating netbus plic_master.ar_len [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(755): Creating netbus plic_master.ar_burst [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(756): Creating netbus plic_master.ar_lock [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(757): Creating netbus plic_master.ar_cache [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(758): Creating netbus plic_master.ar_prot [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(759): Creating netbus plic_master.ar_qos [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(760): Creating netbus plic_master.ar_region [0:0]
[INFO (VERI-8001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(840): Creating netbus plic_master.w_data [63:32]
[WARN (VDB-1000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(845): net 'plic_master.b_valid' is constantly driven from multiple places
[WARN (VDB-1000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(857): net 'plic_master.r_valid' is constantly driven from multiple places
[WARN (VDB-1000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(866): net 'plic_master.b_valid' is constantly driven from multiple places
[WARN (VDB-1000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(875): net 'plic_master.r_valid' is constantly driven from multiple places
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(959): actual bit length 64 differs from formal bit length 1 for port 'm_axi_awaddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(963): actual bit length 64 differs from formal bit length 1 for port 'm_axi_wdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(964): actual bit length 8 differs from formal bit length 1 for port 'm_axi_wstrb'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(968): actual bit length 64 differs from formal bit length 1 for port 'm_axi_araddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(972): actual bit length 64 differs from formal bit length 1 for port 'm_axi_rdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(973): actual bit length 2 differs from formal bit length 1 for port 'm_axi_rresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(977): actual bit length 2 differs from formal bit length 1 for port 'm_axi_bresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1044): actual bit length 64 differs from formal bit length 1 for port 'm_axi_awaddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1048): actual bit length 64 differs from formal bit length 1 for port 'm_axi_wdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1049): actual bit length 8 differs from formal bit length 1 for port 'm_axi_wstrb'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1053): actual bit length 64 differs from formal bit length 1 for port 'm_axi_araddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1057): actual bit length 64 differs from formal bit length 1 for port 'm_axi_rdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1058): actual bit length 2 differs from formal bit length 1 for port 'm_axi_rresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1062): actual bit length 2 differs from formal bit length 1 for port 'm_axi_bresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1130): actual bit length 64 differs from formal bit length 1 for port 'm_axi_awaddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1134): actual bit length 64 differs from formal bit length 1 for port 'm_axi_wdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1135): actual bit length 8 differs from formal bit length 1 for port 'm_axi_wstrb'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1139): actual bit length 64 differs from formal bit length 1 for port 'm_axi_araddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1143): actual bit length 64 differs from formal bit length 1 for port 'm_axi_rdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1144): actual bit length 2 differs from formal bit length 1 for port 'm_axi_rresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1148): actual bit length 2 differs from formal bit length 1 for port 'm_axi_bresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1217): actual bit length 64 differs from formal bit length 1 for port 'm_axi_awaddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1221): actual bit length 64 differs from formal bit length 1 for port 'm_axi_wdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1222): actual bit length 8 differs from formal bit length 1 for port 'm_axi_wstrb'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1226): actual bit length 64 differs from formal bit length 1 for port 'm_axi_araddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1230): actual bit length 64 differs from formal bit length 1 for port 'm_axi_rdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1231): actual bit length 2 differs from formal bit length 1 for port 'm_axi_rresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1235): actual bit length 2 differs from formal bit length 1 for port 'm_axi_bresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1303): actual bit length 64 differs from formal bit length 1 for port 'm_axi_awaddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1307): actual bit length 64 differs from formal bit length 1 for port 'm_axi_wdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1308): actual bit length 8 differs from formal bit length 1 for port 'm_axi_wstrb'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1312): actual bit length 64 differs from formal bit length 1 for port 'm_axi_araddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1316): actual bit length 64 differs from formal bit length 1 for port 'm_axi_rdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1317): actual bit length 2 differs from formal bit length 1 for port 'm_axi_rresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1321): actual bit length 2 differs from formal bit length 1 for port 'm_axi_bresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1388): actual bit length 64 differs from formal bit length 1 for port 'm_axi_awaddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1392): actual bit length 64 differs from formal bit length 1 for port 'm_axi_wdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1393): actual bit length 8 differs from formal bit length 1 for port 'm_axi_wstrb'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1397): actual bit length 64 differs from formal bit length 1 for port 'm_axi_araddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1401): actual bit length 64 differs from formal bit length 1 for port 'm_axi_rdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1402): actual bit length 2 differs from formal bit length 1 for port 'm_axi_rresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1406): actual bit length 2 differs from formal bit length 1 for port 'm_axi_bresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1472): actual bit length 64 differs from formal bit length 1 for port 'm_axi_awaddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1476): actual bit length 64 differs from formal bit length 1 for port 'm_axi_wdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1477): actual bit length 8 differs from formal bit length 1 for port 'm_axi_wstrb'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1481): actual bit length 64 differs from formal bit length 1 for port 'm_axi_araddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1485): actual bit length 64 differs from formal bit length 1 for port 'm_axi_rdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1486): actual bit length 2 differs from formal bit length 1 for port 'm_axi_rresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1490): actual bit length 2 differs from formal bit length 1 for port 'm_axi_bresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1558): actual bit length 64 differs from formal bit length 1 for port 'm_axi_awaddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1562): actual bit length 64 differs from formal bit length 1 for port 'm_axi_wdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1563): actual bit length 8 differs from formal bit length 1 for port 'm_axi_wstrb'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1567): actual bit length 64 differs from formal bit length 1 for port 'm_axi_araddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1571): actual bit length 64 differs from formal bit length 1 for port 'm_axi_rdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1572): actual bit length 2 differs from formal bit length 1 for port 'm_axi_rresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1576): actual bit length 2 differs from formal bit length 1 for port 'm_axi_bresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1651): actual bit length 64 differs from formal bit length 1 for port 'm_axi_awaddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1655): actual bit length 64 differs from formal bit length 1 for port 'm_axi_wdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1656): actual bit length 8 differs from formal bit length 1 for port 'm_axi_wstrb'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1660): actual bit length 64 differs from formal bit length 1 for port 'm_axi_araddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1664): actual bit length 64 differs from formal bit length 1 for port 'm_axi_rdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1665): actual bit length 2 differs from formal bit length 1 for port 'm_axi_rresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1669): actual bit length 2 differs from formal bit length 1 for port 'm_axi_bresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1752): actual bit length 64 differs from formal bit length 1 for port 'm_axi_awaddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1756): actual bit length 64 differs from formal bit length 1 for port 'm_axi_wdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1757): actual bit length 8 differs from formal bit length 1 for port 'm_axi_wstrb'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1761): actual bit length 64 differs from formal bit length 1 for port 'm_axi_araddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1765): actual bit length 64 differs from formal bit length 1 for port 'm_axi_rdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1766): actual bit length 2 differs from formal bit length 1 for port 'm_axi_rresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1770): actual bit length 2 differs from formal bit length 1 for port 'm_axi_bresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1841): actual bit length 64 differs from formal bit length 1 for port 'm_axi_awaddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1845): actual bit length 64 differs from formal bit length 1 for port 'm_axi_wdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1846): actual bit length 8 differs from formal bit length 1 for port 'm_axi_wstrb'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1850): actual bit length 64 differs from formal bit length 1 for port 'm_axi_araddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1854): actual bit length 64 differs from formal bit length 1 for port 'm_axi_rdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1855): actual bit length 2 differs from formal bit length 1 for port 'm_axi_rresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1859): actual bit length 2 differs from formal bit length 1 for port 'm_axi_bresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1930): actual bit length 64 differs from formal bit length 1 for port 'm_axi_awaddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1934): actual bit length 64 differs from formal bit length 1 for port 'm_axi_wdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1935): actual bit length 8 differs from formal bit length 1 for port 'm_axi_wstrb'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1939): actual bit length 64 differs from formal bit length 1 for port 'm_axi_araddr'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1943): actual bit length 64 differs from formal bit length 1 for port 'm_axi_rdata'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1944): actual bit length 2 differs from formal bit length 1 for port 'm_axi_rresp'
[WARN (VERI-1330)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1948): actual bit length 2 differs from formal bit length 1 for port 'm_axi_bresp'
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(215): net 'acc_ctrl[55]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(337): net 'dm_slave_req' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(338): net 'dm_slave_we' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(339): net 'dm_slave_addr[63]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(340): net 'dm_slave_be[7]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(341): net 'dm_slave_wdata[63]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(488): net 'rom_req_acct' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(489): net 'rom_addr[63]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(602): net 'clint_axi_req.aw.addr[63]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(915): net 'rst_axi_req.aw.addr[63]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1011): net 'rsa_axi_req.aw.addr[63]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1097): net 'rng_axi_req.aw.addr[63]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1184): net 'aes0_axi_req.aw.addr[63]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1270): net 'aes1_axi_req.aw.addr[63]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1355): net 'aes2_axi_req.aw.addr[63]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1440): net 'sha256_axi_req.aw.addr[63]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1525): net 'hmac_axi_req.aw.addr[63]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1611): net 'pkt_axi_req.aw.addr[63]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1805): net 'reglk_axi_req.aw.addr[63]' does not have a driver
[WARN (VDB-1002)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(1895): net 'dma_axi_req.aw.addr[63]' does not have a driver
[WARN (VDB-1000)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(734): net 'plic_master.b_resp' is constantly driven from multiple places
[WARN (VDB-1001)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(866): found another driver here
[WARN (VDB-1013)] design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(297): input port 'priv_lvl_i[49]' is not connected on this instance
[INFO (VERI-1018)] top_wrapper_dac21.sv(3): compiling module 'top_wrapper_dac21'
[WARN (VERI-8028)] top_wrapper_dac21.sv(263): missing/open ports on instance dmi_jtag_i of module dmi_jtag
[WARN (VERI-1330)] top_wrapper_dac21.sv(266): actual bit length 80 differs from formal bit length 112 for port 'reglk_ctrl_o'
[WARN (VERI-1330)] top_wrapper_dac21.sv(272): actual bit length 32 differs from formal bit length 36 for port 'acc_ctrl_o'
[WARN (VERI-1330)] top_wrapper_dac21.sv(276): actual bit length 1024 differs from formal bit length 64 for port 'p_i'
[WARN (VERI-1330)] top_wrapper_dac21.sv(276): actual bit length 1024 differs from formal bit length 64 for port 'q_i'
[WARN (VERI-1330)] top_wrapper_dac21.sv(276): actual bit length 2048 differs from formal bit length 128 for port 'msg_in'
[WARN (VERI-1330)] top_wrapper_dac21.sv(276): actual bit length 2048 differs from formal bit length 128 for port 'msg_out'
[WARN (VDB-1013)] top_wrapper_dac21.sv(264): input port 'priv_lvl_i[49]' is not connected on this instance
WARNING (WNL008): Module "scoreboard" is undefined. All instances will be black boxed.
WARNING (WNL008): Module "AXI_BUS" is undefined. All instances will be black boxed.
WARNING (WNL008): Module "noc_axilite_bridge" is undefined. All instances will be black boxed.
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          229 (11 packages)
  Single run mode                         On
  Pipeline                                On (213 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      177 (169 synthesized)
  Number of analyzed VHDL entities        0 (2 synthesized)
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(429): external reference "dm_master.aw_addr" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(430): external reference "dm_master.aw_valid" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(431): external reference "dm_master.aw_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(433): external reference "dm_master.w_data" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(434): external reference "dm_master.w_strb" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(435): external reference "dm_master.w_valid" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(436): external reference "dm_master.w_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(438): external reference "dm_master.ar_addr" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(439): external reference "dm_master.ar_valid" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(440): external reference "dm_master.ar_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(442): external reference "dm_master.r_data" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(443): external reference "dm_master.r_resp" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(444): external reference "dm_master.r_valid" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(445): external reference "dm_master.r_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(447): external reference "dm_master.b_resp" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(448): external reference "dm_master.b_valid" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(449): external reference "dm_master.b_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(462): external reference "dm_master.aw_id" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(463): external reference "dm_master.aw_len" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(464): external reference "dm_master.aw_size" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(465): external reference "dm_master.aw_burst" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(466): external reference "dm_master.aw_lock" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(467): external reference "dm_master.aw_cache" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(468): external reference "dm_master.aw_prot" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(469): external reference "dm_master.aw_qos" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(470): external reference "dm_master.aw_region" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(471): external reference "dm_master.aw_atop" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(472): external reference "dm_master.w_last" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(473): external reference "dm_master.ar_id" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(474): external reference "dm_master.ar_len" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(475): external reference "dm_master.ar_size" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(476): external reference "dm_master.ar_burst" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(477): external reference "dm_master.ar_lock" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(478): external reference "dm_master.ar_cache" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(479): external reference "dm_master.ar_prot" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(480): external reference "dm_master.ar_qos" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(481): external reference "dm_master.ar_region" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(551): external reference "br_master.aw_addr" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(552): external reference "br_master.aw_valid" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(553): external reference "br_master.aw_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(555): external reference "br_master.w_data" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(556): external reference "br_master.w_strb" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(557): external reference "br_master.w_valid" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(558): external reference "br_master.w_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(560): external reference "br_master.ar_addr" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(561): external reference "br_master.ar_valid" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(562): external reference "br_master.ar_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(564): external reference "br_master.r_data" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(565): external reference "br_master.r_resp" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(566): external reference "br_master.r_valid" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(567): external reference "br_master.r_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(569): external reference "br_master.b_resp" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(570): external reference "br_master.b_valid" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(571): external reference "br_master.b_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(578): external reference "br_master.aw_id" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(579): external reference "br_master.aw_len" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(580): external reference "br_master.aw_size" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(581): external reference "br_master.aw_burst" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(582): external reference "br_master.aw_lock" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(583): external reference "br_master.aw_cache" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(584): external reference "br_master.aw_prot" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(585): external reference "br_master.aw_qos" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(586): external reference "br_master.aw_region" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(587): external reference "br_master.aw_atop" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(588): external reference "br_master.w_last" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(589): external reference "br_master.ar_id" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(590): external reference "br_master.ar_len" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(591): external reference "br_master.ar_size" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(592): external reference "br_master.ar_burst" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(593): external reference "br_master.ar_lock" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(594): external reference "br_master.ar_cache" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(595): external reference "br_master.ar_prot" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(596): external reference "br_master.ar_qos" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(597): external reference "br_master.ar_region" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(716): external reference "plic_master.aw_addr" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(717): external reference "plic_master.aw_valid" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(718): external reference "plic_master.aw_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(718): external reference "plic_master.aw_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(720): external reference "plic_master.w_data" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(721): external reference "plic_master.w_strb" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(722): external reference "plic_master.w_valid" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(723): external reference "plic_master.w_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(723): external reference "plic_master.w_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(725): external reference "plic_master.ar_addr" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(726): external reference "plic_master.ar_valid" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(727): external reference "plic_master.ar_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(727): external reference "plic_master.ar_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(729): external reference "plic_master.r_data" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(729): external reference "plic_master.r_data" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(730): external reference "plic_master.r_resp" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(731): external reference "plic_master.r_valid" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(732): external reference "plic_master.r_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(734): external reference "plic_master.r_valid" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(734): external reference "plic_master.r_valid" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(735): external reference "plic_master.b_valid" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(736): external reference "plic_master.b_ready" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(738): external reference "plic_master.aw_size" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(739): external reference "plic_master.ar_size" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(743): external reference "plic_master.aw_id" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(744): external reference "plic_master.aw_len" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(745): external reference "plic_master.aw_burst" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(746): external reference "plic_master.aw_lock" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(747): external reference "plic_master.aw_cache" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(748): external reference "plic_master.aw_prot" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(749): external reference "plic_master.aw_qos" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(750): external reference "plic_master.aw_region" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(751): external reference "plic_master.aw_atop" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(752): external reference "plic_master.w_last" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(753): external reference "plic_master.ar_id" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(754): external reference "plic_master.ar_len" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(755): external reference "plic_master.ar_burst" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(756): external reference "plic_master.ar_lock" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(757): external reference "plic_master.ar_cache" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(758): external reference "plic_master.ar_prot" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(759): external reference "plic_master.ar_qos" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(760): external reference "plic_master.ar_region" remains unresolved and will be treated as a free net.
WARNING (WNL021): design/hackatdac21/piton/design/chip/tile/ariane/openpiton/riscv_peripherals.sv(840): external reference "plic_master.w_data" remains unresolved and will be treated as a free net.
WARNING (WNL018): design/hackatdac21/piton/design/chip/tile/ariane/src/multiplier.sv(50): multiplication operator mult_65s_65s (size 130) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): design/hackatdac21/piton/design/chip/tile/ariane/src/multiplier.sv(73): multiplication operator mult_65s_65s (size 130) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv(322): multiplication operator mult_24u_24u (size 48) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): design/hackatdac21/piton/design/chip/tile/ariane/src/fpu/src/fpnew_fma.sv(322): multiplication operator mult_53u_53u (size 106) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/rsa_top.v(17): multiplication operator mult_64u_64u (size 128) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/inverter.v(23): multiplication operator mult_128u_128u (size 256) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/inverter.v(25): multiplication operator mult_128u_128u (size 256) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/mod_exp.v(19): multiplication operator mult_128u_128u (size 256) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/mod_exp.v(21): multiplication operator mult_128u_128u (size 256) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/rsa_top.v(17): multiplication operator mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/inverter.v(23): multiplication operator mult_64u_64u (size 128) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/inverter.v(25): multiplication operator mult_64u_64u (size 128) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/mod_exp.v(19): multiplication operator mult_64u_64u (size 128) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): design/hackatdac21/piton/design/chip/tile/ariane/src/rsa/mod_exp.v(21): multiplication operator mult_64u_64u (size 128) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 90. Use "get_design_info -list multiple_driven" for more information.
top_wrapper_dac21
[<embedded>] % clock clk_i -factor 1 -phase 1
[<embedded>] % reset -expression ~rst_ni
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_ni".
[<embedded>] % assert -name HACK@DAC21_p1 {(~dmi_jtag_i.trst_ni |-> dmi_jtag_i.pass_check == 1'b0)}
HACK@DAC21_p1
[<embedded>] % assert -name HACK@DAC21_p2 {(dmi_jtag_i.state_q == dmi_jtag_i.Idle && dmi_jtag_i.state_d == dmi_jtag_i.Write |-> dmi_jtag_i.pass_check == 1'b1)}
HACK@DAC21_p2
[<embedded>] % assert -name HACK@DAC21_p7 {(~(ariane_i.csr_regfile_i.debug_mode_q) || (riscv::PRIV_LVL_M))}
HACK@DAC21_p7
[<embedded>] % assert -name HACK@DAC21_p14 {( (aes0_wrapper_i.aes.uut.validCounter - 1) == $next(aes0_wrapper_i.aes.uut.validCounter))}
WARNING (WNL023): Expression sizes mismatch.
HACK@DAC21_p14
[<embedded>] % assert -name HACK@DAC21_p18 {(ariane_i.csr_regfile_i.csr_we && ariane_i.csr_regfile_i.csr_addr.address == riscv::CSR_SIE) -> ariane_i.csr_regfile_i.mie_d == (ariane_i.csr_regfile_i.mie_q & ~ariane_i.csr_regfile_i.mideleg_q) | (ariane_i.csr_regfile_i.csr_wdata & ariane_i.csr_regfile_i.mideleg_q)}
WARNING (WNL023): Expression sizes mismatch.
HACK@DAC21_p18
[<embedded>] % assert -name HACK@DAC21_p30 {((dmi_jtag_i.pass_mode) |-> (dmi_jtag_i.pass_data == dmi_jtag_i.data_d))}
WARNING (WNL023): Expression sizes mismatch.
HACK@DAC21_p30
[<embedded>] % assert -name HACK@DAC21_p35 {~(reglk_wrapper_i.rst_ni && ~reglk_wrapper_i.jtag_unlock && ~reglk_wrapper_i.rst_9) |-> (reglk_wrapper_i.reglk_mem == 'h0)}
HACK@DAC21_p35
[<embedded>] % assert -name HACK@DAC21_p36 {((sha256_wrapper_i.sha256.sha256_ctrl_reg == sha256_wrapper_i.sha256.CTRL_IGNORE && sha256_wrapper_i.sha256.ignore_input_reg) |-> (sha256_wrapper_i.data == 0))}
WARNING (WNL023): Expression sizes mismatch.
WARNING (WNL023): Expression sizes mismatch.
HACK@DAC21_p36
[<embedded>] % assert -name HACK@DAC21_p39 {(aes0_wrapper_i.ct_valid |-> ((aes0_wrapper_i.p_c[0] == 0) && (aes0_wrapper_i.p_c[1] == 0) && (aes0_wrapper_i.p_c[2] == 0) && (aes0_wrapper_i.p_c[3] == 0)))}
HACK@DAC21_p39
[<embedded>] % assert -name HACK@DAC21_p42 {((acct_wrapper_i.rst_ni && rst_6) || (acct_wrapper_i.acct_mem.read_data_0[0]==32'h0000_0000))}
HACK@DAC21_p42
[<embedded>] % assert -name HACK@DAC21_p46 {((aes0_wrapper_i.debug_mode_i) |-> ((aes0_wrapper_i.key_big == 192'b0) && (aes0_wrapper_i.key_big2 == 192'b0)))}
HACK@DAC21_p46
[<embedded>] % assert -name HACK@DAC21_p47 {((aes0_wrapper_i.debug_mode_i) |-> ((aes0_wrapper_i.key_big == 192'b0) && (aes0_wrapper_i.key_big2 == 192'b0)))}
HACK@DAC21_p47
[<embedded>] % assert -name HACK@DAC21_p48 {(~(reglk_wrapper_i.rst_ni && ~rst_9) |-> ~reglk_wrapper_i.jtag_unlock)}
HACK@DAC21_p48
[<embedded>] % assert -name HACK@DAC21_p57 {(dma_i.dma_ctrl_reg == dma_i.CTRL_ABORT && !dma_i.done_i |=> dma_i.dma_ctrl_reg != dma_i.CTRL_ABORT)}
WARNING (WNL023): Expression sizes mismatch.
WARNING (WNL023): Expression sizes mismatch.
HACK@DAC21_p57
[<embedded>] % assert -name HACK@DAC21_p84 {((dmi_jtag_i.dmi_req_ready && dmi_jtag_i.state_q == dmi_jtag_i.Write) |=> (dmi_jtag_i.state_q == dmi_jtag_i.WaitWriteValid))}
HACK@DAC21_p84
[<embedded>] % assert -name HACK@DAC21_p95 {(~(rsa_wrapper_i.rst_ni && ~rsa_wrapper_i.rst_13) |-> (rsa_wrapper_i.msg_out == 0))}
WARNING (WNL023): Expression sizes mismatch.
HACK@DAC21_p95
[<embedded>] % assert -name HACK@DAC21_p96_modified {(riscv_peripherals_i.ariane_boot_sel_i |-> riscv_peripherals_i.rom_rdata_linux)}
HACK@DAC21_p96_modified
[<embedded>] % 
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3NZbhPDfiY2AbBQnsjfOxn6c+6e6yL+/e8fYmWaKaTqwEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
INFO (IPF036): Starting proof on task: "<embedded>", 17 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 5 analyzed.
INFO (IRS018): Reset analysis simulation executed for 4 iterations. Assigned values for 46388 of 79144 design flops, 0 of 5748 design latches, 6 of 6 internal elements.
WARNING (WRS031): 931 of 79144 design flop(s) with asynchronous reset condition, but not reset. Run "get_reset_info -x_value -with_reset_pin" to get a list of such flops.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom4: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom5: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom6: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Ncustom7: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom8: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "HACK@DAC21_p7" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.194s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 5, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 1, bothedge: 0
0.0.N: Clocks that will never have a posedge: ariane_i.dcache_commit_wbuffer_empty [vTrue], 
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.26 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "HACK@DAC21_p46" in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "HACK@DAC21_p47" in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "HACK@DAC21_p48" in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "HACK@DAC21_p95" in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "HACK@DAC21_p96_modified" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.18 s]
0.0.N: Proof Simplification Iteration 3	[0.25 s]
0.0.N: Proof Simplification Iteration 4	[0.32 s]
0.0.N: Proof Simplification Iteration 5	[0.40 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.87 s
0.0.N: Identified and disabled 4 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 11
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 129941@icpc(local) jg_129567_icpc_1
0.0.N: Proofgrid shell started at 129940@icpc(local) jg_129567_icpc_1
0.0.Ht: Proofgrid shell started at 129974@icpc(local) jg_129567_icpc_1
0.0.B: Proofgrid shell started at 129991@icpc(local) jg_129567_icpc_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "HACK@DAC21_p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "HACK@DAC21_p1" was proven in 0.01 s.
0.0.N: Stopped processing property "HACK@DAC21_p1"	[0.01 s].
0.0.N: Starting proof for property "HACK@DAC21_p2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "HACK@DAC21_p2" in 0.28 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "HACK@DAC21_p14" in 0.28 s by the incidental trace "HACK@DAC21_p2".
0.0.N: Stopped processing property "HACK@DAC21_p2"	[0.31 s].
0.0.N: Starting proof for property "HACK@DAC21_p18"	[0.00 s].
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "HACK@DAC21_p18"	[0.00 s].
0.0.N: Trace Attempt  1	[0.07 s]
0.0.B: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.Ht: Trace Attempt  1	[0.28 s]
0.0.Ht: A trace with 1 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "HACK@DAC21_p30" in 0.04 s.
0.0.Ht: A trace with 1 cycles was found. [0.30 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "HACK@DAC21_p42" in 0.12 s.
0.0.Ht: Trace Attempt  2	[0.32 s]
0.0.Hp: Trace Attempt  1	[0.38 s]
0.0.Ht: A trace with 2 cycles was found. [0.32 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "HACK@DAC21_p84" in 0.20 s.
0.0.B: Trace Attempt  2	[0.20 s]
0.0.Ht: Trace Attempt  3	[0.44 s]
0.0.N: Trace Attempt  3	[0.33 s]
0.0.Ht: A trace with 3 cycles was found. [0.45 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "HACK@DAC21_p35" in 0.30 s.
0.0.Ht: A trace with 3 cycles was found. [0.48 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "HACK@DAC21_p39" in 0.39 s.
0.0.Ht: A trace with 3 cycles was found. [0.50 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "HACK@DAC21_p57" in 0.49 s.
0.0.Ht: Trace Attempt  4	[0.68 s]
0.0.B: Trace Attempt  3	[0.60 s]
0.0.Ht: A trace with 4 cycles was found. [0.80 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "HACK@DAC21_p18" in 0.59 s.
0: ProofGrid usable level: 1
0.0.N: Trace Attempt  4	[0.70 s]
0.0.N: Stopped processing property "HACK@DAC21_p18"	[0.62 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "HACK@DAC21_p36"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  5	[0.88 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.14 s]
0.0.Ht: Trace Attempt  6	[0.90 s]
0.0.Ht: A trace with 6 cycles was found. [0.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 6 cycles was found for the property "HACK@DAC21_p36" in 0.68 s.
0.0.Ht: All properties determined. [0.98 s]
0.0.N: Stopped processing property "HACK@DAC21_p36"	[0.09 s].
0.0.N: Trace Attempt  6	[0.09 s]
0.0.N: All properties determined. [0.14 s]
0.0.Ht: Exited with Success (@ 1.17 s)
0: ProofGrid usable level: 0
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [1.12 s]
0.0.N: Exited with Success (@ 1.22 s)
0.0.Hp: Exited with Success (@ 1.24 s)
0.0.B: Stopped processing property "HACK@DAC21_p18"	[0.71 s].
0.0.B: All properties determined. [0.95 s]
0.0.B: Exited with Success (@ 1.28 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 95.33 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.08        1.04        0.00       92.78 %
     Hp        0.03        1.05        0.00       96.80 %
     Ht        0.04        0.99        0.00       96.14 %
      B        0.04        0.96        0.00       95.78 %
    all        0.05        1.01        0.00       95.33 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.20        4.04        0.00

    Data read    : 2.96 MiB
    Data written : 4.07 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 17
                 assertions                   : 17
                  - proven                    : 2 (11.7647%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 15 (88.2353%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
determined
[<embedded>] % report -summary -force -result -file fpv_result.rpt
[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.727 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
