TimeQuest Timing Analyzer report for arinc_429_rx
Sat Feb 01 23:00:41 2014
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Fmax Summary
  5. Setup Summary
  6. Hold Summary
  7. Recovery Summary
  8. Removal Summary
  9. Minimum Pulse Width
 10. Setup Transfers
 11. Hold Transfers
 12. Unconstrained Paths
 13. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 7.1 Build 156 04/30/2007 SJ Full Version ;
; Revision Name      ; arinc_429_rx                                     ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C25F324C8                                     ;
; Timing Models      ; Preliminary                                      ;
; Delay Model        ; Slow Model                                       ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                             ;
+------------+------+--------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------+
; Fmax Summary            ;
+------------+------------+
; Fmax (MHz) ; Clock Name ;
+------------+------------+
; 185.94     ; clk        ;
+------------+------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Setup Summary                  ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -4.378 ; -724.162      ;
+-------+--------+---------------+


+-------------------------------+
; Hold Summary                  ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.536 ; 0.000         ;
+-------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width                                                                                                                                                                                     ;
+--------+--------------+----------------+--------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Pulse  ; Clock ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+--------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[0]                          ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[1]                          ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[2]                          ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[3]                          ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[4]                          ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[5]                          ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[6]                          ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[7]                          ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[8]                          ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[9]                          ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[10]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[11]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[12]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[13]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[29]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[14]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[15]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[16]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[17]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[18]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[19]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[20]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[21]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[22]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[23]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[24]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[25]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[26]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[27]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[28]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg7  ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg7 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[30]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|q_b[31]                         ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~portb_re_reg       ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_we_reg       ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg0  ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg0 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg1 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg2 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg3 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg4 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg5 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg6 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~portb_address_reg0 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~portb_address_reg1 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~portb_address_reg2 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~portb_address_reg3 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~portb_address_reg4 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~portb_address_reg5 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~portb_address_reg6 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~portb_address_reg7 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg1  ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg2  ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg21 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg3  ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg4  ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg5  ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg6  ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg23 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg8  ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg9  ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg10 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg11 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg12 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg13 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg14 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg15 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg16 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg17 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg18 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg19 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg20 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg22 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg24 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg25 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg26 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg27 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg28 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg29 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg30 ;
; -4.555 ; 1.000        ; 5.555          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_datain_reg31 ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; in_data_shift[30]                                                                                                                ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|low_addressa[7]                                         ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; data_trg                                                                                                                         ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0]                      ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3]                      ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1]                      ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2]                      ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; in_data_shift[15]                                                                                                                ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; in_data_shift[16]                                                                                                                ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; in_data_shift[17]                                                                                                                ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4]                      ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]                      ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6]                      ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; scfifo:ARINC_429_rd_fifo|scfifo_5e81:auto_generated|a_dpfifo_o581:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7]                      ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; in_data_shift[28]                                                                                                                ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; in_data_shift[29]                                                                                                                ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; in_data_shift[0]                                                                                                                 ;
; -1.857 ; 1.000        ; 2.857          ; Period ; clk   ; Rise       ; in_data_shift[1]                                                                                                                 ;
+--------+--------------+----------------+--------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4189     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4189     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 276   ; 276  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 83    ; 83   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Sat Feb 01 23:00:40 2014
Info: Command: quartus_sta arinc_429_rx -c arinc_429_rx
Info: qsta_default_script.tcl version: 24.0.1.7
Critical Warning: SDC file not found: 'arinc_429_rx.sdc'
Info: No base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -waveform {0.000 0.500} -name clk clk
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -4.378
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.378      -724.162 clk 
Info: Worst-case hold slack is 0.536
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.536         0.000 clk 
Info: No recovery paths to report
Info: No removal paths to report
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Allocated 167 megabytes of memory during processing
    Info: Processing ended: Sat Feb 01 23:00:41 2014
    Info: Elapsed time: 00:00:01


