{
    "target_type": "0x4b",
    "signatures": {
        "0x59930000": "MCBISTFIR[0]: Invalid maint address",
        "0x59930001": "MCBISTFIR[1]: Command address timeout",
        "0x59930002": "MCBISTFIR[2]: Internal FSM error",
        "0x59930003": "MCBISTFIR[3]: MCBIST broadcast out of sync",
        "0x59930004": "MCBISTFIR[4]: MCBIST data error",
        "0x59930005": "MCBISTFIR[5]: Hard NCE ETE attn",
        "0x59930006": "MCBISTFIR[6]: Soft NCE ETE attn",
        "0x59930007": "MCBISTFIR[7]: Int NCE ETE attn",
        "0x59930008": "MCBISTFIR[8]: RCE ETE attn",
        "0x59930009": "MCBISTFIR[9]: ICE (IMPE) ETE attn",
        "0x5993000a": "MCBISTFIR[10]: MCBIST program complete",
        "0x5993000b": "MCBISTFIR[11]: MCBIST CCS subtest done",
        "0x5993000c": "MCBISTFIR[12]: WAT debug bus attn",
        "0x5993000d": "MCBISTFIR[13]: SCOM recoverable register parity error",
        "0x5993000e": "MCBISTFIR[14]: SCOM fatal reg parity error",
        "0x5993000f": "MCBISTFIR[15]: SCOM WAT and debug reg parity error",
        "0x59930010": "MCBISTFIR[16]: Reserved",
        "0x59930011": "MCBISTFIR[17]: Reserved",
        "0x59930012": "MCBISTFIR[18]: Internal SCOM error",
        "0x59930013": "MCBISTFIR[19]: Internal SCOM error clone",
        "0x5f0c0000": "MMIOFIR[0]: AFU desc unimp",
        "0x5f0c0001": "MMIOFIR[1]: MMIO err",
        "0x5f0c0002": "MMIOFIR[2]: SCOM err",
        "0x5f0c0003": "MMIOFIR[3]: FSM perr",
        "0x5f0c0004": "MMIOFIR[4]: FIFO overflow",
        "0x5f0c0005": "MMIOFIR[5]: Ctl reg parity err",
        "0x5f0c0006": "MMIOFIR[6]: Info reg parity error",
        "0x5f0c0007": "MMIOFIR[7]: SNSC both starts err",
        "0x5f0c0008": "MMIOFIR[8]: SNSC mult seq parity err",
        "0x5f0c0009": "MMIOFIR[9]: SNSC FSM parity err",
        "0x5f0c000a": "MMIOFIR[10]: SNSC reg parity err",
        "0x5f0c000b": "MMIOFIR[11]: acTAG PASID cfg err",
        "0x54170003": "OCMB_CHIPLET_FIR[3]: Attention from OCMB_LFIR",
        "0x54170004": "OCMB_CHIPLET_FIR[4]: Attention from MMIOFIR",
        "0x54170007": "OCMB_CHIPLET_FIR[7]: Attention from SRQFIR",
        "0x54170008": "OCMB_CHIPLET_FIR[8]: Attention from MCBISTFIR",
        "0x54170009": "OCMB_CHIPLET_FIR[9]: Attention from RDFFIR",
        "0x5417000b": "OCMB_CHIPLET_FIR[11]: Attention from TLXFIR",
        "0x5417000c": "OCMB_CHIPLET_FIR[12]: Attention from OMIDLFIR",
        "0x1cd40001": "OCMB_CHIPLET_SPA_FIR[1]: Attention from MMIOFIR",
        "0x1cd40004": "OCMB_CHIPLET_SPA_FIR[4]: Attention from SRQFIR",
        "0x1cd40005": "OCMB_CHIPLET_SPA_FIR[5]: Attention from MCBISTFIR",
        "0x1cd40006": "OCMB_CHIPLET_SPA_FIR[6]: Attention from RDFFIR",
        "0x1cd40008": "OCMB_CHIPLET_SPA_FIR[8]: Attention from TLXFIR",
        "0x1cd40009": "OCMB_CHIPLET_SPA_FIR[9]: Attention from OMIDLFIR",
        "0xc4800000": "OCMB_LFIR[0]: CFIR access PCB error",
        "0xc4800001": "OCMB_LFIR[1]: CFIR internal parity error",
        "0xc4800002": "OCMB_LFIR[2]: LFIR internal parity error",
        "0xc4800003": "OCMB_LFIR[3]: Debug scom satellite error",
        "0xc4800004": "OCMB_LFIR[4]: PSCOM Logic: PCB Access Error",
        "0xc4800005": "OCMB_LFIR[5]: PSCOM Logic: Summarized internal errors",
        "0xc4800006": "OCMB_LFIR[6]: Trace Logic : Scom Satellite Error - Trace0",
        "0xc4800007": "OCMB_LFIR[7]: Trace Logic : Scom Satellite Error - Trace1",
        "0xc4800008": "OCMB_LFIR[8]: PIB2GIF parity error on FSM or Registers",
        "0xc4800009": "OCMB_LFIR[9]: MSG access PCB error",
        "0xc480000a": "OCMB_LFIR[10:18]: unused",
        "0xc480000b": "OCMB_LFIR[10:18]: unused",
        "0xc480000c": "OCMB_LFIR[10:18]: unused",
        "0xc480000d": "OCMB_LFIR[10:18]: unused",
        "0xc480000e": "OCMB_LFIR[10:18]: unused",
        "0xc480000f": "OCMB_LFIR[10:18]: unused",
        "0xc4800010": "OCMB_LFIR[10:18]: unused",
        "0xc4800011": "OCMB_LFIR[10:18]: unused",
        "0xc4800012": "OCMB_LFIR[10:18]: unused",
        "0xc4800013": "OCMB_LFIR[19]: DLL IRQ",
        "0xc4800014": "OCMB_LFIR[20]: Watchdog timer interrupt",
        "0xc4800015": "OCMB_LFIR[21]: internal temp sensor tripped a threshold",
        "0xc4800016": "OCMB_LFIR[22]: GPBC_FATAL_ERROR",
        "0xc4800017": "OCMB_LFIR[23]: GPBC_NON_FATAL_ERROR",
        "0xc4800018": "OCMB_LFIR[24]: early power off warning",
        "0xc4800019": "OCMB_LFIR[25]: TOP fatal interrupts",
        "0xc480001a": "OCMB_LFIR[26]: TOP non fatal interrupts",
        "0xc480001b": "OCMB_LFIR[27:30]: Interrupt from OPSe to OCMB",
        "0xc480001c": "OCMB_LFIR[27:30]: Interrupt from OPSe to OCMB",
        "0xc480001d": "OCMB_LFIR[27:30]: Interrupt from OPSe to OCMB",
        "0xc480001e": "OCMB_LFIR[27:30]: Interrupt from OPSe to OCMB",
        "0xc480001f": "OCMB_LFIR[31]: SerDes continuous calibration failure",
        "0xc4800020": "OCMB_LFIR[32]: Firmware Assert or CPU Exception",
        "0xc4800021": "OCMB_LFIR[33]: Extended error information ready",
        "0xc4800022": "OCMB_LFIR[34]: Interrupt from OPSe to OCMB",
        "0xc4800023": "OCMB_LFIR[35]: DDR thermal event",
        "0xc4800024": "OCMB_LFIR[36]: DDR4 PHY fatal",
        "0xc4800025": "OCMB_LFIR[37]: DDR4 PHY non fatal",
        "0xc4800026": "OCMB_LFIR[38]: DDR4 PHY interrupt",
        "0xc4800027": "OCMB_LFIR[39]: foxhound fatal lane 7",
        "0xc4800028": "OCMB_LFIR[40]: foxhound fatal lane 6",
        "0xc4800029": "OCMB_LFIR[41]: foxhound fatal lane 5",
        "0xc480002a": "OCMB_LFIR[42]: foxhound fatal lane 4",
        "0xc480002b": "OCMB_LFIR[43]: foxhound fatal lane 3",
        "0xc480002c": "OCMB_LFIR[44]: foxhound fatal lane 2",
        "0xc480002d": "OCMB_LFIR[45]: foxhound fatal lane 1",
        "0xc480002e": "OCMB_LFIR[46]: foxhound fatal lane 0",
        "0xc480002f": "OCMB_LFIR[47:54]: foxhound non fatal",
        "0xc4800030": "OCMB_LFIR[47:54]: foxhound non fatal",
        "0xc4800031": "OCMB_LFIR[47:54]: foxhound non fatal",
        "0xc4800032": "OCMB_LFIR[47:54]: foxhound non fatal",
        "0xc4800033": "OCMB_LFIR[47:54]: foxhound non fatal",
        "0xc4800034": "OCMB_LFIR[47:54]: foxhound non fatal",
        "0xc4800035": "OCMB_LFIR[47:54]: foxhound non fatal",
        "0xc4800036": "OCMB_LFIR[47:54]: foxhound non fatal",
        "0xc4800037": "OCMB_LFIR[55:62]: foxhound serdes interrupt",
        "0xc4800038": "OCMB_LFIR[55:62]: foxhound serdes interrupt",
        "0xc4800039": "OCMB_LFIR[55:62]: foxhound serdes interrupt",
        "0xc480003a": "OCMB_LFIR[55:62]: foxhound serdes interrupt",
        "0xc480003b": "OCMB_LFIR[55:62]: foxhound serdes interrupt",
        "0xc480003c": "OCMB_LFIR[55:62]: foxhound serdes interrupt",
        "0xc480003d": "OCMB_LFIR[55:62]: foxhound serdes interrupt",
        "0xc480003e": "OCMB_LFIR[55:62]: foxhound serdes interrupt",
        "0xc480003f": "OCMB_LFIR[63]: GIF2PCB parity error on FSM or Registers",
        "0x44220000": "OMIDLFIR[0]: OMI-DL0 fatal error",
        "0x44220001": "OMIDLFIR[1]: OMI-DL0 UE on data flit",
        "0x44220002": "OMIDLFIR[2]: OMI-DL0 CE on TL flit",
        "0x44220003": "OMIDLFIR[3]: OMI-DL0 detected a CRC error",
        "0x44220004": "OMIDLFIR[4]: OMI-DL0 received a nack",
        "0x44220005": "OMIDLFIR[5]: OMI-DL0 running in degraded mode",
        "0x44220006": "OMIDLFIR[6]: OMI-DL0 parity error detection on a lane",
        "0x44220007": "OMIDLFIR[7]: OMI-DL0 retrained due to no forward progress",
        "0x44220008": "OMIDLFIR[8]: OMI-DL0 remote side initiated a retrain",
        "0x44220009": "OMIDLFIR[9]: OMI-DL0 retrain due to internal error or software",
        "0x4422000a": "OMIDLFIR[10]: OMI-DL0 threshold reached",
        "0x4422000b": "OMIDLFIR[11]: OMI-DL0 trained",
        "0x4422000c": "OMIDLFIR[12]: OMI-DL0 endpoint error bit 0",
        "0x4422000d": "OMIDLFIR[13]: OMI-DL0 endpoint error bit 1",
        "0x4422000e": "OMIDLFIR[14]: OMI-DL0 endpoint error bit 2",
        "0x4422000f": "OMIDLFIR[15]: OMI-DL0 endpoint error bit 3",
        "0x44220010": "OMIDLFIR[16]: OMI-DL0 endpoint error bit 4",
        "0x44220011": "OMIDLFIR[17]: OMI-DL0 endpoint error bit 5",
        "0x44220012": "OMIDLFIR[18]: OMI-DL0 endpoint error bit 6",
        "0x44220013": "OMIDLFIR[19]: OMI-DL0 endpoint error bit 7",
        "0x44220014": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x44220015": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x44220016": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x44220017": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x44220018": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x44220019": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x4422001a": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x4422001b": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x4422001c": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x4422001d": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x4422001e": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x4422001f": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x44220020": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x44220021": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x44220022": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x44220023": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x44220024": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x44220025": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x44220026": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x44220027": "OMIDLFIR[20:39]: OMI-DL1 reserved",
        "0x44220028": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x44220029": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x4422002a": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x4422002b": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x4422002c": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x4422002d": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x4422002e": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x4422002f": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x44220030": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x44220031": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x44220032": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x44220033": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x44220034": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x44220035": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x44220036": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x44220037": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x44220038": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x44220039": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x4422003a": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x4422003b": "OMIDLFIR[40:59]: OMI-DL2 reserved",
        "0x4422003c": "OMIDLFIR[60]: Performance monitor wrapped",
        "0x4422003d": "OMIDLFIR[61]: reserved",
        "0x4422003e": "OMIDLFIR[62]: LFIR internal parity error",
        "0x4422003f": "OMIDLFIR[63]: SCOM Satellite Error",
        "0x83810000": "RDFFIR[0]: Mainline read MPE on rank 0",
        "0x83810001": "RDFFIR[1]: Mainline read MPE on rank 1",
        "0x83810002": "RDFFIR[2]: Mainline read MPE on rank 2",
        "0x83810003": "RDFFIR[3]: Mainline read MPE on rank 3",
        "0x83810004": "RDFFIR[4]: Mainline read MPE on rank 4",
        "0x83810005": "RDFFIR[5]: Mainline read MPE on rank 5",
        "0x83810006": "RDFFIR[6]: Mainline read MPE on rank 6",
        "0x83810007": "RDFFIR[7]: Mainline read MPE on rank 7",
        "0x83810008": "RDFFIR[8]: Mainline read NCE",
        "0x83810009": "RDFFIR[9]: Mainline read TCE",
        "0x8381000a": "RDFFIR[10]: Mainline read SCE",
        "0x8381000b": "RDFFIR[11]: Mainline read MCE",
        "0x8381000c": "RDFFIR[12]: Mainline read SUE",
        "0x8381000d": "RDFFIR[13]: Mainline read AUE",
        "0x8381000e": "RDFFIR[14]: Mainline read UE",
        "0x8381000f": "RDFFIR[15]: Mainline read RCD",
        "0x83810010": "RDFFIR[16]: Mainline read IAUE",
        "0x83810011": "RDFFIR[17]: Mainline read IUE",
        "0x83810012": "RDFFIR[18]: Mainline read IRCD",
        "0x83810013": "RDFFIR[19]: Mainline read IMPE",
        "0x83810014": "RDFFIR[20:27]: Maintenance MPE",
        "0x83810015": "RDFFIR[20:27]: Maintenance MPE",
        "0x83810016": "RDFFIR[20:27]: Maintenance MPE",
        "0x83810017": "RDFFIR[20:27]: Maintenance MPE",
        "0x83810018": "RDFFIR[20:27]: Maintenance MPE",
        "0x83810019": "RDFFIR[20:27]: Maintenance MPE",
        "0x8381001a": "RDFFIR[20:27]: Maintenance MPE",
        "0x8381001b": "RDFFIR[20:27]: Maintenance MPE",
        "0x8381001c": "RDFFIR[28]: Maintenance NCE",
        "0x8381001d": "RDFFIR[29]: Maintenance TCE",
        "0x8381001e": "RDFFIR[30]: Maintenance SCE",
        "0x8381001f": "RDFFIR[31]: Maintenance MCE",
        "0x83810020": "RDFFIR[32]: Maintenance SUE",
        "0x83810021": "RDFFIR[33]: Maintenance AUE",
        "0x83810022": "RDFFIR[34]: Maintenance UE",
        "0x83810023": "RDFFIR[35]: Maintenance RCD",
        "0x83810024": "RDFFIR[36]: Maintenance IAUE",
        "0x83810025": "RDFFIR[37]: Maintenance IUE",
        "0x83810026": "RDFFIR[38]: Maintenance IRCD",
        "0x83810027": "RDFFIR[39]: Maintenance IMPE",
        "0x83810028": "RDFFIR[40]: RDDATA valid error",
        "0x83810029": "RDFFIR[41]: SCOM status register parity error",
        "0x8381002a": "RDFFIR[42]: SCOM recoverable register parity error",
        "0x8381002b": "RDFFIR[43]: SCOM unrecoverable register parity error",
        "0x8381002c": "RDFFIR[44]: ECC corrector internal parity error",
        "0x8381002d": "RDFFIR[45]: Rd Buff ECC CHK Cor CE DW0 Detected",
        "0x8381002e": "RDFFIR[46]: Rd Buff ECC CHK Cor CE DW1 Detected",
        "0x8381002f": "RDFFIR[47]: Rd Buff ECC CHK Cor UE DW0 Detected",
        "0x83810030": "RDFFIR[48]: Rd Buff ECC CHK Cor UE DW1 Detected",
        "0x83810031": "RDFFIR[49:59]: Reserved",
        "0x83810032": "RDFFIR[49:59]: Reserved",
        "0x83810033": "RDFFIR[49:59]: Reserved",
        "0x83810034": "RDFFIR[49:59]: Reserved",
        "0x83810035": "RDFFIR[49:59]: Reserved",
        "0x83810036": "RDFFIR[49:59]: Reserved",
        "0x83810037": "RDFFIR[49:59]: Reserved",
        "0x83810038": "RDFFIR[49:59]: Reserved",
        "0x83810039": "RDFFIR[49:59]: Reserved",
        "0x8381003a": "RDFFIR[49:59]: Reserved",
        "0x8381003b": "RDFFIR[49:59]: Reserved",
        "0x8381003c": "RDFFIR[60]: SCOM register parity error for debug/wat control",
        "0x8381003d": "RDFFIR[61]: Reserved",
        "0x8381003e": "RDFFIR[62]: Internal SCOM error",
        "0x8381003f": "RDFFIR[63]: Internal SCOM error copy",
        "0xf4490000": "SRQFIR[0]: SRQ recoverable error",
        "0xf4490001": "SRQFIR[1]: SRQ nonrecoverable error",
        "0xf4490002": "SRQFIR[2]: Refresh overrun",
        "0xf4490003": "SRQFIR[3]: WAT error",
        "0xf4490004": "SRQFIR[4]: RCD parity error",
        "0xf4490005": "SRQFIR[5]: MCB logic error",
        "0xf4490006": "SRQFIR[6]: Emergency throttle",
        "0xf4490007": "SRQFIR[7]: NCF MCB parity error",
        "0xf4490008": "SRQFIR[8]: DDR MBA event n",
        "0xf4490009": "SRQFIR[9]: WRQ RRQ hang err",
        "0xf449000a": "SRQFIR[10]: SM one hot error",
        "0xf449000b": "SRQFIR[11]: Reg parity error",
        "0xf449000c": "SRQFIR[12]: Cmd parity error",
        "0xf449000d": "SRQFIR[13]: Port fail",
        "0xf449000e": "SRQFIR[14]: informational register parity error bit",
        "0xf449000f": "SRQFIR[15]: Debug parity error",
        "0xf4490010": "SRQFIR[16]: WDF unrecoverable mainline error",
        "0xf4490011": "SRQFIR[17]: WDF mmio error",
        "0xf4490012": "SRQFIR[18]: WDF array UE on mainline operations (SUE put in mem)",
        "0xf4490013": "SRQFIR[19]: WDF mainline dataflow error (SUE not reliably put in mem)",
        "0xf4490014": "SRQFIR[20]: WDF scom register parity err, affecting mainline config",
        "0xf4490015": "SRQFIR[21]: WDF scom register parity err, affecting scom ops only",
        "0xf4490016": "SRQFIR[22]: WDF SCOM fsm parity error",
        "0xf4490017": "SRQFIR[23]: WDF write buffer array CE",
        "0xf4490018": "SRQFIR[24]: NCF UE",
        "0xf4490019": "SRQFIR[25]: Firmware initiated channel fail",
        "0xf449001a": "SRQFIR[26]: NCF logic error",
        "0xf449001b": "SRQFIR[27]: NCF parity error",
        "0xf449001c": "SRQFIR[28]: NCF correctable error",
        "0xf449001d": "SRQFIR[29]: Internal scom error",
        "0xf449001e": "SRQFIR[30]: Internal scom error copy",
        "0x315b0000": "TLXFIR[0]: Info reg parity error",
        "0x315b0001": "TLXFIR[1]: Ctrl reg parity error",
        "0x315b0002": "TLXFIR[2]: TLX VC0 return credit counter overflow",
        "0x315b0003": "TLXFIR[3]: TLX VC1 return credit counter overflow",
        "0x315b0004": "TLXFIR[4]: TLX dcp0 return credit counter overflow",
        "0x315b0005": "TLXFIR[5]: TLX dcp1 return credit counter overflow",
        "0x315b0006": "TLXFIR[6]: TLX credit management block error",
        "0x315b0007": "TLXFIR[7]: TLX credit management block parity error",
        "0x315b0008": "TLXFIR[8]: TLXT fatal parity error",
        "0x315b0009": "TLXFIR[9]: TLXT recoverable error",
        "0x315b000a": "TLXFIR[10]: TLXT configuration error",
        "0x315b000b": "TLXFIR[11]: TLXT informational parity error",
        "0x315b000c": "TLXFIR[12]: TLXT hard error",
        "0x315b000d": "TLXFIR[13:15]: Reserved",
        "0x315b000e": "TLXFIR[13:15]: Reserved",
        "0x315b000f": "TLXFIR[13:15]: Reserved",
        "0x315b0010": "TLXFIR[16]: Corrupted pad mem pattern",
        "0x315b0011": "TLXFIR[17]: Downstream OC parity error",
        "0x315b0012": "TLXFIR[18]: OC malformed",
        "0x315b0013": "TLXFIR[19]: OC protocol error",
        "0x315b0014": "TLXFIR[20]: Address translate error",
        "0x315b0015": "TLXFIR[21]: Metadata unc or data parity error",
        "0x315b0016": "TLXFIR[22]: OC unsupported group 2",
        "0x315b0017": "TLXFIR[23]: OC unsupported group 1",
        "0x315b0018": "TLXFIR[24]: Bit flip control error",
        "0x315b0019": "TLXFIR[25]: Control HW error",
        "0x315b001a": "TLXFIR[26]: ECC corrected and others",
        "0x315b001b": "TLXFIR[27]: Trace stop",
        "0x315b001c": "TLXFIR[28]: Internal SCOM error",
        "0x315b001d": "TLXFIR[29]: Internal SCOM error clone",
        "0x86b70025": "TLX_ERR1_REPORT[37]: TLXT FIFO CE",
        "0x86b70027": "TLX_ERR1_REPORT[39]: Unexpected Interrupt Response",
        "0x86b70028": "TLX_ERR1_REPORT[40]: BDI Poisoned",
        "0x86b70029": "TLX_ERR1_REPORT[41]: TLXT Metadata UE",
        "0xeeee0000": "ERROR: command complete analysis failed",
        "0xffff0000": "VCM: Starting phase 1",
        "0xffff0001": "VCM: Starting phase 2",
        "0xffff0002": "DSD: Starting phase 1",
        "0xffff0003": "DSD: Starting phase 2",
        "0xffff0004": "TPS: Starting phase 1",
        "0xffff0005": "TPS: Starting phase 2",
        "0xffff0006": "TPS: Phase 2 completed",
        "0xffff0007": "RRD: Starting phase 1",
        "0xffff0010": "Maintenance UE",
        "0xffff0011": "Maintenance IUE",
        "0xffff0012": "Maintenance MPE",
        "0xffff0013": "Maintenance HARD CTE",
        "0xffff0014": "Maintenance SOFT CTE",
        "0xffff0015": "Maintenance INTER CTE",
        "0xffff0016": "Maintenance RETRY CTE",
        "0xffff0020": "VCM: verified",
        "0xffff0021": "VCM: false alarm",
        "0xffff0022": "VCM: false alarm threshold",
        "0xffff0023": "VCM: verified: previous PPR on same DRAM",
        "0xffff0024": "VCM: verified: previous PPR on different DRAM",
        "0xffff0025": "VCM: verified: first MCE",
        "0xffff0026": "VCM: verified: second MCE",
        "0xffff0027": "VCM: verified: common row fail",
        "0xffff0028": "VCM: Resuming procedure",
        "0xffff002f": "all DRAM repairs used",
        "0xffff0040": "RDR: Internal failure",
        "0xffff0041": "RDR: Invalid config",
        "0xffff0042": "RDR: DRAM repairs disabled and VPD found",
        "0xffff0043": "RDR: All repairs used",
        "0xffff0044": "RDR: Repairs needed but unavailable",
        "0xffff0051": "MNFG IPL hard CE",
        "0xffff0052": "MNFG IPL DRAM CTE",
        "0xffff0053": "MNFG IPL rank CTE",
        "0xffff0054": "MNFG IPL DIMM CTE",
        "0xffff0061": "TPS: false alarm",
        "0xffff0062": "TPS: false alarm threshold",
        "0xffff0063": "TPS: symbol mark placed",
        "0xffff0064": "TPS: chip mark placed",
        "0xaaaa0065": "TPS: placing symbol mark risks UE",
        "0xaaaa0066": "TPS: placing chip mark risks UE",
        "0xaaaa0067": "TPS: potential UE",
        "0xaaaa0068": "TPS: DRAM repairs disabled",
        "0xffff0070": "MNFG per DRAM CTE",
        "0xffff0071": "MNFG per rank CTE",
        "0xffff0072": "MNFG per DIMM CTE",
        "0xffff0073": "MNFG CE table full",
        "0xffff0074": "MNFG CE table entry CTE",
        "0xffff0080": "NVDIMM Persistency Restored",
        "0xffff0081": "NVDIMM Voltage Regulator Failed",
        "0xffff0082": "NVDIMM VDD Lost",
        "0xffff0083": "NVDIMM VPP Lost",
        "0xffff0084": "NVDIMM VTT Lost",
        "0xffff0085": "NVDIMM Dram Not Self Refresh",
        "0xffff0086": "NVDIMM Controller Hardware Error",
        "0xffff0087": "NVDIMM NVM Controller Error",
        "0xffff0088": "NVDIMM Final NVM Lifetime Error",
        "0xffff0089": "NVDIMM Not enough energy for CSAVE",
        "0xffff008a": "NVDIMM Invalid Firmware Error",
        "0xffff008b": "NVDIMM Configuration Data Error",
        "0xffff008c": "NVDIMM No Energy Source Present",
        "0xffff008d": "NVDIMM Energy Source Policy Not Set",
        "0xffff008e": "NVDIMM Energy Source Hardware Fail",
        "0xffff008f": "NVDIMM Energy Source Health Assessment Error",
        "0xffff0090": "NVDIMM Final Energy Source Lifetime Error",
        "0xffff0091": "NVDIMM Energy Source Temperature Error - High Temp Threshold",
        "0xffff0092": "NVDIMM Energy Source Temperature Error - Low Temp Threshold",
        "0xffff0093": "NVDIMM First NVM Lifetime Warning",
        "0xffff0094": "NVDIMM Second NVM Lifetime Warning",
        "0xffff0095": "NVDIMM First Energy Source Lifetime Warning",
        "0xffff0096": "NVDIMM Second Energy Source Lifetime Warning",
        "0xffff0097": "NVDIMM Energy Source Temperature Warning - High Temp Threshold",
        "0xffff0098": "NVDIMM Energy Source Temperature Warning - Low Temp Threshold",
        "0xffff0099": "NVDIMM Below Warning Threshold",
        "0xffff009a": "NVDIMM Intermittent error",
        "0xffff009b": "NVDIMM Set Event Notification Status Error",
        "0xffff009c": "NVDIMM Event Triggering the FIR no longer present",
        "0xffff009d": "NVDIMM Energy Source Temperature Warning - False Alarm",
        "0xffff009e": "NVDIMM Energy Source Temperature Error - False Alarm",
        "0xbbbb0003": "DSD: Resuming procedure",
        "0xbbbb0022": "VCM: bad DRAM spare",
        "0xbbbb0030": "DSD: DRAM spared",
        "0xbbbb0031": "DSD: DRAM spare is bad",
        "0xbbbb0032": "RRD: Spare row successfully deployed",
        "0xbbbb0033": "RRD: Bad spare row",
        "0xffff009f": "Root cause of CRC error found in PAU_PHY_FIR",
        "0xdddd0000": "MDS Interface UE",
        "0xdddd0001": "MDS Maintenance MPE",
        "0xdddd0002": "MDS Memdiags VCM Verified",
        "0xdddd0003": "MDS Memdiags VCM False Alarm"
    }
}