#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Fri Jan 09 10:26:15 2015
# Process ID: 6032
# Log file: D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.runs/synth_1/system_wrapper.vds
# Journal file: D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z010clg400-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# set_property ip_repo_paths D:/GIT/Zybo/VGA/source/vivado/hw/lib [current_fileset]
# add_files D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GIT/Zybo/VGA/source/vivado/hw/lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ARCHIVOS/XILINX/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-128] Attempt to set invalid IP file name 'D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0' was corrected to 'd:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xci'.
WARNING: [IP_Flow 19-128] Attempt to set invalid IP file name 'D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m01_regslice_17/system_m01_regslice_17' was corrected to 'd:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m01_regslice_17/system_m01_regslice_17.xci'.
WARNING: [IP_Flow 19-128] Attempt to set invalid IP file name 'D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m02_regslice_18/system_m02_regslice_18' was corrected to 'd:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m02_regslice_18/system_m02_regslice_18.xci'.
WARNING: [IP_Flow 19-128] Attempt to set invalid IP file name 'D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m04_regslice_20/system_m04_regslice_20' was corrected to 'd:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m04_regslice_20/system_m04_regslice_20.xci'.
WARNING: [IP_Flow 19-128] Attempt to set invalid IP file name 'D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m05_regslice_21/system_m05_regslice_21' was corrected to 'd:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m05_regslice_21/system_m05_regslice_21.xci'.
WARNING: [IP_Flow 19-128] Attempt to set invalid IP file name 'D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m06_regslice_22/system_m06_regslice_22' was corrected to 'd:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m06_regslice_22/system_m06_regslice_22.xci'.
WARNING: [IP_Flow 19-128] Attempt to set invalid IP file name 'D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m07_regslice_23/system_m07_regslice_23' was corrected to 'd:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_m07_regslice_23/system_m07_regslice_23.xci'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
# set_property used_in_implementation false [get_files -all D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/system_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/system.bd]
# read_verilog -library xil_defaultlib D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/hdl/system_wrapper.v]
# read_xdc D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/constrs_1/new/base.xdc
# set_property used_in_implementation false [get_files D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/constrs_1/new/base.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.cache/wt [current_project]
# set_property parent.project_dir D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd [current_project]
# catch { write_hwdef -file system_wrapper.hwdef }
# synth_design -top system_wrapper -part xc7z010clg400-1
Command: synth_design -top system_wrapper -part xc7z010clg400-1

Starting synthesis...

0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: The 'Synthesis' target of the sub-design 'system' is not generated at all, abort. (File: D:/GIT/Zybo/VGA/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/system.bd)

    while executing
"synth_design -top system_wrapper -part xc7z010clg400-1"
    (file "system_wrapper.tcl" line 29)
INFO: [Common 17-206] Exiting Vivado at Fri Jan 09 10:26:20 2015...
