This repository is for Phase 4 of Computer Architecture pipelining project.
This Phase helps build the understanding of creating a Single Cycle RISC-V processor in verilog.
