$date
	Tue Feb 11 14:28:17 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fil_tb $end
$var wire 1 ! out $end
$var wire 1 " w0 $end
$var reg 1 # clock $end
$var reg 1 $ in $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
x"
x!
$end
#3
1#
#6
0#
#9
1#
#10
0$
#12
0#
#15
1#
#18
0#
#21
1!
1"
1#
#22
0!
1$
#24
0#
#27
1#
#30
0#
#33
1!
0"
1#
#36
0#
#39
1#
#40
0!
0$
#42
0#
#45
1!
1"
1#
#48
0#
#51
1#
#54
0#
#57
1#
#60
0#
#63
0!
0"
1#
#66
0#
#69
1#
#72
0#
#75
1#
#78
0#
#81
1#
#84
0#
#85
1!
1$
#87
1#
#90
0#
#93
1#
#96
0#
#99
1#
#102
0#
#105
0!
1"
1#
#108
0#
#111
1!
1#
0$
#114
0#
#117
1#
#120
0#
#123
1#
#126
0#
#129
0!
0"
1#
#132
0#
#135
1#
#138
0#
#141
1!
1#
1$
#144
0#
#147
1#
#150
0#
#153
1#
#156
0#
#159
0!
1"
1#
#162
0#
#165
1#
#168
0#
#171
1#
#174
0#
#177
1#
#178
1!
0$
#180
0#
#183
1#
#186
0#
#189
1#
#192
0#
#195
1#
#198
0#
#201
0!
0"
1#
#204
0#
#207
1#
#210
0#
#213
1#
#216
0#
#218
