{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410423166249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410423166249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 11 18:12:46 2014 " "Processing started: Thu Sep 11 18:12:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410423166249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410423166249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410423166249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1410423166829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_memtoreg_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_memtoreg_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_MemtoReg_Mux " "Found entity 1: WB_MemtoReg_Mux" {  } { { "WB_MemtoReg_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/WB_MemtoReg_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips32.v 1 1 " "Found 1 design units, including 1 entities, in source file mips32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS32 " "Found entity 1: MIPS32" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Top " "Found entity 1: MIPS_Top" {  } { { "MIPS_Top.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS_Top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Pipeline_Stage " "Found entity 1: MEM_WB_Pipeline_Stage" {  } { { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Data_Memory " "Found entity 1: MEM_Data_Memory" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_branch_and.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_branch_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Branch_AND " "Found entity 1: MEM_Branch_AND" {  } { { "MEM_Branch_AND.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Branch_AND.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Reg " "Found entity 1: IF_PC_Reg" {  } { { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Mux " "Found entity 1: IF_PC_Mux" {  } { { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Add " "Found entity 1: IF_PC_Add" {  } { { "IF_PC_Add.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file if_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Instruction_Memory " "Found entity 1: IF_Instruction_Memory" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Pipeline_Stage " "Found entity 1: IF_ID_Pipeline_Stage" {  } { { "IF_ID_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file id_sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Sign_Extension " "Found entity 1: ID_Sign_Extension" {  } { { "ID_Sign_Extension.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Sign_Extension.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file id_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Registers " "Found entity 1: ID_Registers" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Registers.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Pipeline_Stage " "Found entity 1: ID_EX_Pipeline_Stage" {  } { { "ID_EX_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_control.v 1 1 " "Found 1 design units, including 1 entities, in source file id_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Control " "Found entity 1: ID_Control" {  } { { "ID_Control.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Shift_Left_2 " "Found entity 1: EX_Shift_Left_2" {  } { { "EX_Shift_Left_2.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Shift_Left_2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_PC_Add " "Found entity 1: EX_PC_Add" {  } { { "EX_PC_Add.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_PC_Add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Pipeline_Stage " "Found entity 1: EX_MEM_Pipeline_Stage" {  } { { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_dest_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_dest_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Dest_Mux " "Found entity 1: EX_Dest_Mux" {  } { { "EX_Dest_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Dest_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Mux " "Found entity 1: EX_ALU_Mux" {  } { { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Control " "Found entity 1: EX_ALU_Control" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166949 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EX_ALU.v(38) " "Verilog HDL warning at EX_ALU.v(38): extended using \"x\" or \"z\"" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1410423166959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU " "Found entity 1: EX_ALU" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_forward_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_forward_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Forward_Unit " "Found entity 1: EX_Forward_Unit" {  } { { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_forward_a.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_forward_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Forward_A " "Found entity 1: EX_Forward_A" {  } { { "EX_Forward_A.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Forward_A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_forward_b.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_forward_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Forward_B " "Found entity 1: EX_Forward_B" {  } { { "EX_Forward_B.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Forward_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_to_mem_forward.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_to_mem_forward.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_to_MEM_Forward " "Found entity 1: MEM_to_MEM_Forward" {  } { { "MEM_to_MEM_Forward.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_to_MEM_Forward.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_read_data_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file id_read_data_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Read_data_Mux " "Found entity 1: ID_Read_data_Mux" {  } { { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file id_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Jump " "Found entity 1: ID_Jump" {  } { { "ID_Jump.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Jump.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423166979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423166979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clk MIPS_Top.v(26) " "Verilog HDL Implicit Net warning at MIPS_Top.v(26): created implicit net for \"Clk\"" {  } { { "MIPS_Top.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS_Top.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1410423166979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS32 " "Elaborating entity \"MIPS32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1410423167109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Mux IF_PC_Mux:IF_PC_Mux " "Elaborating entity \"IF_PC_Mux\" for hierarchy \"IF_PC_Mux:IF_PC_Mux\"" {  } { { "MIPS32.v" "IF_PC_Mux" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Reg IF_PC_Reg:IF_PC_Reg " "Elaborating entity \"IF_PC_Reg\" for hierarchy \"IF_PC_Reg:IF_PC_Reg\"" {  } { { "MIPS32.v" "IF_PC_Reg" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Add IF_PC_Add:IF_PC_Add " "Elaborating entity \"IF_PC_Add\" for hierarchy \"IF_PC_Add:IF_PC_Add\"" {  } { { "MIPS32.v" "IF_PC_Add" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Instruction_Memory IF_Instruction_Memory:IF_Instruction_Memory " "Elaborating entity \"IF_Instruction_Memory\" for hierarchy \"IF_Instruction_Memory:IF_Instruction_Memory\"" {  } { { "MIPS32.v" "IF_Instruction_Memory" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167119 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "13 0 1023 IF_Instruction_Memory.v(13) " "Verilog HDL warning at IF_Instruction_Memory.v(13): number of words (13) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1410423167119 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.data_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.data_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1410423167119 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.waddr_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.waddr_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1410423167119 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.we_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.we_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1410423167119 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Pipeline_Stage IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage " "Elaborating entity \"IF_ID_Pipeline_Stage\" for hierarchy \"IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\"" {  } { { "MIPS32.v" "IF_ID_Pipeline_Stage" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Jump ID_Jump:ID_Jump " "Elaborating entity \"ID_Jump\" for hierarchy \"ID_Jump:ID_Jump\"" {  } { { "MIPS32.v" "ID_Jump" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Read_data_Mux ID_Read_data_Mux:ID_Read_data_Mux " "Elaborating entity \"ID_Read_data_Mux\" for hierarchy \"ID_Read_data_Mux:ID_Read_data_Mux\"" {  } { { "MIPS32.v" "ID_Read_data_Mux" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Registers ID_Registers:ID_Registers " "Elaborating entity \"ID_Registers\" for hierarchy \"ID_Registers:ID_Registers\"" {  } { { "MIPS32.v" "ID_Registers" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167129 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Write_Data_WB ID_Registers.v(33) " "Verilog HDL Always Construct warning at ID_Registers.v(33): variable \"Write_Data_WB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Registers.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1410423167129 "|MIPS32|ID_Registers:ID_Registers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Write_Data_WB ID_Registers.v(49) " "Verilog HDL Always Construct warning at ID_Registers.v(49): variable \"Write_Data_WB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Registers.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1410423167129 "|MIPS32|ID_Registers:ID_Registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Sign_Extension ID_Sign_Extension:ID_Sign_Extension " "Elaborating entity \"ID_Sign_Extension\" for hierarchy \"ID_Sign_Extension:ID_Sign_Extension\"" {  } { { "MIPS32.v" "ID_Sign_Extension" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Control ID_Control:ID_Control " "Elaborating entity \"ID_Control\" for hierarchy \"ID_Control:ID_Control\"" {  } { { "MIPS32.v" "ID_Control" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Pipeline_Stage ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage " "Elaborating entity \"ID_EX_Pipeline_Stage\" for hierarchy \"ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\"" {  } { { "MIPS32.v" "ID_EX_Pipeline_Stage" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Forward_Unit EX_Forward_Unit:EX_Forward_Unit " "Elaborating entity \"EX_Forward_Unit\" for hierarchy \"EX_Forward_Unit:EX_Forward_Unit\"" {  } { { "MIPS32.v" "EX_Forward_Unit" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Forward_A EX_Forward_A:EX_Forward_A " "Elaborating entity \"EX_Forward_A\" for hierarchy \"EX_Forward_A:EX_Forward_A\"" {  } { { "MIPS32.v" "EX_Forward_A" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Shift_Left_2 EX_Shift_Left_2:EX_Shift_Left_2 " "Elaborating entity \"EX_Shift_Left_2\" for hierarchy \"EX_Shift_Left_2:EX_Shift_Left_2\"" {  } { { "MIPS32.v" "EX_Shift_Left_2" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_PC_Add EX_PC_Add:EX_PC_Add " "Elaborating entity \"EX_PC_Add\" for hierarchy \"EX_PC_Add:EX_PC_Add\"" {  } { { "MIPS32.v" "EX_PC_Add" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU_Mux EX_ALU_Mux:EX_ALU_Mux " "Elaborating entity \"EX_ALU_Mux\" for hierarchy \"EX_ALU_Mux:EX_ALU_Mux\"" {  } { { "MIPS32.v" "EX_ALU_Mux" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU EX_ALU:EX_ALU " "Elaborating entity \"EX_ALU\" for hierarchy \"EX_ALU:EX_ALU\"" {  } { { "MIPS32.v" "EX_ALU" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU_Control EX_ALU_Control:EX_ALU_Control " "Elaborating entity \"EX_ALU_Control\" for hierarchy \"EX_ALU_Control:EX_ALU_Control\"" {  } { { "MIPS32.v" "EX_ALU_Control" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Dest_Mux EX_Dest_Mux:EX_Dest_Mux " "Elaborating entity \"EX_Dest_Mux\" for hierarchy \"EX_Dest_Mux:EX_Dest_Mux\"" {  } { { "MIPS32.v" "EX_Dest_Mux" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_Pipeline_Stage EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage " "Elaborating entity \"EX_MEM_Pipeline_Stage\" for hierarchy \"EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\"" {  } { { "MIPS32.v" "EX_MEM_Pipeline_Stage" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_to_MEM_Forward MEM_to_MEM_Forward:MEM_to_MEM_Forward " "Elaborating entity \"MEM_to_MEM_Forward\" for hierarchy \"MEM_to_MEM_Forward:MEM_to_MEM_Forward\"" {  } { { "MIPS32.v" "MEM_to_MEM_Forward" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Branch_AND MEM_Branch_AND:MEM_Branch_AND " "Elaborating entity \"MEM_Branch_AND\" for hierarchy \"MEM_Branch_AND:MEM_Branch_AND\"" {  } { { "MIPS32.v" "MEM_Branch_AND" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Data_Memory MEM_Data_Memory:MEM_Data_Memory " "Elaborating entity \"MEM_Data_Memory\" for hierarchy \"MEM_Data_Memory:MEM_Data_Memory\"" {  } { { "MIPS32.v" "MEM_Data_Memory" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167159 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "461 0 511 MEM_Data_Memory.v(14) " "Verilog HDL warning at MEM_Data_Memory.v(14): number of words (461) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[0\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[0\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[1\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[1\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[2\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[2\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[3\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[3\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[4\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[4\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[5\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[5\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[6\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[6\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[7\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[7\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[8\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[8\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[9\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[9\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[10\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[10\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[11\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[11\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[12\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[12\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[13\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[13\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[14\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[14\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[15\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[15\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[16\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[16\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[17\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[17\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[18\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[18\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[19\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[19\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[20\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[20\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[21\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[21\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[22\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[22\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[23\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[23\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[24\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[24\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[25\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[25\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[26\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[26\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[27\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[27\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[28\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[28\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[29\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[29\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[30\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[30\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[31\] MEM_Data_Memory.v(18) " "Inferred latch for \"Read_Data_MEM\[31\]\" at MEM_Data_Memory.v(18)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1410423167159 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Pipeline_Stage MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage " "Elaborating entity \"MEM_WB_Pipeline_Stage\" for hierarchy \"MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\"" {  } { { "MIPS32.v" "MEM_WB_Pipeline_Stage" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_MemtoReg_Mux WB_MemtoReg_Mux:WB_MemtoReg_Mux " "Elaborating entity \"WB_MemtoReg_Mux\" for hierarchy \"WB_MemtoReg_Mux:WB_MemtoReg_Mux\"" {  } { { "MIPS32.v" "WB_MemtoReg_Mux" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1410423167159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qp14 " "Found entity 1: altsyncram_qp14" {  } { { "db/altsyncram_qp14.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/altsyncram_qp14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423168509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423168509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423168619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423168619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423168699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423168699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cntr_ubi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423168799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423168799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423168859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423168859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423168929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423168929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tbi " "Found entity 1: cntr_tbi" {  } { { "db/cntr_tbi.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cntr_tbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423168999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423168999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423169059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423169059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423169119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423169119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423169179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423169179 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1410423169269 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID_Registers:ID_Registers\|Register_File_rtl_0 " "Inferred RAM node \"ID_Registers:ID_Registers\|Register_File_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1410423169919 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID_Registers:ID_Registers\|Register_File_rtl_1 " "Inferred RAM node \"ID_Registers:ID_Registers\|Register_File_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1410423169919 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1410423169939 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0 " "Inferred RAM node \"MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1410423169939 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1410423169989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1410423170199 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Registers:ID_Registers\|Register_File_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID_Registers:ID_Registers\|Register_File_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter INIT_FILE set to db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1410423170789 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Registers:ID_Registers\|Register_File_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ID_Registers:ID_Registers\|Register_File_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter INIT_FILE set to db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1410423170789 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MEM_Data_Memory:MEM_Data_Memory\|Data_Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif " "Parameter INIT_FILE set to db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1410423170789 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1410423170789 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1410423170789 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "EX_ALU:EX_ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EX_ALU:EX_ALU\|Mult0\"" {  } { { "EX_ALU.v" "Mult0" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1410423170799 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1410423170799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0 " "Elaborated megafunction instantiation \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1410423170819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0 " "Instantiated megafunction \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170819 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1410423170819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_boi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_boi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_boi1 " "Found entity 1: altsyncram_boi1" {  } { { "db/altsyncram_boi1.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/altsyncram_boi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423170889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423170889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1 " "Elaborated megafunction instantiation \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1410423170909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1 " "Instantiated megafunction \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170909 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1410423170909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0 " "Elaborated megafunction instantiation \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1410423170919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0 " "Instantiated megafunction \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423170919 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1410423170919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pqg1 " "Found entity 1: altsyncram_pqg1" {  } { { "db/altsyncram_pqg1.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/altsyncram_pqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423170989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423170989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EX_ALU:EX_ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"EX_ALU:EX_ALU\|lpm_mult:Mult0\"" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1410423171029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EX_ALU:EX_ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"EX_ALU:EX_ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423171029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423171029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423171029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423171029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423171029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423171029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423171029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423171029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1410423171029 ""}  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1410423171029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/mult_l8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1410423171089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1410423171089 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "EX_ALU:EX_ALU\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult7 " "Synthesized away node \"EX_ALU:EX_ALU\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_mult7\"" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/mult_l8t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1410423171149 "|MIPS32|EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "EX_ALU:EX_ALU\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_out8 " "Synthesized away node \"EX_ALU:EX_ALU\|lpm_mult:Mult0\|mult_l8t:auto_generated\|mac_out8\"" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/mult_l8t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 37 -1 0 } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 397 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1410423171149 "|MIPS32|EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1410423171149 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1410423171149 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1410423171639 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1410423171639 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[6\] GND " "Pin \"Instruction_IF\[6\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Instruction_IF[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[7\] GND " "Pin \"Instruction_IF\[7\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Instruction_IF[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[8\] GND " "Pin \"Instruction_IF\[8\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Instruction_IF[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[9\] GND " "Pin \"Instruction_IF\[9\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Instruction_IF[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[10\] GND " "Pin \"Instruction_IF\[10\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Instruction_IF[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[15\] GND " "Pin \"Instruction_IF\[15\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Instruction_IF[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[20\] GND " "Pin \"Instruction_IF\[20\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Instruction_IF[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[24\] GND " "Pin \"Instruction_IF\[24\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Instruction_IF[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[25\] GND " "Pin \"Instruction_IF\[25\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Instruction_IF[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[29\] GND " "Pin \"Instruction_IF\[29\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Instruction_IF[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_IF\[30\] GND " "Pin \"Instruction_IF\[30\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Instruction_IF[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite_ID GND " "Pin \"MemWrite_ID\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|MemWrite_ID"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[6\] GND " "Pin \"Sign_Extend_Instruction_ID\[6\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[7\] GND " "Pin \"Sign_Extend_Instruction_ID\[7\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[8\] GND " "Pin \"Sign_Extend_Instruction_ID\[8\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[9\] GND " "Pin \"Sign_Extend_Instruction_ID\[9\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[10\] GND " "Pin \"Sign_Extend_Instruction_ID\[10\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[15\] GND " "Pin \"Sign_Extend_Instruction_ID\[15\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[16\] GND " "Pin \"Sign_Extend_Instruction_ID\[16\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[17\] GND " "Pin \"Sign_Extend_Instruction_ID\[17\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[18\] GND " "Pin \"Sign_Extend_Instruction_ID\[18\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[19\] GND " "Pin \"Sign_Extend_Instruction_ID\[19\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[20\] GND " "Pin \"Sign_Extend_Instruction_ID\[20\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[21\] GND " "Pin \"Sign_Extend_Instruction_ID\[21\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[22\] GND " "Pin \"Sign_Extend_Instruction_ID\[22\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[23\] GND " "Pin \"Sign_Extend_Instruction_ID\[23\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[24\] GND " "Pin \"Sign_Extend_Instruction_ID\[24\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[25\] GND " "Pin \"Sign_Extend_Instruction_ID\[25\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[26\] GND " "Pin \"Sign_Extend_Instruction_ID\[26\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[27\] GND " "Pin \"Sign_Extend_Instruction_ID\[27\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[28\] GND " "Pin \"Sign_Extend_Instruction_ID\[28\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[29\] GND " "Pin \"Sign_Extend_Instruction_ID\[29\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[30\] GND " "Pin \"Sign_Extend_Instruction_ID\[30\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign_Extend_Instruction_ID\[31\] GND " "Pin \"Sign_Extend_Instruction_ID\[31\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Sign_Extend_Instruction_ID[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Forward_Mem_to_Mem GND " "Pin \"Forward_Mem_to_Mem\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Forward_Mem_to_Mem"} { "Warning" "WMLS_MLS_STUCK_PIN" "Write_Register_EX\[4\] GND " "Pin \"Write_Register_EX\[4\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1410423173999 "|MIPS32|Write_Register_EX[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1410423173999 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1410423175579 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_boi1.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/altsyncram_boi1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 242 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1 1410423175589 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\|altsyncram_boi1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\|altsyncram_boi1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_boi1.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/altsyncram_boi1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 242 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1 1410423175589 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/output_files/MIPS32.map.smsg " "Generated suppressed messages file C:/Users/Frank-Laptop/Documents/MIPS32_verilog/output_files/MIPS32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1410423175679 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 66 67 0 0 1 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 66 of its 67 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "" 0 -1 1410423176229 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1410423176299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1410423176299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2792 " "Implemented 2792 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1410423176599 ""} { "Info" "ICUT_CUT_TM_OPINS" "353 " "Implemented 353 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1410423176599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2299 " "Implemented 2299 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1410423176599 ""} { "Info" "ICUT_CUT_TM_RAMS" "129 " "Implemented 129 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1410423176599 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1410423176599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1410423176599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410423176639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 11 18:12:56 2014 " "Processing ended: Thu Sep 11 18:12:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410423176639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410423176639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410423176639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410423176639 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410423177489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410423177489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 11 18:12:57 2014 " "Processing started: Thu Sep 11 18:12:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410423177489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410423177489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410423177489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1410423177689 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS32 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"MIPS32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1410423177739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410423177779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410423177779 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a0 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a1 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a2 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a3 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a4 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a5 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a6 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a7 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a8 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a9 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a10 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a11 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a12 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a13 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a14 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a15 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a16 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a17 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a18 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a19 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a20 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a21 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a22 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a23 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a24 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a25 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a26 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a27 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a28 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a29 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a30 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a31 " "Atom \"MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_pqg1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_pqg1:auto_generated|ram_block1a31"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1 1410423177809 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1 1410423177889 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1410423178519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1410423178519 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1410423178519 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 6660 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1410423178519 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 6661 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1410423178519 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 6662 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1410423178519 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1410423178519 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1410423178549 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "353 353 " "No exact pin location assignment(s) for 353 pins of 353 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[0\] " "Pin PC_Plus_4_IF\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 46 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[1\] " "Pin PC_Plus_4_IF\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 47 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[2\] " "Pin PC_Plus_4_IF\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 48 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[3\] " "Pin PC_Plus_4_IF\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 49 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[4\] " "Pin PC_Plus_4_IF\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 50 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[5\] " "Pin PC_Plus_4_IF\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 51 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[6\] " "Pin PC_Plus_4_IF\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 52 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[7\] " "Pin PC_Plus_4_IF\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 53 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[8\] " "Pin PC_Plus_4_IF\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 54 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[9\] " "Pin PC_Plus_4_IF\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 55 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[10\] " "Pin PC_Plus_4_IF\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 56 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[11\] " "Pin PC_Plus_4_IF\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 57 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[12\] " "Pin PC_Plus_4_IF\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 58 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[13\] " "Pin PC_Plus_4_IF\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 59 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[14\] " "Pin PC_Plus_4_IF\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 60 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[15\] " "Pin PC_Plus_4_IF\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 61 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[16\] " "Pin PC_Plus_4_IF\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 62 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[17\] " "Pin PC_Plus_4_IF\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 63 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[18\] " "Pin PC_Plus_4_IF\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 64 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[19\] " "Pin PC_Plus_4_IF\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 65 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[20\] " "Pin PC_Plus_4_IF\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 66 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[21\] " "Pin PC_Plus_4_IF\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 67 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[22\] " "Pin PC_Plus_4_IF\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 68 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[23\] " "Pin PC_Plus_4_IF\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 69 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[24\] " "Pin PC_Plus_4_IF\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 70 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[25\] " "Pin PC_Plus_4_IF\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 71 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[26\] " "Pin PC_Plus_4_IF\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 72 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[27\] " "Pin PC_Plus_4_IF\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 73 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[28\] " "Pin PC_Plus_4_IF\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 74 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[29\] " "Pin PC_Plus_4_IF\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 75 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[30\] " "Pin PC_Plus_4_IF\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 76 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_IF\[31\] " "Pin PC_Plus_4_IF\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_IF[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 19 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_IF[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 77 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[0\] " "Pin Instruction_IF\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 78 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[1\] " "Pin Instruction_IF\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 79 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[2\] " "Pin Instruction_IF\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 80 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[3\] " "Pin Instruction_IF\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 81 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[4\] " "Pin Instruction_IF\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 82 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[5\] " "Pin Instruction_IF\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 83 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[6\] " "Pin Instruction_IF\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 84 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[7\] " "Pin Instruction_IF\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 85 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[8\] " "Pin Instruction_IF\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 86 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[9\] " "Pin Instruction_IF\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 87 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[10\] " "Pin Instruction_IF\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 88 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[11\] " "Pin Instruction_IF\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 89 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[12\] " "Pin Instruction_IF\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 90 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[13\] " "Pin Instruction_IF\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 91 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[14\] " "Pin Instruction_IF\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 92 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[15\] " "Pin Instruction_IF\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 93 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[16\] " "Pin Instruction_IF\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 94 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[17\] " "Pin Instruction_IF\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 95 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[18\] " "Pin Instruction_IF\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 96 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[19\] " "Pin Instruction_IF\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 97 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[20\] " "Pin Instruction_IF\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 98 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[21\] " "Pin Instruction_IF\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 99 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[22\] " "Pin Instruction_IF\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 100 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[23\] " "Pin Instruction_IF\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 101 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[24\] " "Pin Instruction_IF\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 102 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[25\] " "Pin Instruction_IF\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 103 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[26\] " "Pin Instruction_IF\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 104 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[27\] " "Pin Instruction_IF\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 105 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[28\] " "Pin Instruction_IF\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 106 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[29\] " "Pin Instruction_IF\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 107 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[30\] " "Pin Instruction_IF\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 108 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[31\] " "Pin Instruction_IF\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 109 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[0\] " "Pin Next_PC_IF\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[0] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[0\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 110 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[1\] " "Pin Next_PC_IF\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[1] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[1\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 111 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[2\] " "Pin Next_PC_IF\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[2] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[2\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 112 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[3\] " "Pin Next_PC_IF\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[3] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[3\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 113 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[4\] " "Pin Next_PC_IF\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[4] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[4\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 114 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[5\] " "Pin Next_PC_IF\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[5] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[5\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 115 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[6\] " "Pin Next_PC_IF\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[6] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[6\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 116 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[7\] " "Pin Next_PC_IF\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[7] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[7\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 117 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[8\] " "Pin Next_PC_IF\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[8] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[8\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 118 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[9\] " "Pin Next_PC_IF\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[9] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[9\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 119 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[10\] " "Pin Next_PC_IF\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[10] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[10\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 120 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[11\] " "Pin Next_PC_IF\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[11] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[11\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 121 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[12\] " "Pin Next_PC_IF\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[12] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[12\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 122 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[13\] " "Pin Next_PC_IF\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[13] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[13\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 123 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[14\] " "Pin Next_PC_IF\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[14] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[14\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 124 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[15\] " "Pin Next_PC_IF\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[15] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[15\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 125 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[16\] " "Pin Next_PC_IF\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[16] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[16\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 126 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[17\] " "Pin Next_PC_IF\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[17] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[17\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 127 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[18\] " "Pin Next_PC_IF\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[18] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[18\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 128 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[19\] " "Pin Next_PC_IF\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[19] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[19\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 129 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[20\] " "Pin Next_PC_IF\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[20] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[20\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 130 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[21\] " "Pin Next_PC_IF\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[21] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[21\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 131 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[22\] " "Pin Next_PC_IF\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[22] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[22\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 132 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[23\] " "Pin Next_PC_IF\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[23] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[23\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 133 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[24\] " "Pin Next_PC_IF\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[24] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[24\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 134 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[25\] " "Pin Next_PC_IF\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[25] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[25\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 135 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[26\] " "Pin Next_PC_IF\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[26] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[26\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 136 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[27\] " "Pin Next_PC_IF\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[27] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[27\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 137 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[28\] " "Pin Next_PC_IF\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[28] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[28\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 138 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[29\] " "Pin Next_PC_IF\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[29] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[29\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 139 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[30\] " "Pin Next_PC_IF\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[30] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[30\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 140 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[31\] " "Pin Next_PC_IF\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[31] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[31\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 141 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Enable " "Pin PC_Enable not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Enable } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 22 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 384 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDst_ID " "Pin RegDst_ID not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { RegDst_ID } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegDst_ID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 385 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOp_ID\[0\] " "Pin ALUOp_ID\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUOp_ID[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 30 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOp_ID[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 142 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOp_ID\[1\] " "Pin ALUOp_ID\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUOp_ID[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 30 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOp_ID[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 143 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSrc_ID " "Pin ALUSrc_ID not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALUSrc_ID } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 31 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUSrc_ID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 386 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_ID " "Pin Branch_ID not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_ID } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 32 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_ID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 387 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemRead_ID " "Pin MemRead_ID not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { MemRead_ID } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 33 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemRead_ID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 388 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWrite_ID " "Pin MemWrite_ID not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { MemWrite_ID } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 34 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemWrite_ID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 389 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWrite_ID " "Pin RegWrite_ID not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { RegWrite_ID } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 35 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWrite_ID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 390 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemtoReg_ID " "Pin MemtoReg_ID not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { MemtoReg_ID } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 36 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemtoReg_ID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 391 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[0\] " "Pin Sign_Extend_Instruction_ID\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 144 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[1\] " "Pin Sign_Extend_Instruction_ID\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 145 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[2\] " "Pin Sign_Extend_Instruction_ID\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 146 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[3\] " "Pin Sign_Extend_Instruction_ID\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 147 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[4\] " "Pin Sign_Extend_Instruction_ID\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 148 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[5\] " "Pin Sign_Extend_Instruction_ID\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 149 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[6\] " "Pin Sign_Extend_Instruction_ID\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 150 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[7\] " "Pin Sign_Extend_Instruction_ID\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 151 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[8\] " "Pin Sign_Extend_Instruction_ID\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 152 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[9\] " "Pin Sign_Extend_Instruction_ID\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 153 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[10\] " "Pin Sign_Extend_Instruction_ID\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 154 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[11\] " "Pin Sign_Extend_Instruction_ID\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 155 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[12\] " "Pin Sign_Extend_Instruction_ID\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 156 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[13\] " "Pin Sign_Extend_Instruction_ID\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 157 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[14\] " "Pin Sign_Extend_Instruction_ID\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 158 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[15\] " "Pin Sign_Extend_Instruction_ID\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 159 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[16\] " "Pin Sign_Extend_Instruction_ID\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 160 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[17\] " "Pin Sign_Extend_Instruction_ID\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 161 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[18\] " "Pin Sign_Extend_Instruction_ID\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 162 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[19\] " "Pin Sign_Extend_Instruction_ID\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 163 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[20\] " "Pin Sign_Extend_Instruction_ID\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 164 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[21\] " "Pin Sign_Extend_Instruction_ID\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 165 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[22\] " "Pin Sign_Extend_Instruction_ID\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 166 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[23\] " "Pin Sign_Extend_Instruction_ID\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 167 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[24\] " "Pin Sign_Extend_Instruction_ID\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 168 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[25\] " "Pin Sign_Extend_Instruction_ID\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 169 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[26\] " "Pin Sign_Extend_Instruction_ID\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 170 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[27\] " "Pin Sign_Extend_Instruction_ID\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 171 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[28\] " "Pin Sign_Extend_Instruction_ID\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 172 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[29\] " "Pin Sign_Extend_Instruction_ID\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 173 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[30\] " "Pin Sign_Extend_Instruction_ID\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 174 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sign_Extend_Instruction_ID\[31\] " "Pin Sign_Extend_Instruction_ID\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Sign_Extend_Instruction_ID[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 37 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sign_Extend_Instruction_ID[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 175 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ID_Control_NOP " "Pin ID_Control_NOP not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ID_Control_NOP } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 38 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Control_NOP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 392 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ID_Register_Write_to_Read\[0\] " "Pin ID_Register_Write_to_Read\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ID_Register_Write_to_Read[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Register_Write_to_Read[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 176 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ID_Register_Write_to_Read\[1\] " "Pin ID_Register_Write_to_Read\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ID_Register_Write_to_Read[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Register_Write_to_Read[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 177 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Comparetor_ID " "Pin Comparetor_ID not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Comparetor_ID } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 40 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Comparetor_ID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 393 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ForwardA_EX\[0\] " "Pin ForwardA_EX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ForwardA_EX[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 42 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ForwardA_EX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 178 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ForwardA_EX\[1\] " "Pin ForwardA_EX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ForwardA_EX[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 42 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ForwardA_EX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 179 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ForwardB_EX\[0\] " "Pin ForwardB_EX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ForwardB_EX[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 43 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ForwardB_EX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 180 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ForwardB_EX\[1\] " "Pin ForwardB_EX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ForwardB_EX[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 43 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ForwardB_EX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 181 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Forward_Mem_to_Mem " "Pin Forward_Mem_to_Mem not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Forward_Mem_to_Mem } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 44 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Forward_Mem_to_Mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 394 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ForwardC " "Pin ForwardC not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ForwardC } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 45 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ForwardC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 395 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ForwardD " "Pin ForwardD not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ForwardD } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 46 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ForwardD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 396 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[0\] " "Pin ALU_Data_2_EX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 182 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[1\] " "Pin ALU_Data_2_EX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 183 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[2\] " "Pin ALU_Data_2_EX\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 184 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[3\] " "Pin ALU_Data_2_EX\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 185 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[4\] " "Pin ALU_Data_2_EX\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 186 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[5\] " "Pin ALU_Data_2_EX\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 187 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[6\] " "Pin ALU_Data_2_EX\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 188 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[7\] " "Pin ALU_Data_2_EX\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 189 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[8\] " "Pin ALU_Data_2_EX\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 190 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[9\] " "Pin ALU_Data_2_EX\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 191 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[10\] " "Pin ALU_Data_2_EX\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 192 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[11\] " "Pin ALU_Data_2_EX\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 193 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[12\] " "Pin ALU_Data_2_EX\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 194 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[13\] " "Pin ALU_Data_2_EX\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 195 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[14\] " "Pin ALU_Data_2_EX\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 196 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[15\] " "Pin ALU_Data_2_EX\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 197 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[16\] " "Pin ALU_Data_2_EX\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 198 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[17\] " "Pin ALU_Data_2_EX\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 199 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[18\] " "Pin ALU_Data_2_EX\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 200 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[19\] " "Pin ALU_Data_2_EX\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 201 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[20\] " "Pin ALU_Data_2_EX\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 202 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[21\] " "Pin ALU_Data_2_EX\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 203 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[22\] " "Pin ALU_Data_2_EX\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 204 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[23\] " "Pin ALU_Data_2_EX\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 205 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[24\] " "Pin ALU_Data_2_EX\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 206 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[25\] " "Pin ALU_Data_2_EX\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 207 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[26\] " "Pin ALU_Data_2_EX\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 208 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[27\] " "Pin ALU_Data_2_EX\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 209 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[28\] " "Pin ALU_Data_2_EX\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 210 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[29\] " "Pin ALU_Data_2_EX\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 211 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[30\] " "Pin ALU_Data_2_EX\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 212 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Data_2_EX\[31\] " "Pin ALU_Data_2_EX\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Data_2_EX[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 47 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Data_2_EX[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 213 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Control_EX\[0\] " "Pin ALU_Control_EX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Control_EX[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 48 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Control_EX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 214 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Control_EX\[1\] " "Pin ALU_Control_EX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Control_EX[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 48 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Control_EX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 215 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Control_EX\[2\] " "Pin ALU_Control_EX\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Control_EX[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 48 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Control_EX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 216 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Control_EX\[3\] " "Pin ALU_Control_EX\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Control_EX[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 48 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Control_EX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 217 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[0\] " "Pin ALU_Result_EX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 218 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[1\] " "Pin ALU_Result_EX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 219 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[2\] " "Pin ALU_Result_EX\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 220 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[3\] " "Pin ALU_Result_EX\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 221 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[4\] " "Pin ALU_Result_EX\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 222 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[5\] " "Pin ALU_Result_EX\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 223 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[6\] " "Pin ALU_Result_EX\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 224 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[7\] " "Pin ALU_Result_EX\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 225 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[8\] " "Pin ALU_Result_EX\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 226 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[9\] " "Pin ALU_Result_EX\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 227 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[10\] " "Pin ALU_Result_EX\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 228 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[11\] " "Pin ALU_Result_EX\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 229 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[12\] " "Pin ALU_Result_EX\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 230 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[13\] " "Pin ALU_Result_EX\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 231 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[14\] " "Pin ALU_Result_EX\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 232 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[15\] " "Pin ALU_Result_EX\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 233 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[16\] " "Pin ALU_Result_EX\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 234 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[17\] " "Pin ALU_Result_EX\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 235 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[18\] " "Pin ALU_Result_EX\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 236 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[19\] " "Pin ALU_Result_EX\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 237 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[20\] " "Pin ALU_Result_EX\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 238 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[21\] " "Pin ALU_Result_EX\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 239 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[22\] " "Pin ALU_Result_EX\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 240 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[23\] " "Pin ALU_Result_EX\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 241 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[24\] " "Pin ALU_Result_EX\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 242 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[25\] " "Pin ALU_Result_EX\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 243 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[26\] " "Pin ALU_Result_EX\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 244 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[27\] " "Pin ALU_Result_EX\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 245 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[28\] " "Pin ALU_Result_EX\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 246 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[29\] " "Pin ALU_Result_EX\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 247 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[30\] " "Pin ALU_Result_EX\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 248 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[31\] " "Pin ALU_Result_EX\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 249 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[0\] " "Pin Branch_Dest_EX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 250 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[1\] " "Pin Branch_Dest_EX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 251 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[2\] " "Pin Branch_Dest_EX\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 252 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[3\] " "Pin Branch_Dest_EX\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 253 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[4\] " "Pin Branch_Dest_EX\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 254 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[5\] " "Pin Branch_Dest_EX\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 255 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[6\] " "Pin Branch_Dest_EX\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 256 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[7\] " "Pin Branch_Dest_EX\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 257 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[8\] " "Pin Branch_Dest_EX\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 258 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[9\] " "Pin Branch_Dest_EX\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 259 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[10\] " "Pin Branch_Dest_EX\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 260 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[11\] " "Pin Branch_Dest_EX\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 261 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[12\] " "Pin Branch_Dest_EX\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 262 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[13\] " "Pin Branch_Dest_EX\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 263 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[14\] " "Pin Branch_Dest_EX\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 264 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[15\] " "Pin Branch_Dest_EX\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 265 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[16\] " "Pin Branch_Dest_EX\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 266 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[17\] " "Pin Branch_Dest_EX\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 267 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[18\] " "Pin Branch_Dest_EX\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 268 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[19\] " "Pin Branch_Dest_EX\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 269 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[20\] " "Pin Branch_Dest_EX\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 270 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[21\] " "Pin Branch_Dest_EX\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 271 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[22\] " "Pin Branch_Dest_EX\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 272 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[23\] " "Pin Branch_Dest_EX\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 273 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[24\] " "Pin Branch_Dest_EX\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 274 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[25\] " "Pin Branch_Dest_EX\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 275 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[26\] " "Pin Branch_Dest_EX\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 276 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[27\] " "Pin Branch_Dest_EX\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 277 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[28\] " "Pin Branch_Dest_EX\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 278 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[29\] " "Pin Branch_Dest_EX\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 279 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[30\] " "Pin Branch_Dest_EX\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 280 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_Dest_EX\[31\] " "Pin Branch_Dest_EX\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_Dest_EX[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_Dest_EX[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 281 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_EX\[0\] " "Pin Write_Register_EX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Register_EX[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 51 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_EX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 282 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_EX\[1\] " "Pin Write_Register_EX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Register_EX[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 51 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_EX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 283 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_EX\[2\] " "Pin Write_Register_EX\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Register_EX[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 51 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_EX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 284 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_EX\[3\] " "Pin Write_Register_EX\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Register_EX[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 51 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_EX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 285 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_EX\[4\] " "Pin Write_Register_EX\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Register_EX[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 51 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_EX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 286 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero_EX " "Pin Zero_EX not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Zero_EX } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Zero_EX" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 52 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Zero_EX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 397 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[0\] " "Pin Read_Data_MEM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 287 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[1\] " "Pin Read_Data_MEM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 288 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[2\] " "Pin Read_Data_MEM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 289 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[3\] " "Pin Read_Data_MEM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 290 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[4\] " "Pin Read_Data_MEM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 291 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[5\] " "Pin Read_Data_MEM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 292 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[6\] " "Pin Read_Data_MEM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 293 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[7\] " "Pin Read_Data_MEM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 294 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[8\] " "Pin Read_Data_MEM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 295 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[9\] " "Pin Read_Data_MEM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 296 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[10\] " "Pin Read_Data_MEM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 297 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[11\] " "Pin Read_Data_MEM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 298 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[12\] " "Pin Read_Data_MEM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 299 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[13\] " "Pin Read_Data_MEM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 300 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[14\] " "Pin Read_Data_MEM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 301 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[15\] " "Pin Read_Data_MEM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 302 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[16\] " "Pin Read_Data_MEM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 303 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[17\] " "Pin Read_Data_MEM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 304 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[18\] " "Pin Read_Data_MEM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 305 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[19\] " "Pin Read_Data_MEM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 306 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[20\] " "Pin Read_Data_MEM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 307 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[21\] " "Pin Read_Data_MEM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 308 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[22\] " "Pin Read_Data_MEM\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 309 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[23\] " "Pin Read_Data_MEM\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 310 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[24\] " "Pin Read_Data_MEM\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 311 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[25\] " "Pin Read_Data_MEM\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 312 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[26\] " "Pin Read_Data_MEM\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 313 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[27\] " "Pin Read_Data_MEM\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 314 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[28\] " "Pin Read_Data_MEM\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 315 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[29\] " "Pin Read_Data_MEM\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 316 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[30\] " "Pin Read_Data_MEM\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 317 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Data_MEM\[31\] " "Pin Read_Data_MEM\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Read_Data_MEM[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 56 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read_Data_MEM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 318 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCSrc_MEM " "Pin PCSrc_MEM not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { PCSrc_MEM } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 57 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCSrc_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 398 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[0\] " "Pin Write_Data_MUX_MEM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 319 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[1\] " "Pin Write_Data_MUX_MEM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 320 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[2\] " "Pin Write_Data_MUX_MEM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 321 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[3\] " "Pin Write_Data_MUX_MEM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 322 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[4\] " "Pin Write_Data_MUX_MEM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 323 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[5\] " "Pin Write_Data_MUX_MEM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 324 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[6\] " "Pin Write_Data_MUX_MEM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 325 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[7\] " "Pin Write_Data_MUX_MEM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 326 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[8\] " "Pin Write_Data_MUX_MEM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 327 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[9\] " "Pin Write_Data_MUX_MEM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 328 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[10\] " "Pin Write_Data_MUX_MEM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 329 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[11\] " "Pin Write_Data_MUX_MEM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 330 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[12\] " "Pin Write_Data_MUX_MEM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 331 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[13\] " "Pin Write_Data_MUX_MEM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 332 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[14\] " "Pin Write_Data_MUX_MEM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 333 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[15\] " "Pin Write_Data_MUX_MEM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 334 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[16\] " "Pin Write_Data_MUX_MEM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 335 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[17\] " "Pin Write_Data_MUX_MEM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 336 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[18\] " "Pin Write_Data_MUX_MEM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 337 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[19\] " "Pin Write_Data_MUX_MEM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 338 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[20\] " "Pin Write_Data_MUX_MEM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 339 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[21\] " "Pin Write_Data_MUX_MEM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 340 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[22\] " "Pin Write_Data_MUX_MEM\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 341 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[23\] " "Pin Write_Data_MUX_MEM\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 342 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[24\] " "Pin Write_Data_MUX_MEM\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 343 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[25\] " "Pin Write_Data_MUX_MEM\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 344 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[26\] " "Pin Write_Data_MUX_MEM\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 345 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[27\] " "Pin Write_Data_MUX_MEM\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 346 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[28\] " "Pin Write_Data_MUX_MEM\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 347 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[29\] " "Pin Write_Data_MUX_MEM\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 348 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[30\] " "Pin Write_Data_MUX_MEM\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 349 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[31\] " "Pin Write_Data_MUX_MEM\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 350 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[0\] " "Pin ALU_Result_WB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 351 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[1\] " "Pin ALU_Result_WB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 352 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[2\] " "Pin ALU_Result_WB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 353 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[3\] " "Pin ALU_Result_WB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 354 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[4\] " "Pin ALU_Result_WB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 355 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[5\] " "Pin ALU_Result_WB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 356 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[6\] " "Pin ALU_Result_WB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 357 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[7\] " "Pin ALU_Result_WB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 358 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[8\] " "Pin ALU_Result_WB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 359 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[9\] " "Pin ALU_Result_WB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 360 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[10\] " "Pin ALU_Result_WB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 361 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[11\] " "Pin ALU_Result_WB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 362 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[12\] " "Pin ALU_Result_WB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 363 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[13\] " "Pin ALU_Result_WB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 364 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[14\] " "Pin ALU_Result_WB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 365 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[15\] " "Pin ALU_Result_WB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 366 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[16\] " "Pin ALU_Result_WB\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 367 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[17\] " "Pin ALU_Result_WB\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 368 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[18\] " "Pin ALU_Result_WB\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 369 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[19\] " "Pin ALU_Result_WB\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 370 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[20\] " "Pin ALU_Result_WB\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 371 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[21\] " "Pin ALU_Result_WB\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 372 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[22\] " "Pin ALU_Result_WB\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 373 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[23\] " "Pin ALU_Result_WB\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 374 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[24\] " "Pin ALU_Result_WB\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 375 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[25\] " "Pin ALU_Result_WB\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 376 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[26\] " "Pin ALU_Result_WB\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 377 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[27\] " "Pin ALU_Result_WB\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 378 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[28\] " "Pin ALU_Result_WB\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 379 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[29\] " "Pin ALU_Result_WB\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 380 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[30\] " "Pin ALU_Result_WB\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 381 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_WB\[31\] " "Pin ALU_Result_WB\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_WB[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 65 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_WB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 382 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Clk } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 16 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 383 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410423178779 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1410423178779 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1410423179049 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1410423179059 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1410423179059 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1410423179059 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1410423179059 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS32.sdc " "Reading SDC File: 'MIPS32.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1410423179069 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1410423179089 "|MIPS32|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1410423179129 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1410423179129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1410423179129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1410423179129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000       clock1 " "  80.000       clock1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1410423179129 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1410423179129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410423179299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Destination node EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM" {  } { { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 26 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 699 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410423179299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1410423179299 ""}  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Clk } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 16 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 383 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410423179299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410423179299 ""}  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4421 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410423179299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM  " "Automatically promoted node EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410423179299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|MemtoReg_WB " "Destination node MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|MemtoReg_WB" {  } { { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 16 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|MemtoReg_WB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 587 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410423179299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1410423179299 ""}  } { { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 26 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 699 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410423179299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410423179299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_gui:auto_generated\|counter_reg_bit1a\[0\]~1 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_gui:auto_generated\|counter_reg_bit1a\[0\]~1" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cntr_gui.tdf" 43 19 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|counter_reg_bit1a[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 5897 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410423179299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4874 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410423179299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1410423179299 ""}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 5437 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410423179299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410423179299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4689 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410423179299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 5782 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410423179299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1410423179299 ""}  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4545 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410423179299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410423179299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4613 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410423179299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4614 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410423179299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4690 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410423179299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1410423179299 ""}  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4445 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410423179299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1410423179649 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1410423179649 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1410423179649 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1410423179659 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1410423179669 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1410423179669 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1410423179769 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1410423179779 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1410423179779 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "352 unused 3.3V 0 352 0 " "Number of I/O pins in group: 352 (unused VREF, 3.3V VCCIO, 0 input, 352 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1410423179779 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1410423179779 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1410423179779 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410423179789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 6 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410423179789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410423179789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410423179789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410423179789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410423179789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410423179789 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410423179789 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1410423179789 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1410423179789 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1410423180109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1410423181455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1410423182265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1410423182285 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1410423188475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1410423188475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1410423189345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1410423191655 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1410423191655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1410423194595 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1410423194705 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "352 " "Found 352 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[0\] 0 " "Pin \"PC_Plus_4_IF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[1\] 0 " "Pin \"PC_Plus_4_IF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[2\] 0 " "Pin \"PC_Plus_4_IF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[3\] 0 " "Pin \"PC_Plus_4_IF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[4\] 0 " "Pin \"PC_Plus_4_IF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[5\] 0 " "Pin \"PC_Plus_4_IF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[6\] 0 " "Pin \"PC_Plus_4_IF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[7\] 0 " "Pin \"PC_Plus_4_IF\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[8\] 0 " "Pin \"PC_Plus_4_IF\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[9\] 0 " "Pin \"PC_Plus_4_IF\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[10\] 0 " "Pin \"PC_Plus_4_IF\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[11\] 0 " "Pin \"PC_Plus_4_IF\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[12\] 0 " "Pin \"PC_Plus_4_IF\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[13\] 0 " "Pin \"PC_Plus_4_IF\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[14\] 0 " "Pin \"PC_Plus_4_IF\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[15\] 0 " "Pin \"PC_Plus_4_IF\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[16\] 0 " "Pin \"PC_Plus_4_IF\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[17\] 0 " "Pin \"PC_Plus_4_IF\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[18\] 0 " "Pin \"PC_Plus_4_IF\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[19\] 0 " "Pin \"PC_Plus_4_IF\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[20\] 0 " "Pin \"PC_Plus_4_IF\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[21\] 0 " "Pin \"PC_Plus_4_IF\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[22\] 0 " "Pin \"PC_Plus_4_IF\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[23\] 0 " "Pin \"PC_Plus_4_IF\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[24\] 0 " "Pin \"PC_Plus_4_IF\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[25\] 0 " "Pin \"PC_Plus_4_IF\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[26\] 0 " "Pin \"PC_Plus_4_IF\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[27\] 0 " "Pin \"PC_Plus_4_IF\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[28\] 0 " "Pin \"PC_Plus_4_IF\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[29\] 0 " "Pin \"PC_Plus_4_IF\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[30\] 0 " "Pin \"PC_Plus_4_IF\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_IF\[31\] 0 " "Pin \"PC_Plus_4_IF\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[0\] 0 " "Pin \"Instruction_IF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[1\] 0 " "Pin \"Instruction_IF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[2\] 0 " "Pin \"Instruction_IF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[3\] 0 " "Pin \"Instruction_IF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[4\] 0 " "Pin \"Instruction_IF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[5\] 0 " "Pin \"Instruction_IF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[6\] 0 " "Pin \"Instruction_IF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[7\] 0 " "Pin \"Instruction_IF\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[8\] 0 " "Pin \"Instruction_IF\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[9\] 0 " "Pin \"Instruction_IF\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[10\] 0 " "Pin \"Instruction_IF\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[11\] 0 " "Pin \"Instruction_IF\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[12\] 0 " "Pin \"Instruction_IF\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[13\] 0 " "Pin \"Instruction_IF\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[14\] 0 " "Pin \"Instruction_IF\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[15\] 0 " "Pin \"Instruction_IF\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[16\] 0 " "Pin \"Instruction_IF\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[17\] 0 " "Pin \"Instruction_IF\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[18\] 0 " "Pin \"Instruction_IF\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[19\] 0 " "Pin \"Instruction_IF\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[20\] 0 " "Pin \"Instruction_IF\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[21\] 0 " "Pin \"Instruction_IF\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[22\] 0 " "Pin \"Instruction_IF\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[23\] 0 " "Pin \"Instruction_IF\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[24\] 0 " "Pin \"Instruction_IF\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[25\] 0 " "Pin \"Instruction_IF\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[26\] 0 " "Pin \"Instruction_IF\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[27\] 0 " "Pin \"Instruction_IF\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[28\] 0 " "Pin \"Instruction_IF\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[29\] 0 " "Pin \"Instruction_IF\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[30\] 0 " "Pin \"Instruction_IF\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[31\] 0 " "Pin \"Instruction_IF\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[0\] 0 " "Pin \"Next_PC_IF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[1\] 0 " "Pin \"Next_PC_IF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[2\] 0 " "Pin \"Next_PC_IF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[3\] 0 " "Pin \"Next_PC_IF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[4\] 0 " "Pin \"Next_PC_IF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[5\] 0 " "Pin \"Next_PC_IF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[6\] 0 " "Pin \"Next_PC_IF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[7\] 0 " "Pin \"Next_PC_IF\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[8\] 0 " "Pin \"Next_PC_IF\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[9\] 0 " "Pin \"Next_PC_IF\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[10\] 0 " "Pin \"Next_PC_IF\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[11\] 0 " "Pin \"Next_PC_IF\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[12\] 0 " "Pin \"Next_PC_IF\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[13\] 0 " "Pin \"Next_PC_IF\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[14\] 0 " "Pin \"Next_PC_IF\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[15\] 0 " "Pin \"Next_PC_IF\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[16\] 0 " "Pin \"Next_PC_IF\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[17\] 0 " "Pin \"Next_PC_IF\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[18\] 0 " "Pin \"Next_PC_IF\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[19\] 0 " "Pin \"Next_PC_IF\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[20\] 0 " "Pin \"Next_PC_IF\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[21\] 0 " "Pin \"Next_PC_IF\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[22\] 0 " "Pin \"Next_PC_IF\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[23\] 0 " "Pin \"Next_PC_IF\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[24\] 0 " "Pin \"Next_PC_IF\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[25\] 0 " "Pin \"Next_PC_IF\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[26\] 0 " "Pin \"Next_PC_IF\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[27\] 0 " "Pin \"Next_PC_IF\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[28\] 0 " "Pin \"Next_PC_IF\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[29\] 0 " "Pin \"Next_PC_IF\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[30\] 0 " "Pin \"Next_PC_IF\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[31\] 0 " "Pin \"Next_PC_IF\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Enable 0 " "Pin \"PC_Enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDst_ID 0 " "Pin \"RegDst_ID\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOp_ID\[0\] 0 " "Pin \"ALUOp_ID\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOp_ID\[1\] 0 " "Pin \"ALUOp_ID\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUSrc_ID 0 " "Pin \"ALUSrc_ID\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_ID 0 " "Pin \"Branch_ID\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemRead_ID 0 " "Pin \"MemRead_ID\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWrite_ID 0 " "Pin \"MemWrite_ID\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWrite_ID 0 " "Pin \"RegWrite_ID\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemtoReg_ID 0 " "Pin \"MemtoReg_ID\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[0\] 0 " "Pin \"Sign_Extend_Instruction_ID\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[1\] 0 " "Pin \"Sign_Extend_Instruction_ID\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[2\] 0 " "Pin \"Sign_Extend_Instruction_ID\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[3\] 0 " "Pin \"Sign_Extend_Instruction_ID\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[4\] 0 " "Pin \"Sign_Extend_Instruction_ID\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[5\] 0 " "Pin \"Sign_Extend_Instruction_ID\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[6\] 0 " "Pin \"Sign_Extend_Instruction_ID\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[7\] 0 " "Pin \"Sign_Extend_Instruction_ID\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[8\] 0 " "Pin \"Sign_Extend_Instruction_ID\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[9\] 0 " "Pin \"Sign_Extend_Instruction_ID\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[10\] 0 " "Pin \"Sign_Extend_Instruction_ID\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[11\] 0 " "Pin \"Sign_Extend_Instruction_ID\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[12\] 0 " "Pin \"Sign_Extend_Instruction_ID\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[13\] 0 " "Pin \"Sign_Extend_Instruction_ID\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[14\] 0 " "Pin \"Sign_Extend_Instruction_ID\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[15\] 0 " "Pin \"Sign_Extend_Instruction_ID\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[16\] 0 " "Pin \"Sign_Extend_Instruction_ID\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[17\] 0 " "Pin \"Sign_Extend_Instruction_ID\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[18\] 0 " "Pin \"Sign_Extend_Instruction_ID\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[19\] 0 " "Pin \"Sign_Extend_Instruction_ID\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[20\] 0 " "Pin \"Sign_Extend_Instruction_ID\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[21\] 0 " "Pin \"Sign_Extend_Instruction_ID\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[22\] 0 " "Pin \"Sign_Extend_Instruction_ID\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[23\] 0 " "Pin \"Sign_Extend_Instruction_ID\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[24\] 0 " "Pin \"Sign_Extend_Instruction_ID\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[25\] 0 " "Pin \"Sign_Extend_Instruction_ID\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[26\] 0 " "Pin \"Sign_Extend_Instruction_ID\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[27\] 0 " "Pin \"Sign_Extend_Instruction_ID\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[28\] 0 " "Pin \"Sign_Extend_Instruction_ID\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[29\] 0 " "Pin \"Sign_Extend_Instruction_ID\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[30\] 0 " "Pin \"Sign_Extend_Instruction_ID\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sign_Extend_Instruction_ID\[31\] 0 " "Pin \"Sign_Extend_Instruction_ID\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ID_Control_NOP 0 " "Pin \"ID_Control_NOP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ID_Register_Write_to_Read\[0\] 0 " "Pin \"ID_Register_Write_to_Read\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ID_Register_Write_to_Read\[1\] 0 " "Pin \"ID_Register_Write_to_Read\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Comparetor_ID 0 " "Pin \"Comparetor_ID\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ForwardA_EX\[0\] 0 " "Pin \"ForwardA_EX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ForwardA_EX\[1\] 0 " "Pin \"ForwardA_EX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ForwardB_EX\[0\] 0 " "Pin \"ForwardB_EX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ForwardB_EX\[1\] 0 " "Pin \"ForwardB_EX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Forward_Mem_to_Mem 0 " "Pin \"Forward_Mem_to_Mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ForwardC 0 " "Pin \"ForwardC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ForwardD 0 " "Pin \"ForwardD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[0\] 0 " "Pin \"ALU_Data_2_EX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[1\] 0 " "Pin \"ALU_Data_2_EX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[2\] 0 " "Pin \"ALU_Data_2_EX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[3\] 0 " "Pin \"ALU_Data_2_EX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[4\] 0 " "Pin \"ALU_Data_2_EX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[5\] 0 " "Pin \"ALU_Data_2_EX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[6\] 0 " "Pin \"ALU_Data_2_EX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[7\] 0 " "Pin \"ALU_Data_2_EX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[8\] 0 " "Pin \"ALU_Data_2_EX\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[9\] 0 " "Pin \"ALU_Data_2_EX\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[10\] 0 " "Pin \"ALU_Data_2_EX\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[11\] 0 " "Pin \"ALU_Data_2_EX\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[12\] 0 " "Pin \"ALU_Data_2_EX\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[13\] 0 " "Pin \"ALU_Data_2_EX\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[14\] 0 " "Pin \"ALU_Data_2_EX\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[15\] 0 " "Pin \"ALU_Data_2_EX\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[16\] 0 " "Pin \"ALU_Data_2_EX\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[17\] 0 " "Pin \"ALU_Data_2_EX\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[18\] 0 " "Pin \"ALU_Data_2_EX\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[19\] 0 " "Pin \"ALU_Data_2_EX\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[20\] 0 " "Pin \"ALU_Data_2_EX\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[21\] 0 " "Pin \"ALU_Data_2_EX\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[22\] 0 " "Pin \"ALU_Data_2_EX\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[23\] 0 " "Pin \"ALU_Data_2_EX\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[24\] 0 " "Pin \"ALU_Data_2_EX\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[25\] 0 " "Pin \"ALU_Data_2_EX\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[26\] 0 " "Pin \"ALU_Data_2_EX\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[27\] 0 " "Pin \"ALU_Data_2_EX\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[28\] 0 " "Pin \"ALU_Data_2_EX\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[29\] 0 " "Pin \"ALU_Data_2_EX\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[30\] 0 " "Pin \"ALU_Data_2_EX\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Data_2_EX\[31\] 0 " "Pin \"ALU_Data_2_EX\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Control_EX\[0\] 0 " "Pin \"ALU_Control_EX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Control_EX\[1\] 0 " "Pin \"ALU_Control_EX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Control_EX\[2\] 0 " "Pin \"ALU_Control_EX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Control_EX\[3\] 0 " "Pin \"ALU_Control_EX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[0\] 0 " "Pin \"ALU_Result_EX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[1\] 0 " "Pin \"ALU_Result_EX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[2\] 0 " "Pin \"ALU_Result_EX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[3\] 0 " "Pin \"ALU_Result_EX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[4\] 0 " "Pin \"ALU_Result_EX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[5\] 0 " "Pin \"ALU_Result_EX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[6\] 0 " "Pin \"ALU_Result_EX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[7\] 0 " "Pin \"ALU_Result_EX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[8\] 0 " "Pin \"ALU_Result_EX\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[9\] 0 " "Pin \"ALU_Result_EX\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[10\] 0 " "Pin \"ALU_Result_EX\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[11\] 0 " "Pin \"ALU_Result_EX\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[12\] 0 " "Pin \"ALU_Result_EX\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[13\] 0 " "Pin \"ALU_Result_EX\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[14\] 0 " "Pin \"ALU_Result_EX\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[15\] 0 " "Pin \"ALU_Result_EX\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[16\] 0 " "Pin \"ALU_Result_EX\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[17\] 0 " "Pin \"ALU_Result_EX\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[18\] 0 " "Pin \"ALU_Result_EX\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[19\] 0 " "Pin \"ALU_Result_EX\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[20\] 0 " "Pin \"ALU_Result_EX\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[21\] 0 " "Pin \"ALU_Result_EX\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[22\] 0 " "Pin \"ALU_Result_EX\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[23\] 0 " "Pin \"ALU_Result_EX\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[24\] 0 " "Pin \"ALU_Result_EX\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[25\] 0 " "Pin \"ALU_Result_EX\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[26\] 0 " "Pin \"ALU_Result_EX\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[27\] 0 " "Pin \"ALU_Result_EX\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[28\] 0 " "Pin \"ALU_Result_EX\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[29\] 0 " "Pin \"ALU_Result_EX\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[30\] 0 " "Pin \"ALU_Result_EX\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[31\] 0 " "Pin \"ALU_Result_EX\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[0\] 0 " "Pin \"Branch_Dest_EX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[1\] 0 " "Pin \"Branch_Dest_EX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[2\] 0 " "Pin \"Branch_Dest_EX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[3\] 0 " "Pin \"Branch_Dest_EX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[4\] 0 " "Pin \"Branch_Dest_EX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[5\] 0 " "Pin \"Branch_Dest_EX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[6\] 0 " "Pin \"Branch_Dest_EX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[7\] 0 " "Pin \"Branch_Dest_EX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[8\] 0 " "Pin \"Branch_Dest_EX\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[9\] 0 " "Pin \"Branch_Dest_EX\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[10\] 0 " "Pin \"Branch_Dest_EX\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[11\] 0 " "Pin \"Branch_Dest_EX\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[12\] 0 " "Pin \"Branch_Dest_EX\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[13\] 0 " "Pin \"Branch_Dest_EX\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[14\] 0 " "Pin \"Branch_Dest_EX\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[15\] 0 " "Pin \"Branch_Dest_EX\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[16\] 0 " "Pin \"Branch_Dest_EX\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[17\] 0 " "Pin \"Branch_Dest_EX\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[18\] 0 " "Pin \"Branch_Dest_EX\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[19\] 0 " "Pin \"Branch_Dest_EX\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[20\] 0 " "Pin \"Branch_Dest_EX\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[21\] 0 " "Pin \"Branch_Dest_EX\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[22\] 0 " "Pin \"Branch_Dest_EX\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[23\] 0 " "Pin \"Branch_Dest_EX\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[24\] 0 " "Pin \"Branch_Dest_EX\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[25\] 0 " "Pin \"Branch_Dest_EX\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[26\] 0 " "Pin \"Branch_Dest_EX\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[27\] 0 " "Pin \"Branch_Dest_EX\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[28\] 0 " "Pin \"Branch_Dest_EX\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[29\] 0 " "Pin \"Branch_Dest_EX\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[30\] 0 " "Pin \"Branch_Dest_EX\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_Dest_EX\[31\] 0 " "Pin \"Branch_Dest_EX\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Register_EX\[0\] 0 " "Pin \"Write_Register_EX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Register_EX\[1\] 0 " "Pin \"Write_Register_EX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Register_EX\[2\] 0 " "Pin \"Write_Register_EX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Register_EX\[3\] 0 " "Pin \"Write_Register_EX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Register_EX\[4\] 0 " "Pin \"Write_Register_EX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Zero_EX 0 " "Pin \"Zero_EX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[0\] 0 " "Pin \"Read_Data_MEM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[1\] 0 " "Pin \"Read_Data_MEM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[2\] 0 " "Pin \"Read_Data_MEM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[3\] 0 " "Pin \"Read_Data_MEM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[4\] 0 " "Pin \"Read_Data_MEM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[5\] 0 " "Pin \"Read_Data_MEM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[6\] 0 " "Pin \"Read_Data_MEM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[7\] 0 " "Pin \"Read_Data_MEM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[8\] 0 " "Pin \"Read_Data_MEM\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[9\] 0 " "Pin \"Read_Data_MEM\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[10\] 0 " "Pin \"Read_Data_MEM\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[11\] 0 " "Pin \"Read_Data_MEM\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[12\] 0 " "Pin \"Read_Data_MEM\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[13\] 0 " "Pin \"Read_Data_MEM\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[14\] 0 " "Pin \"Read_Data_MEM\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[15\] 0 " "Pin \"Read_Data_MEM\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[16\] 0 " "Pin \"Read_Data_MEM\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[17\] 0 " "Pin \"Read_Data_MEM\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[18\] 0 " "Pin \"Read_Data_MEM\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[19\] 0 " "Pin \"Read_Data_MEM\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[20\] 0 " "Pin \"Read_Data_MEM\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[21\] 0 " "Pin \"Read_Data_MEM\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[22\] 0 " "Pin \"Read_Data_MEM\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[23\] 0 " "Pin \"Read_Data_MEM\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[24\] 0 " "Pin \"Read_Data_MEM\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[25\] 0 " "Pin \"Read_Data_MEM\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[26\] 0 " "Pin \"Read_Data_MEM\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[27\] 0 " "Pin \"Read_Data_MEM\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[28\] 0 " "Pin \"Read_Data_MEM\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[29\] 0 " "Pin \"Read_Data_MEM\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[30\] 0 " "Pin \"Read_Data_MEM\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Read_Data_MEM\[31\] 0 " "Pin \"Read_Data_MEM\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCSrc_MEM 0 " "Pin \"PCSrc_MEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[0\] 0 " "Pin \"Write_Data_MUX_MEM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[1\] 0 " "Pin \"Write_Data_MUX_MEM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[2\] 0 " "Pin \"Write_Data_MUX_MEM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[3\] 0 " "Pin \"Write_Data_MUX_MEM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[4\] 0 " "Pin \"Write_Data_MUX_MEM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[5\] 0 " "Pin \"Write_Data_MUX_MEM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[6\] 0 " "Pin \"Write_Data_MUX_MEM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[7\] 0 " "Pin \"Write_Data_MUX_MEM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[8\] 0 " "Pin \"Write_Data_MUX_MEM\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[9\] 0 " "Pin \"Write_Data_MUX_MEM\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[10\] 0 " "Pin \"Write_Data_MUX_MEM\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[11\] 0 " "Pin \"Write_Data_MUX_MEM\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[12\] 0 " "Pin \"Write_Data_MUX_MEM\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[13\] 0 " "Pin \"Write_Data_MUX_MEM\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[14\] 0 " "Pin \"Write_Data_MUX_MEM\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[15\] 0 " "Pin \"Write_Data_MUX_MEM\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[16\] 0 " "Pin \"Write_Data_MUX_MEM\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[17\] 0 " "Pin \"Write_Data_MUX_MEM\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[18\] 0 " "Pin \"Write_Data_MUX_MEM\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[19\] 0 " "Pin \"Write_Data_MUX_MEM\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[20\] 0 " "Pin \"Write_Data_MUX_MEM\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[21\] 0 " "Pin \"Write_Data_MUX_MEM\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[22\] 0 " "Pin \"Write_Data_MUX_MEM\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[23\] 0 " "Pin \"Write_Data_MUX_MEM\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[24\] 0 " "Pin \"Write_Data_MUX_MEM\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[25\] 0 " "Pin \"Write_Data_MUX_MEM\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[26\] 0 " "Pin \"Write_Data_MUX_MEM\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[27\] 0 " "Pin \"Write_Data_MUX_MEM\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[28\] 0 " "Pin \"Write_Data_MUX_MEM\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[29\] 0 " "Pin \"Write_Data_MUX_MEM\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[30\] 0 " "Pin \"Write_Data_MUX_MEM\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[31\] 0 " "Pin \"Write_Data_MUX_MEM\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[0\] 0 " "Pin \"ALU_Result_WB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[1\] 0 " "Pin \"ALU_Result_WB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[2\] 0 " "Pin \"ALU_Result_WB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[3\] 0 " "Pin \"ALU_Result_WB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[4\] 0 " "Pin \"ALU_Result_WB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[5\] 0 " "Pin \"ALU_Result_WB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[6\] 0 " "Pin \"ALU_Result_WB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[7\] 0 " "Pin \"ALU_Result_WB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[8\] 0 " "Pin \"ALU_Result_WB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[9\] 0 " "Pin \"ALU_Result_WB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[10\] 0 " "Pin \"ALU_Result_WB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[11\] 0 " "Pin \"ALU_Result_WB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[12\] 0 " "Pin \"ALU_Result_WB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[13\] 0 " "Pin \"ALU_Result_WB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[14\] 0 " "Pin \"ALU_Result_WB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[15\] 0 " "Pin \"ALU_Result_WB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[16\] 0 " "Pin \"ALU_Result_WB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[17\] 0 " "Pin \"ALU_Result_WB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[18\] 0 " "Pin \"ALU_Result_WB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[19\] 0 " "Pin \"ALU_Result_WB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[20\] 0 " "Pin \"ALU_Result_WB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[21\] 0 " "Pin \"ALU_Result_WB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[22\] 0 " "Pin \"ALU_Result_WB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[23\] 0 " "Pin \"ALU_Result_WB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[24\] 0 " "Pin \"ALU_Result_WB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[25\] 0 " "Pin \"ALU_Result_WB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[26\] 0 " "Pin \"ALU_Result_WB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[27\] 0 " "Pin \"ALU_Result_WB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[28\] 0 " "Pin \"ALU_Result_WB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[29\] 0 " "Pin \"ALU_Result_WB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[30\] 0 " "Pin \"ALU_Result_WB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_WB\[31\] 0 " "Pin \"ALU_Result_WB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410423194765 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1410423194765 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1410423195237 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1410423195457 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1410423195981 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1410423196551 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1410423196921 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/output_files/MIPS32.fit.smsg " "Generated suppressed messages file C:/Users/Frank-Laptop/Documents/MIPS32_verilog/output_files/MIPS32.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1410423197291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "614 " "Peak virtual memory: 614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410423198115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 11 18:13:18 2014 " "Processing ended: Thu Sep 11 18:13:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410423198115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410423198115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410423198115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410423198115 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410423199105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410423199105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 11 18:13:18 2014 " "Processing started: Thu Sep 11 18:13:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410423199105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410423199105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410423199105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410423199255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410423199255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 11 18:13:18 2014 " "Processing started: Thu Sep 11 18:13:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410423199255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410423199255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS32 -c MIPS32 " "Command: quartus_sta MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410423199255 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1410423199345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1410423199545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410423199575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410423199575 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1410423199815 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1410423199905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1410423199905 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1410423199905 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1410423199905 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS32.sdc " "Reading SDC File: 'MIPS32.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1410423199915 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1410423199925 "|MIPS32|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1410423199965 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1410423199975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 66.409 " "Worst-case setup slack is 66.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   66.409         0.000 clock1  " "   66.409         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410423200015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock1  " "    0.391         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410423200025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410423200025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410423200035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 37.873 " "Worst-case minimum pulse width slack is 37.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.873         0.000 clock1  " "   37.873         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410423200035 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410423200260 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 66.409 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 66.409" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 66.409  " "Path #1: Setup slack is 66.409 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[17\] " "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[29\] " "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.660      2.660  R        clock network delay " "     2.660      2.660  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.910      0.250     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[17\] " "     2.910      0.250     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[17\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[17] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.910      0.000 RR  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[17\]\|regout " "     2.910      0.000 RR  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[17\]\|regout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[17] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.442      0.532 RR    IC  EX_Forward_Unit\|Equal2~0\|dataa " "     3.442      0.532 RR    IC  EX_Forward_Unit\|Equal2~0\|dataa" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|Equal2~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 121 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.840      0.398 RF  CELL  EX_Forward_Unit\|Equal2~0\|combout " "     3.840      0.398 RF  CELL  EX_Forward_Unit\|Equal2~0\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|Equal2~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 121 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.311      0.471 FF    IC  EX_Forward_Unit\|ForwardB_EX~4\|dataa " "     4.311      0.471 FF    IC  EX_Forward_Unit\|ForwardB_EX~4\|dataa" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX~4 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.709      0.398 FR  CELL  EX_Forward_Unit\|ForwardB_EX~4\|combout " "     4.709      0.398 FR  CELL  EX_Forward_Unit\|ForwardB_EX~4\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX~4 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.987      0.278 RR    IC  EX_Forward_Unit\|ForwardB_EX\[0\]\|dataa " "     4.987      0.278 RR    IC  EX_Forward_Unit\|ForwardB_EX\[0\]\|dataa" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0] } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.424      0.437 RR  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]\|combout " "     5.424      0.437 RR  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0] } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.716      0.292 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[1\]~18\|dataa " "     5.716      0.292 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[1\]~18\|dataa" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[1]~18 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.154      0.438 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[1\]~18\|combout " "     6.154      0.438 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[1\]~18\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[1]~18 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.968      0.814 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[18\]~43\|datac " "     6.968      0.814 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[18\]~43\|datac" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[18]~43 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.243      0.275 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[18\]~43\|combout " "     7.243      0.275 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[18\]~43\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[18]~43 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.238      0.995 RR    IC  EX_ALU\|Mult0\|auto_generated\|mac_mult3\|datab\[4\] " "     8.238      0.995 RR    IC  EX_ALU\|Mult0\|auto_generated\|mac_mult3\|datab\[4\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult3 } "NODE_NAME" } } { "db/mult_l8t.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/mult_l8t.tdf" 48 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.917      2.679 RR  CELL  EX_ALU\|Mult0\|auto_generated\|mac_mult3\|dataout\[4\] " "    10.917      2.679 RR  CELL  EX_ALU\|Mult0\|auto_generated\|mac_mult3\|dataout\[4\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult3 } "NODE_NAME" } } { "db/mult_l8t.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/mult_l8t.tdf" 48 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.917      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|mac_out4\|dataa\[4\] " "    10.917      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|mac_out4\|dataa\[4\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out4 } "NODE_NAME" } } { "db/mult_l8t.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/mult_l8t.tdf" 80 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.141      0.224 RR  CELL  EX_ALU\|Mult0\|auto_generated\|mac_out4\|dataout\[4\] " "    11.141      0.224 RR  CELL  EX_ALU\|Mult0\|auto_generated\|mac_out4\|dataout\[4\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out4 } "NODE_NAME" } } { "db/mult_l8t.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/mult_l8t.tdf" 80 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.060      0.919 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~0\|dataa " "    12.060      0.919 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~0\|dataa" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~0 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.474      0.414 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~0\|cout " "    12.474      0.414 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~0\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~1 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.474      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~2\|cin " "    12.474      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~2\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~2 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.545      0.071 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~2\|cout " "    12.545      0.071 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~2\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~3 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.545      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~4\|cin " "    12.545      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~4\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~4 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.616      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~4\|cout " "    12.616      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~4\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~5 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.616      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~6\|cin " "    12.616      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~6\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~6 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.687      0.071 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~6\|cout " "    12.687      0.071 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~6\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~7 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.687      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~8\|cin " "    12.687      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~8\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~8 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.758      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~8\|cout " "    12.758      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~8\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~9 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.758      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~10\|cin " "    12.758      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~10\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~10 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.917      0.159 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~10\|cout " "    12.917      0.159 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~10\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~11 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.917      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~12\|cin " "    12.917      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~12\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~12 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.988      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~12\|cout " "    12.988      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~12\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~13 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.988      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~14\|cin " "    12.988      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~14\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~14 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.059      0.071 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~14\|cout " "    13.059      0.071 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~14\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~15 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.059      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~16\|cin " "    13.059      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~16\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~16 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.130      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~16\|cout " "    13.130      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~16\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~17 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.130      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~18\|cin " "    13.130      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~18\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~18 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.540      0.410 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~18\|combout " "    13.540      0.410 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~18\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~18 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.202      0.662 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~18\|datab " "    14.202      0.662 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~18\|datab" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.595      0.393 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~18\|cout " "    14.595      0.393 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~18\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_1~19 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.595      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~20\|cin " "    14.595      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~20\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_1~20 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.666      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~20\|cout " "    14.666      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~20\|cout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_1~21 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.666      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~22\|cin " "    14.666      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~22\|cin" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.076      0.410 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~22\|combout " "    15.076      0.410 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~22\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.512      0.436 RR    IC  EX_ALU\|Mux2~2\|datad " "    15.512      0.436 RR    IC  EX_ALU\|Mux2~2\|datad" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux2~2 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.662      0.150 RR  CELL  EX_ALU\|Mux2~2\|combout " "    15.662      0.150 RR  CELL  EX_ALU\|Mux2~2\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux2~2 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_ALU.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.925      0.263 RR    IC  EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[29\]\|sdata " "    15.925      0.263 RR    IC  EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[29\]\|sdata" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.291      0.366 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[29\] " "    16.291      0.366 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[29\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    82.664      2.664  R        clock network delay " "    82.664      2.664  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    82.700      0.036     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[29\] " "    82.700      0.036     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[29\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 42 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.291 " "Data Arrival Time  :    16.291" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    82.700 " "Data Required Time :    82.700" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    66.409  " "Slack              :    66.409 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200280 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.391  " "Path #1: Hold slack is 0.391 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.680      2.680  R        clock network delay " "     2.680      2.680  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.930      0.250     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     2.930      0.250     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.930      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout " "     2.930      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.930      0.000 RR    IC  IF_PC_Mux\|Mux31~0\|datac " "     2.930      0.000 RR    IC  IF_PC_Mux\|Mux31~0\|datac" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Mux31~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Mux.v" 27 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.253      0.323 RR  CELL  IF_PC_Mux\|Mux31~0\|combout " "     3.253      0.323 RR  CELL  IF_PC_Mux\|Mux31~0\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Mux31~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Mux.v" 27 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.253      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain " "     3.253      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.337      0.084 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     3.337      0.084 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.680      2.680  R        clock network delay " "     2.680      2.680  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.946      0.266      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     2.946      0.266      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.337 " "Data Arrival Time  :     3.337" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.946 " "Data Required Time :     2.946" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.391  " "Slack              :     0.391 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200310 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clock1\}\] " "Targets: \[get_clocks \{clock1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.873  " "Path #1: slack is 37.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clock1 " "Clock            : clock1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clk " "     0.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.999      0.999 RR  CELL  Clk\|combout " "     0.999      0.999 RR  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.117      0.118 RR    IC  Clk~clkctrl\|inclk\[0\] " "     1.117      0.118 RR    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.117      0.000 RR  CELL  Clk~clkctrl\|outclk " "     1.117      0.000 RR  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.068      0.951 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     2.068      0.951 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.729      0.661 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.729      0.661 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Clk " "    40.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.999      0.999 FF  CELL  Clk\|combout " "    40.999      0.999 FF  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.117      0.118 FF    IC  Clk~clkctrl\|inclk\[0\] " "    41.117      0.118 FF    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.117      0.000 FF  CELL  Clk~clkctrl\|outclk " "    41.117      0.000 FF  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.068      0.951 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    42.068      0.951 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.729      0.661 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "    42.729      0.661 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.873 " "Slack            :    37.873" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 97.778  " "Path #1: slack is 97.778 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.222 " "Required Width   :     2.222" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    97.778 " "Slack            :    97.778" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200320 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1410423200320 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1410423200430 "|MIPS32|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 74.242 " "Worst-case setup slack is 74.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   74.242         0.000 clock1  " "   74.242         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410423200470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock1  " "    0.215         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410423200480 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410423200490 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410423200490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 37.873 " "Worst-case minimum pulse width slack is 37.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.873         0.000 clock1  " "   37.873         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410423200500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410423200500 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410423200690 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 74.242 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 74.242" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 74.242  " "Path #1: Setup slack is 74.242 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~portb_address_reg0 " "From Node    : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\|Instruction_ID\[21\] " "To Node      : IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\|Instruction_ID\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.714      1.714  R        clock network delay " "     1.714      1.714  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.836      0.122     uTco  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~portb_address_reg0 " "     1.836      0.122     uTco  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~portb_address_reg0" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_boi1.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/altsyncram_boi1.tdf" 38 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.750      1.914 FF  CELL  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[7\] " "     3.750      1.914 FF  CELL  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[7\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a7 } "NODE_NAME" } } { "db/altsyncram_boi1.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/altsyncram_boi1.tdf" 262 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.069      0.319 FF    IC  ID_Registers\|Read_Data_1_ID\[7\]~14\|dataa " "     4.069      0.319 FF    IC  ID_Registers\|Read_Data_1_ID\[7\]~14\|dataa" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|Read_Data_1_ID[7]~14 } "NODE_NAME" } } { "ID_Registers.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Registers.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.249      0.180 FF  CELL  ID_Registers\|Read_Data_1_ID\[7\]~14\|combout " "     4.249      0.180 FF  CELL  ID_Registers\|Read_Data_1_ID\[7\]~14\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|Read_Data_1_ID[7]~14 } "NODE_NAME" } } { "ID_Registers.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Registers.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.632      0.383 FF    IC  ID_Registers\|Read_Data_1_ID\[7\]~15\|datad " "     4.632      0.383 FF    IC  ID_Registers\|Read_Data_1_ID\[7\]~15\|datad" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|Read_Data_1_ID[7]~15 } "NODE_NAME" } } { "ID_Registers.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Registers.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.691      0.059 FF  CELL  ID_Registers\|Read_Data_1_ID\[7\]~15\|combout " "     4.691      0.059 FF  CELL  ID_Registers\|Read_Data_1_ID\[7\]~15\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|Read_Data_1_ID[7]~15 } "NODE_NAME" } } { "ID_Registers.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Registers.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.806      0.115 FF    IC  ID_Read_data_Mux\|Read_Data_1_MUX_ID\[7\]~7\|dataa " "     4.806      0.115 FF    IC  ID_Read_data_Mux\|Read_Data_1_MUX_ID\[7\]~7\|dataa" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.986      0.180 FF  CELL  ID_Read_data_Mux\|Read_Data_1_MUX_ID\[7\]~7\|combout " "     4.986      0.180 FF  CELL  ID_Read_data_Mux\|Read_Data_1_MUX_ID\[7\]~7\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.341      0.355 FF    IC  ID_Read_data_Mux\|Equal0~3\|dataa " "     5.341      0.355 FF    IC  ID_Read_data_Mux\|Equal0~3\|dataa" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Equal0~3 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.521      0.180 FF  CELL  ID_Read_data_Mux\|Equal0~3\|combout " "     5.521      0.180 FF  CELL  ID_Read_data_Mux\|Equal0~3\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Equal0~3 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.627      0.106 FF    IC  ID_Read_data_Mux\|Equal0~4\|datab " "     5.627      0.106 FF    IC  ID_Read_data_Mux\|Equal0~4\|datab" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Equal0~4 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.807      0.180 FF  CELL  ID_Read_data_Mux\|Equal0~4\|combout " "     5.807      0.180 FF  CELL  ID_Read_data_Mux\|Equal0~4\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Equal0~4 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.154      0.347 FF    IC  ID_Read_data_Mux\|Equal0~20\|datab " "     6.154      0.347 FF    IC  ID_Read_data_Mux\|Equal0~20\|datab" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Equal0~20 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.334      0.180 FF  CELL  ID_Read_data_Mux\|Equal0~20\|combout " "     6.334      0.180 FF  CELL  ID_Read_data_Mux\|Equal0~20\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Equal0~20 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.455      0.121 FF    IC  MEM_Branch_AND\|PCSrc_MEM\|datad " "     6.455      0.121 FF    IC  MEM_Branch_AND\|PCSrc_MEM\|datad" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Branch_AND:MEM_Branch_AND|PCSrc_MEM } "NODE_NAME" } } { "MEM_Branch_AND.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Branch_AND.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.514      0.059 FF  CELL  MEM_Branch_AND\|PCSrc_MEM\|combout " "     6.514      0.059 FF  CELL  MEM_Branch_AND\|PCSrc_MEM\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Branch_AND:MEM_Branch_AND|PCSrc_MEM } "NODE_NAME" } } { "MEM_Branch_AND.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_Branch_AND.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.906      0.392 FF    IC  IF_Instruction_Memory\|Instruction_IF\[5\]~22\|datad " "     6.906      0.392 FF    IC  IF_Instruction_Memory\|Instruction_IF\[5\]~22\|datad" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_Instruction_Memory:IF_Instruction_Memory|Instruction_IF[5]~22 } "NODE_NAME" } } { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.965      0.059 FR  CELL  IF_Instruction_Memory\|Instruction_IF\[5\]~22\|combout " "     6.965      0.059 FR  CELL  IF_Instruction_Memory\|Instruction_IF\[5\]~22\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_Instruction_Memory:IF_Instruction_Memory|Instruction_IF[5]~22 } "NODE_NAME" } } { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 8 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.265      0.300 RR    IC  IF_ID_Pipeline_Stage\|Instruction_ID\[21\]\|sdata " "     7.265      0.300 RR    IC  IF_ID_Pipeline_Stage\|Instruction_ID\[21\]\|sdata" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21] } "NODE_NAME" } } { "IF_ID_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.450      0.185 RR  CELL  IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\|Instruction_ID\[21\] " "     7.450      0.185 RR  CELL  IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\|Instruction_ID\[21\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21] } "NODE_NAME" } } { "IF_ID_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.660      1.660  R        clock network delay " "    81.660      1.660  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.692      0.032     uTsu  IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\|Instruction_ID\[21\] " "    81.692      0.032     uTsu  IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\|Instruction_ID\[21\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21] } "NODE_NAME" } } { "IF_ID_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.450 " "Data Arrival Time  :     7.450" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    81.692 " "Data Required Time :    81.692" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    74.242  " "Slack              :    74.242 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200710 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.655      1.655  R        clock network delay " "     1.655      1.655  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.796      0.141     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     1.796      0.141     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.796      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout " "     1.796      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.796      0.000 RR    IC  IF_PC_Mux\|Mux31~0\|datac " "     1.796      0.000 RR    IC  IF_PC_Mux\|Mux31~0\|datac" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Mux31~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Mux.v" 27 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.980      0.184 RR  CELL  IF_PC_Mux\|Mux31~0\|combout " "     1.980      0.184 RR  CELL  IF_PC_Mux\|Mux31~0\|combout" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Mux31~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Mux.v" 27 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.980      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain " "     1.980      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.022      0.042 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     2.022      0.042 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.655      1.655  R        clock network delay " "     1.655      1.655  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.807      0.152      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     1.807      0.152      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.022 " "Data Arrival Time  :     2.022" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.807 " "Data Required Time :     1.807" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410423200740 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clock1\}\] " "Targets: \[get_clocks \{clock1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.873  " "Path #1: slack is 37.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clock1 " "Clock            : clock1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clk " "     0.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.581      0.581 RR  CELL  Clk\|combout " "     0.581      0.581 RR  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.652      0.071 RR    IC  Clk~clkctrl\|inclk\[0\] " "     0.652      0.071 RR    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.652      0.000 RR  CELL  Clk~clkctrl\|outclk " "     0.652      0.000 RR  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.283      0.631 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     1.283      0.631 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.710      0.427 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.710      0.427 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Clk " "    40.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.581      0.581 FF  CELL  Clk\|combout " "    40.581      0.581 FF  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.652      0.071 FF    IC  Clk~clkctrl\|inclk\[0\] " "    40.652      0.071 FF    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.652      0.000 FF  CELL  Clk~clkctrl\|outclk " "    40.652      0.000 FF  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.283      0.631 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    41.283      0.631 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.710      0.427 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "    41.710      0.427 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.873 " "Slack            :    37.873" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200750 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200760 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200760 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200760 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200760 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 97.778  " "Path #1: slack is 97.778 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200760 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200760 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200760 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200760 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.222 " "Required Width   :     2.222" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200760 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200760 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    97.778 " "Slack            :    97.778" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200760 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200760 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200760 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410423200760 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410423200900 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1410423200940 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410423200950 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1410423201010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410423201140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 11 18:13:21 2014 " "Processing ended: Thu Sep 11 18:13:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410423201140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410423201140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410423201140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410423201140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "385 " "Peak virtual memory: 385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410423201632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 11 18:13:21 2014 " "Processing ended: Thu Sep 11 18:13:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410423201632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410423201632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410423201632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410423201632 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410423202520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410423202520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 11 18:13:22 2014 " "Processing started: Thu Sep 11 18:13:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410423202520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410423202520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410423202520 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1410423203073 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS32.vo C:/Users/Frank-Laptop/Documents/MIPS32_verilog/simulation/modelsim/ simulation " "Generated file MIPS32.vo in folder \"C:/Users/Frank-Laptop/Documents/MIPS32_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1410423203363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410423203573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 11 18:13:23 2014 " "Processing ended: Thu Sep 11 18:13:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410423203573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410423203573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410423203573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410423203573 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1410423204163 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Quartus II Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410423204163 ""}
