

================================================================
== Vivado HLS Report for 'bgr2gray'
================================================================
* Date:           Fri Dec 13 11:11:24 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sobel_1212
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  262171|  262171|  262171|  262171|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  262169|  262169|        27|          1|          1|  262144|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	29  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	2  / true
29 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)"
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "br label %1" [sobel_1212/core.cpp:75]

 <State 2> : 2.44ns
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i = phi i19 [ 0, %0 ], [ %i_3, %2 ]"
ST_2 : Operation 34 [1/1] (2.43ns)   --->   "%exitcond = icmp eq i19 %i, -262144" [sobel_1212/core.cpp:75]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.16ns)   --->   "%i_3 = add i19 %i, 1" [sobel_1212/core.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [sobel_1212/core.cpp:75]

 <State 3> : 3.63ns
ST_3 : Operation 37 [1/1] (3.63ns)   --->   "%tmp_V_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %src_V_V)" [sobel_1212/core.cpp:77]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%blue_V = trunc i32 %tmp_V_5 to i8" [sobel_1212/core.cpp:82]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%green_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_5, i32 8, i32 15)" [sobel_1212/core.cpp:83]
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%red_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_5, i32 16, i32 23)" [sobel_1212/core.cpp:84]

 <State 4> : 6.28ns
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = zext i8 %blue_V to i32" [sobel_1212/core.cpp:86]
ST_4 : Operation 42 [6/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %tmp to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_25 = zext i8 %green_V to i32" [sobel_1212/core.cpp:86]
ST_4 : Operation 44 [6/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %tmp_25 to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 5> : 6.28ns
ST_5 : Operation 45 [5/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %tmp to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 46 [5/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %tmp_25 to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 6> : 6.28ns
ST_6 : Operation 47 [4/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %tmp to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 48 [4/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %tmp_25 to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 7> : 6.28ns
ST_7 : Operation 49 [3/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %tmp to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 50 [3/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %tmp_25 to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 8> : 6.28ns
ST_8 : Operation 51 [2/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %tmp to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 52 [2/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %tmp_25 to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 9> : 6.28ns
ST_9 : Operation 53 [1/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %tmp to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 54 [1/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %tmp_25 to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_29 = zext i8 %red_V to i32" [sobel_1212/core.cpp:86]
ST_9 : Operation 56 [6/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %tmp_29 to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 10> : 7.79ns
ST_10 : Operation 57 [6/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_s, 1.140000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [6/6] (7.78ns)   --->   "%tmp_27 = fmul double %tmp_26, 5.870000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [5/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %tmp_29 to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 11> : 7.79ns
ST_11 : Operation 60 [5/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_s, 1.140000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [5/6] (7.78ns)   --->   "%tmp_27 = fmul double %tmp_26, 5.870000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [4/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %tmp_29 to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 12> : 7.79ns
ST_12 : Operation 63 [4/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_s, 1.140000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 64 [4/6] (7.78ns)   --->   "%tmp_27 = fmul double %tmp_26, 5.870000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [3/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %tmp_29 to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 13> : 7.79ns
ST_13 : Operation 66 [3/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_s, 1.140000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 67 [3/6] (7.78ns)   --->   "%tmp_27 = fmul double %tmp_26, 5.870000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 68 [2/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %tmp_29 to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 14> : 7.79ns
ST_14 : Operation 69 [2/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_s, 1.140000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 70 [2/6] (7.78ns)   --->   "%tmp_27 = fmul double %tmp_26, 5.870000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 71 [1/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %tmp_29 to double" [sobel_1212/core.cpp:86]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 15> : 7.79ns
ST_15 : Operation 72 [1/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_s, 1.140000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 73 [1/6] (7.78ns)   --->   "%tmp_27 = fmul double %tmp_26, 5.870000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 74 [6/6] (7.78ns)   --->   "%tmp_31 = fmul double %tmp_30, 2.990000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 8.23ns
ST_16 : Operation 75 [5/5] (8.23ns)   --->   "%tmp_28 = fadd double %tmp_24, %tmp_27" [sobel_1212/core.cpp:86]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 76 [5/6] (7.78ns)   --->   "%tmp_31 = fmul double %tmp_30, 2.990000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 8.23ns
ST_17 : Operation 77 [4/5] (8.23ns)   --->   "%tmp_28 = fadd double %tmp_24, %tmp_27" [sobel_1212/core.cpp:86]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 78 [4/6] (7.78ns)   --->   "%tmp_31 = fmul double %tmp_30, 2.990000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 8.23ns
ST_18 : Operation 79 [3/5] (8.23ns)   --->   "%tmp_28 = fadd double %tmp_24, %tmp_27" [sobel_1212/core.cpp:86]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 80 [3/6] (7.78ns)   --->   "%tmp_31 = fmul double %tmp_30, 2.990000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 8.23ns
ST_19 : Operation 81 [2/5] (8.23ns)   --->   "%tmp_28 = fadd double %tmp_24, %tmp_27" [sobel_1212/core.cpp:86]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 82 [2/6] (7.78ns)   --->   "%tmp_31 = fmul double %tmp_30, 2.990000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 8.23ns
ST_20 : Operation 83 [1/5] (8.23ns)   --->   "%tmp_28 = fadd double %tmp_24, %tmp_27" [sobel_1212/core.cpp:86]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 84 [1/6] (7.78ns)   --->   "%tmp_31 = fmul double %tmp_30, 2.990000e-01" [sobel_1212/core.cpp:86]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 8.23ns
ST_21 : Operation 85 [5/5] (8.23ns)   --->   "%tmp_32 = fadd double %tmp_28, %tmp_31" [sobel_1212/core.cpp:86]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 8.23ns
ST_22 : Operation 86 [4/5] (8.23ns)   --->   "%tmp_32 = fadd double %tmp_28, %tmp_31" [sobel_1212/core.cpp:86]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 8.23ns
ST_23 : Operation 87 [3/5] (8.23ns)   --->   "%tmp_32 = fadd double %tmp_28, %tmp_31" [sobel_1212/core.cpp:86]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 8.23ns
ST_24 : Operation 88 [2/5] (8.23ns)   --->   "%tmp_32 = fadd double %tmp_28, %tmp_31" [sobel_1212/core.cpp:86]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 8.23ns
ST_25 : Operation 89 [1/5] (8.23ns)   --->   "%tmp_32 = fadd double %tmp_28, %tmp_31" [sobel_1212/core.cpp:86]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 6.50ns
ST_26 : Operation 90 [1/1] (6.50ns)   --->   "%tmp_6 = fptrunc double %tmp_32 to float" [sobel_1212/core.cpp:86]   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 91 [1/1] (0.00ns)   --->   "%p_Val2_1 = bitcast float %tmp_6 to i32" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:311->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:320->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:325->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]
ST_26 : Operation 92 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_1, i32 23, i32 30) nounwind" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:318->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:320->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:325->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]
ST_26 : Operation 93 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i32 %p_Val2_1 to i23" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:319->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:320->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:325->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]

 <State 27> : 7.71ns
ST_27 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_26_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_1, i1 false)" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:327->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]
ST_27 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_26_i_i_i_cast2 = zext i25 %tmp_26_i_i_i to i55" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:327->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]
ST_27 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast = zext i8 %loc_V to i9" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:340->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]
ST_27 : Operation 97 [1/1] (1.91ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:340->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 98 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]
ST_27 : Operation 99 [1/1] (1.91ns)   --->   "%tmp_27_i_i_i = sub i8 127, %loc_V" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_27_i_i_i_cast = sext i8 %tmp_27_i_i_i to i9" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]
ST_27 : Operation 101 [1/1] (1.37ns)   --->   "%sh_assign_2 = select i1 %isNeg, i9 %tmp_27_i_i_i_cast, i9 %sh_assign" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%sh_assign_2_i_i_i_ca = sext i9 %sh_assign_2 to i32" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]
ST_27 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%sh_assign_2_i_i_i_ca_1 = sext i9 %sh_assign_2 to i25" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]
ST_27 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_28_i_i_i = zext i32 %sh_assign_2_i_i_i_ca to i55" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]
ST_27 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_29_i_i_i = lshr i25 %tmp_26_i_i_i, %sh_assign_2_i_i_i_ca_1" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_30_i_i_i = shl i55 %tmp_26_i_i_i_cast2, %tmp_28_i_i_i" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_29_i_i_i, i32 24)" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:333->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]
ST_27 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_33 = zext i1 %tmp_44 to i8" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:333->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]
ST_27 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i55.i32.i32(i55 %tmp_30_i_i_i, i32 24, i32 31)" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:333->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]
ST_27 : Operation 110 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %isNeg, i8 %tmp_33, i8 %tmp_34" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 28> : 3.63ns
ST_28 : Operation 111 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)"
ST_28 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [sobel_1212/core.cpp:75]
ST_28 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:76]
ST_28 : Operation 114 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_V_V, i8 %p_Val2_s)" [sobel_1212/core.cpp:90]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_28 : Operation 115 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_18)" [sobel_1212/core.cpp:91]
ST_28 : Operation 116 [1/1] (0.00ns)   --->   "br label %1" [sobel_1212/core.cpp:75]

 <State 29> : 0.00ns
ST_29 : Operation 117 [1/1] (0.00ns)   --->   "ret void" [sobel_1212/core.cpp:92]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', sobel_1212/core.cpp:75) [7]  (1.77 ns)

 <State 2>: 2.44ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sobel_1212/core.cpp:75) [7]  (0 ns)
	'icmp' operation ('exitcond', sobel_1212/core.cpp:75) [8]  (2.44 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo read on port 'src_V_V' (sobel_1212/core.cpp:77) [15]  (3.63 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', sobel_1212/core.cpp:86) [20]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', sobel_1212/core.cpp:86) [20]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', sobel_1212/core.cpp:86) [20]  (6.28 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', sobel_1212/core.cpp:86) [20]  (6.28 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', sobel_1212/core.cpp:86) [20]  (6.28 ns)

 <State 9>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', sobel_1212/core.cpp:86) [20]  (6.28 ns)

 <State 10>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_24', sobel_1212/core.cpp:86) [21]  (7.79 ns)

 <State 11>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_24', sobel_1212/core.cpp:86) [21]  (7.79 ns)

 <State 12>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_24', sobel_1212/core.cpp:86) [21]  (7.79 ns)

 <State 13>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_24', sobel_1212/core.cpp:86) [21]  (7.79 ns)

 <State 14>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_24', sobel_1212/core.cpp:86) [21]  (7.79 ns)

 <State 15>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_24', sobel_1212/core.cpp:86) [21]  (7.79 ns)

 <State 16>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_28', sobel_1212/core.cpp:86) [25]  (8.23 ns)

 <State 17>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_28', sobel_1212/core.cpp:86) [25]  (8.23 ns)

 <State 18>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_28', sobel_1212/core.cpp:86) [25]  (8.23 ns)

 <State 19>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_28', sobel_1212/core.cpp:86) [25]  (8.23 ns)

 <State 20>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_28', sobel_1212/core.cpp:86) [25]  (8.23 ns)

 <State 21>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_32', sobel_1212/core.cpp:86) [29]  (8.23 ns)

 <State 22>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_32', sobel_1212/core.cpp:86) [29]  (8.23 ns)

 <State 23>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_32', sobel_1212/core.cpp:86) [29]  (8.23 ns)

 <State 24>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_32', sobel_1212/core.cpp:86) [29]  (8.23 ns)

 <State 25>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_32', sobel_1212/core.cpp:86) [29]  (8.23 ns)

 <State 26>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp', sobel_1212/core.cpp:86) [30]  (6.5 ns)

 <State 27>: 7.71ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:340->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89) [37]  (1.92 ns)
	'select' operation ('sh', /wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89) [41]  (1.37 ns)
	'lshr' operation ('tmp_29_i_i_i', /wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89) [45]  (0 ns)
	'select' operation ('__Val2__', /wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:61->sobel_1212/core.cpp:89) [50]  (4.42 ns)

 <State 28>: 3.63ns
The critical path consists of the following:
	fifo write on port 'dst_V_V' (sobel_1212/core.cpp:90) [51]  (3.63 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
