{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695071483009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695071483013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 17:11:22 2023 " "Processing started: Mon Sep 18 17:11:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695071483013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071483013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071483013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695071483217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695071483217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "D:/intelFPGA_lite/17.0/alu/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071491687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071491687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "D:/intelFPGA_lite/17.0/alu/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071491687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32 " "Found entity 1: and_32" {  } { { "and_32.v" "" { Text "D:/intelFPGA_lite/17.0/alu/and_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071491719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32 " "Found entity 1: or_32" {  } { { "or_32.v" "" { Text "D:/intelFPGA_lite/17.0/alu/or_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071491719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32_1 " "Found entity 1: xor_32_1" {  } { { "xor_32_1.v" "" { Text "D:/intelFPGA_lite/17.0/alu/xor_32_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071491735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_16.v 2 2 " "Found 2 design units, including 2 entities, in source file rca_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca_16 " "Found entity 1: rca_16" {  } { { "rca_16.v" "" { Text "D:/intelFPGA_lite/17.0/alu/rca_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491735 ""} { "Info" "ISGN_ENTITY_NAME" "2 rca_16_overflow " "Found entity 2: rca_16_overflow" {  } { { "rca_16.v" "" { Text "D:/intelFPGA_lite/17.0/alu/rca_16.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071491735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_8.v 2 2 " "Found 2 design units, including 2 entities, in source file rca_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca_8 " "Found entity 1: rca_8" {  } { { "rca_8.v" "" { Text "D:/intelFPGA_lite/17.0/alu/rca_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491751 ""} { "Info" "ISGN_ENTITY_NAME" "2 rca_8_overflow " "Found entity 2: rca_8_overflow" {  } { { "rca_8.v" "" { Text "D:/intelFPGA_lite/17.0/alu/rca_8.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071491751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_32.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 csa_32 " "Found entity 1: csa_32" {  } { { "csa_32.v" "" { Text "D:/intelFPGA_lite/17.0/alu/csa_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071491751 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "D:/intelFPGA_lite/17.0/alu/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1695071491751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 4 4 " "Found 4 design units, including 4 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "D:/intelFPGA_lite/17.0/alu/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491751 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_8 " "Found entity 2: mux_8" {  } { { "mux.v" "" { Text "D:/intelFPGA_lite/17.0/alu/mux.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491751 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_16 " "Found entity 3: mux_16" {  } { { "mux.v" "" { Text "D:/intelFPGA_lite/17.0/alu/mux.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491751 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_32 " "Found entity 4: mux_32" {  } { { "mux.v" "" { Text "D:/intelFPGA_lite/17.0/alu/mux.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071491751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_16.v 2 2 " "Found 2 design units, including 2 entities, in source file csa_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 csa_16 " "Found entity 1: csa_16" {  } { { "csa_16.v" "" { Text "D:/intelFPGA_lite/17.0/alu/csa_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491766 ""} { "Info" "ISGN_ENTITY_NAME" "2 csa_16_overflow " "Found entity 2: csa_16_overflow" {  } { { "csa_16.v" "" { Text "D:/intelFPGA_lite/17.0/alu/csa_16.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071491766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.v 1 1 " "Found 1 design units, including 1 entities, in source file sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "sll.v" "" { Text "D:/intelFPGA_lite/17.0/alu/sll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071491766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra.v 1 1 " "Found 1 design units, including 1 entities, in source file sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra " "Found entity 1: sra" {  } { { "sra.v" "" { Text "D:/intelFPGA_lite/17.0/alu/sra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071491782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_det.v 4 4 " "Found 4 design units, including 4 entities, in source file zero_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_det " "Found entity 1: zero_det" {  } { { "zero_det.v" "" { Text "D:/intelFPGA_lite/17.0/alu/zero_det.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491798 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_16 " "Found entity 2: or_16" {  } { { "zero_det.v" "" { Text "D:/intelFPGA_lite/17.0/alu/zero_det.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491798 ""} { "Info" "ISGN_ENTITY_NAME" "3 or_8 " "Found entity 3: or_8" {  } { { "zero_det.v" "" { Text "D:/intelFPGA_lite/17.0/alu/zero_det.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491798 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_4 " "Found entity 4: or_4" {  } { { "zero_det.v" "" { Text "D:/intelFPGA_lite/17.0/alu/zero_det.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071491798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071491798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695071491813 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "isNotEqual alu.v(7) " "Output port \"isNotEqual\" at alu.v(7) has no driver" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/alu/alu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695071491829 "|alu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "isLessThan alu.v(7) " "Output port \"isLessThan\" at alu.v(7) has no driver" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/alu/alu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695071491829 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32_1 xor_32_1:flipB " "Elaborating entity \"xor_32_1\" for hierarchy \"xor_32_1:flipB\"" {  } { { "alu.v" "flipB" { Text "D:/intelFPGA_lite/17.0/alu/alu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071491829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csa_32 csa_32:csa_add_sub " "Elaborating entity \"csa_32\" for hierarchy \"csa_32:csa_add_sub\"" {  } { { "alu.v" "csa_add_sub" { Text "D:/intelFPGA_lite/17.0/alu/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071491876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csa_16 csa_32:csa_add_sub\|csa_16:c0 " "Elaborating entity \"csa_16\" for hierarchy \"csa_32:csa_add_sub\|csa_16:c0\"" {  } { { "csa_32.v" "c0" { Text "D:/intelFPGA_lite/17.0/alu/csa_32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071491891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca_8 csa_32:csa_add_sub\|csa_16:c0\|rca_8:r0 " "Elaborating entity \"rca_8\" for hierarchy \"csa_32:csa_add_sub\|csa_16:c0\|rca_8:r0\"" {  } { { "csa_16.v" "r0" { Text "D:/intelFPGA_lite/17.0/alu/csa_16.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071491891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder csa_32:csa_add_sub\|csa_16:c0\|rca_8:r0\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"csa_32:csa_add_sub\|csa_16:c0\|rca_8:r0\|full_adder:fa0\"" {  } { { "rca_8.v" "fa0" { Text "D:/intelFPGA_lite/17.0/alu/rca_8.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071491907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux csa_32:csa_add_sub\|csa_16:c0\|mux:s_cout " "Elaborating entity \"mux\" for hierarchy \"csa_32:csa_add_sub\|csa_16:c0\|mux:s_cout\"" {  } { { "csa_16.v" "s_cout" { Text "D:/intelFPGA_lite/17.0/alu/csa_16.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071491922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8 csa_32:csa_add_sub\|csa_16:c0\|mux_8:s_sum " "Elaborating entity \"mux_8\" for hierarchy \"csa_32:csa_add_sub\|csa_16:c0\|mux_8:s_sum\"" {  } { { "csa_16.v" "s_sum" { Text "D:/intelFPGA_lite/17.0/alu/csa_16.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071491938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csa_16_overflow csa_32:csa_add_sub\|csa_16_overflow:c1_0 " "Elaborating entity \"csa_16_overflow\" for hierarchy \"csa_32:csa_add_sub\|csa_16_overflow:c1_0\"" {  } { { "csa_32.v" "c1_0" { Text "D:/intelFPGA_lite/17.0/alu/csa_32.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071491954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca_8_overflow csa_32:csa_add_sub\|csa_16_overflow:c1_0\|rca_8_overflow:r1_0 " "Elaborating entity \"rca_8_overflow\" for hierarchy \"csa_32:csa_add_sub\|csa_16_overflow:c1_0\|rca_8_overflow:r1_0\"" {  } { { "csa_16.v" "r1_0" { Text "D:/intelFPGA_lite/17.0/alu/csa_16.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071491969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16 csa_32:csa_add_sub\|mux_16:s_sum " "Elaborating entity \"mux_16\" for hierarchy \"csa_32:csa_add_sub\|mux_16:s_sum\"" {  } { { "csa_32.v" "s_sum" { Text "D:/intelFPGA_lite/17.0/alu/csa_32.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071491985 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "isNotEqual GND " "Pin \"isNotEqual\" is stuck at GND" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/alu/alu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695071492502 "|alu|isNotEqual"} { "Warning" "WMLS_MLS_STUCK_PIN" "isLessThan GND " "Pin \"isLessThan\" is stuck at GND" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/alu/alu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695071492502 "|alu|isLessThan"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695071492502 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695071492559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695071492997 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071492997 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[1\] " "No output dependent on input pin \"ctrl_ALUopcode\[1\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/alu/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695071493028 "|alu|ctrl_ALUopcode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[2\] " "No output dependent on input pin \"ctrl_ALUopcode\[2\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/alu/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695071493028 "|alu|ctrl_ALUopcode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[3\] " "No output dependent on input pin \"ctrl_ALUopcode\[3\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/alu/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695071493028 "|alu|ctrl_ALUopcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[4\] " "No output dependent on input pin \"ctrl_ALUopcode\[4\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/alu/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695071493028 "|alu|ctrl_ALUopcode[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_shiftamt\[0\] " "No output dependent on input pin \"ctrl_shiftamt\[0\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/alu/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695071493028 "|alu|ctrl_shiftamt[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_shiftamt\[1\] " "No output dependent on input pin \"ctrl_shiftamt\[1\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/alu/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695071493028 "|alu|ctrl_shiftamt[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_shiftamt\[2\] " "No output dependent on input pin \"ctrl_shiftamt\[2\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/alu/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695071493028 "|alu|ctrl_shiftamt[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_shiftamt\[3\] " "No output dependent on input pin \"ctrl_shiftamt\[3\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/alu/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695071493028 "|alu|ctrl_shiftamt[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_shiftamt\[4\] " "No output dependent on input pin \"ctrl_shiftamt\[4\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGA_lite/17.0/alu/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695071493028 "|alu|ctrl_shiftamt[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695071493028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695071493028 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695071493028 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695071493028 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695071493028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695071493044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 17:11:33 2023 " "Processing ended: Mon Sep 18 17:11:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695071493044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695071493044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695071493044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071493044 ""}
