;redcode
;assert 1
	SPL 0, <54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB @121, 103
	SPL 30, 32
	SUB <0, @2
	SUB @127, 100
	SUB #0, -5
	SLT @3, 0
	SUB 12, @10
	SLT @3, 0
	SUB 3, 21
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	SLT @3, 0
	SLT @3, 0
	SLT @3, 0
	JMP 308, 90
	DJN -1, @-20
	SUB @121, 103
	SLT 308, 90
	SUB @-127, 100
	SUB @121, 103
	SPL 0, <54
	SPL 0, <54
	SPL 0, <54
	SUB @127, 106
	SUB -207, <-120
	ADD 210, 30
	SUB -207, <-120
	SPL 0, <54
	SPL 0, <54
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	JMP @72, #200
	MOV -7, <-20
	SLT 308, 90
	MOV -7, <-20
	SLT 308, 90
	SUB 3, 21
	SLT -803, -390
	CMP -207, <-120
	CMP -207, <-120
	JMP @72, #800
	MOV -1, <-20
	MOV -7, <-20
