{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678761875057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678761875061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 19:44:34 2023 " "Processing started: Mon Mar 13 19:44:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678761875061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678761875061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678761875061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678761875376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678761875376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram8x16.v 1 1 " "Found 1 design units, including 1 entities, in source file ram8x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM8x16 " "Found entity 1: RAM8x16" {  } { { "RAM8x16.v" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/RAM8x16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678761881765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678761881765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hourcount.sv 2 2 " "Found 2 design units, including 2 entities, in source file hourcount.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hourCount " "Found entity 1: hourCount" {  } { { "hourCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/hourCount.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678761881766 ""} { "Info" "ISGN_ENTITY_NAME" "2 hourCount_testbench " "Found entity 2: hourCount_testbench" {  } { { "hourCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/hourCount.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678761881766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678761881766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678761881768 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678761881768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678761881768 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataPathUnit.sv(92) " "Verilog HDL warning at dataPathUnit.sv(92): extended using \"x\" or \"z\"" {  } { { "dataPathUnit.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1678761881769 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dataPathUnit.sv(84) " "Verilog HDL information at dataPathUnit.sv(84): always construct contains both blocking and non-blocking assignments" {  } { { "dataPathUnit.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678761881769 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataPathUnit.sv(112) " "Verilog HDL warning at dataPathUnit.sv(112): extended using \"x\" or \"z\"" {  } { { "dataPathUnit.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1678761881769 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataPathUnit.sv(130) " "Verilog HDL warning at dataPathUnit.sv(130): extended using \"x\" or \"z\"" {  } { { "dataPathUnit.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv" 130 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1678761881769 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataPathUnit.sv(148) " "Verilog HDL warning at dataPathUnit.sv(148): extended using \"x\" or \"z\"" {  } { { "dataPathUnit.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv" 148 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1678761881769 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataPathUnit.sv(171) " "Verilog HDL warning at dataPathUnit.sv(171): extended using \"x\" or \"z\"" {  } { { "dataPathUnit.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv" 171 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1678761881769 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataPathUnit.sv(203) " "Verilog HDL warning at dataPathUnit.sv(203): extended using \"x\" or \"z\"" {  } { { "dataPathUnit.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv" 203 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1678761881769 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataPathUnit.sv(254) " "Verilog HDL warning at dataPathUnit.sv(254): extended using \"x\" or \"z\"" {  } { { "dataPathUnit.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv" 254 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1678761881769 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataPathUnit.sv(278) " "Verilog HDL warning at dataPathUnit.sv(278): extended using \"x\" or \"z\"" {  } { { "dataPathUnit.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv" 278 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1678761881770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataPathUnit.sv(301) " "Verilog HDL warning at dataPathUnit.sv(301): extended using \"x\" or \"z\"" {  } { { "dataPathUnit.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv" 301 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1678761881770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapathunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataPathUnit " "Found entity 1: dataPathUnit" {  } { { "dataPathUnit.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678761881770 ""} { "Info" "ISGN_ENTITY_NAME" "2 dataPathUnit_testbench " "Found entity 2: dataPathUnit_testbench" {  } { { "dataPathUnit.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678761881770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678761881770 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.sv(93) " "Verilog HDL warning at controlUnit.sv(93): extended using \"x\" or \"z\"" {  } { { "controlUnit.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/controlUnit.sv" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1678761881771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/controlUnit.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678761881771 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlUnit_testbench " "Found entity 2: controlUnit_testbench" {  } { { "controlUnit.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/controlUnit.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678761881771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678761881771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clockdivider.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/clockdivider.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678761881772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678761881772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carincrcounter.sv 2 2 " "Found 2 design units, including 2 entities, in source file carincrcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carIncrCounter " "Found entity 1: carIncrCounter" {  } { { "carIncrCounter.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/carIncrCounter.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678761881773 ""} { "Info" "ISGN_ENTITY_NAME" "2 carIncrCounter_testbench " "Found entity 2: carIncrCounter_testbench" {  } { { "carIncrCounter.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/carIncrCounter.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678761881773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678761881773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carcount.sv 2 2 " "Found 2 design units, including 2 entities, in source file carcount.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carCount " "Found entity 1: carCount" {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/carCount.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678761881775 ""} { "Info" "ISGN_ENTITY_NAME" "2 carCount_testbench " "Found entity 2: carCount_testbench" {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/carCount.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678761881775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678761881775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addriter.sv 2 2 " "Found 2 design units, including 2 entities, in source file addriter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addrIter " "Found entity 1: addrIter" {  } { { "addrIter.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/addrIter.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678761881776 ""} { "Info" "ISGN_ENTITY_NAME" "2 addrIter_testbench " "Found entity 2: addrIter_testbench" {  } { { "addrIter.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/addrIter.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678761881776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678761881776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678761881809 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6..5\] DE1_SoC.sv(16) " "Output port \"LEDR\[6..5\]\" at DE1_SoC.sv(16) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678761881810 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "V_GPIO\[32\] V_GPIO\[30\] DE1_SoC.sv(17) " "Bidirectional port \"V_GPIO\[30\]\" at DE1_SoC.sv(17) has a one-way connection to bidirectional port \"V_GPIO\[32\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678761881810 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "V_GPIO\[27\] V_GPIO\[29\] DE1_SoC.sv(17) " "Bidirectional port \"V_GPIO\[29\]\" at DE1_SoC.sv(17) has a one-way connection to bidirectional port \"V_GPIO\[27\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678761881810 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "V_GPIO\[26\] V_GPIO\[28\] DE1_SoC.sv(17) " "Bidirectional port \"V_GPIO\[28\]\" at DE1_SoC.sv(17) has a one-way connection to bidirectional port \"V_GPIO\[26\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678761881810 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "V_GPIO\[33\] V_GPIO\[24\] DE1_SoC.sv(17) " "Bidirectional port \"V_GPIO\[24\]\" at DE1_SoC.sv(17) has a one-way connection to bidirectional port \"V_GPIO\[33\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678761881810 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clockDivide " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clockDivide\"" {  } { { "DE1_SoC.sv" "clockDivide" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678761881811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hourCount hourCount:timeCounter " "Elaborating entity \"hourCount\" for hierarchy \"hourCount:timeCounter\"" {  } { { "DE1_SoC.sv" "timeCounter" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678761881812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carCount carCount:counter " "Elaborating entity \"carCount\" for hierarchy \"carCount:counter\"" {  } { { "DE1_SoC.sv" "counter" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678761881813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carIncrCounter carIncrCounter:incrCounter " "Elaborating entity \"carIncrCounter\" for hierarchy \"carIncrCounter:incrCounter\"" {  } { { "DE1_SoC.sv" "incrCounter" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678761881814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrIter addrIter:addrIterator " "Elaborating entity \"addrIter\" for hierarchy \"addrIter:addrIterator\"" {  } { { "DE1_SoC.sv" "addrIterator" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678761881815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:controls " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:controls\"" {  } { { "DE1_SoC.sv" "controls" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678761881816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnit.sv(93) " "Verilog HDL assignment warning at controlUnit.sv(93): truncated value with size 4 to match size of target (1)" {  } { { "controlUnit.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/controlUnit.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678761881816 "|DE1_SoC|controlUnit:controls"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataPathUnit dataPathUnit:path " "Elaborating entity \"dataPathUnit\" for hierarchy \"dataPathUnit:path\"" {  } { { "DE1_SoC.sv" "path" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678761881817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM8x16 dataPathUnit:path\|RAM8x16:ram " "Elaborating entity \"RAM8x16\" for hierarchy \"dataPathUnit:path\|RAM8x16:ram\"" {  } { { "dataPathUnit.sv" "ram" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678761881834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataPathUnit:path\|RAM8x16:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataPathUnit:path\|RAM8x16:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM8x16.v" "altsyncram_component" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/RAM8x16.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678761881865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPathUnit:path\|RAM8x16:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataPathUnit:path\|RAM8x16:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM8x16.v" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/RAM8x16.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678761881865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPathUnit:path\|RAM8x16:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataPathUnit:path\|RAM8x16:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678761881866 ""}  } { { "RAM8x16.v" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/RAM8x16.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678761881866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vfv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vfv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vfv1 " "Found entity 1: altsyncram_vfv1" {  } { { "db/altsyncram_vfv1.tdf" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/db/altsyncram_vfv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678761881900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678761881900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vfv1 dataPathUnit:path\|RAM8x16:ram\|altsyncram:altsyncram_component\|altsyncram_vfv1:auto_generated " "Elaborating entity \"altsyncram_vfv1\" for hierarchy \"dataPathUnit:path\|RAM8x16:ram\|altsyncram:altsyncram_component\|altsyncram_vfv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678761881901 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "data_a altsyncram_component 4 8 " "Port \"data_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "RAM8x16.v" "altsyncram_component" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/RAM8x16.v" 89 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1678761881921 "|DE1_SoC|dataPathUnit:path|RAM8x16:ram|altsyncram:altsyncram_component"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dataPathUnit:path\|selectedClock " "Found clock multiplexer dataPathUnit:path\|selectedClock" {  } { { "dataPathUnit.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv" 48 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1678761882040 "|DE1_SoC|dataPathUnit:path|selectedClock"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1678761882040 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "V_GPIO\[34\] " "Inserted always-enabled tri-state buffer between \"V_GPIO\[34\]\" and its non-tri-state driver." {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1678761882256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "V_GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"V_GPIO\[31\]\" and its non-tri-state driver." {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1678761882256 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1678761882256 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[28\] " "bidirectional pin \"V_GPIO\[28\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678761882256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[29\] " "bidirectional pin \"V_GPIO\[29\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678761882256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[30\] " "bidirectional pin \"V_GPIO\[30\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678761882256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[23\] " "bidirectional pin \"V_GPIO\[23\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678761882256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[24\] " "bidirectional pin \"V_GPIO\[24\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678761882256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[25\] " "bidirectional pin \"V_GPIO\[25\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678761882256 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[35\] " "bidirectional pin \"V_GPIO\[35\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678761882256 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1678761882256 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "V_GPIO\[34\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"V_GPIO\[34\]\" is moved to its source" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1678761882257 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "V_GPIO\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"V_GPIO\[31\]\" is moved to its source" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1678761882257 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1678761882257 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[26\]~synth " "Node \"V_GPIO\[26\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882279 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[27\]~synth " "Node \"V_GPIO\[27\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882279 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[31\]~synth " "Node \"V_GPIO\[31\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882279 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[32\]~synth " "Node \"V_GPIO\[32\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882279 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[33\]~synth " "Node \"V_GPIO\[33\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882279 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V_GPIO\[34\]~synth " "Node \"V_GPIO\[34\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882279 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1678761882279 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678761882279 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678761882279 "|DE1_SoC|LEDR[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678761882279 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678761882330 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[3\] V_GPIO\[23\] " "Output pin \"LEDR\[3\]\" driven by bidirectional pin \"V_GPIO\[23\]\" cannot be tri-stated" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 16 -1 0 } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1678761882426 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[4\] V_GPIO\[24\] " "Output pin \"LEDR\[4\]\" driven by bidirectional pin \"V_GPIO\[24\]\" cannot be tri-stated" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 16 -1 0 } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1678761882426 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[0\] V_GPIO\[28\] " "Output pin \"LEDR\[0\]\" driven by bidirectional pin \"V_GPIO\[28\]\" cannot be tri-stated" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 16 -1 0 } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1678761882426 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[1\] V_GPIO\[29\] " "Output pin \"LEDR\[1\]\" driven by bidirectional pin \"V_GPIO\[29\]\" cannot be tri-stated" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 16 -1 0 } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1678761882426 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[2\] V_GPIO\[30\] " "Output pin \"LEDR\[2\]\" driven by bidirectional pin \"V_GPIO\[30\]\" cannot be tri-stated" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 16 -1 0 } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1678761882426 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678761882467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678761882493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678761882565 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678761882565 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882605 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882605 "|DE1_SoC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882605 "|DE1_SoC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882605 "|DE1_SoC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882605 "|DE1_SoC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882605 "|DE1_SoC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882605 "|DE1_SoC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882605 "|DE1_SoC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882605 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882605 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882605 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678761882605 "|DE1_SoC|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678761882605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "219 " "Implemented 219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678761882606 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678761882606 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "13 " "Implemented 13 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1678761882606 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678761882606 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1678761882606 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678761882606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678761882622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 19:44:42 2023 " "Processing ended: Mon Mar 13 19:44:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678761882622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678761882622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678761882622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678761882622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1678761883640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678761883645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 19:44:43 2023 " "Processing started: Mon Mar 13 19:44:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678761883645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1678761883645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1678761883645 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1678761883734 ""}
{ "Info" "0" "" "Project  = DE1_SoC" {  } {  } 0 0 "Project  = DE1_SoC" 0 0 "Fitter" 0 0 1678761883734 ""}
{ "Info" "0" "" "Revision = DE1_SoC" {  } {  } 0 0 "Revision = DE1_SoC" 0 0 "Fitter" 0 0 1678761883734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678761883818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678761883819 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"DE1_SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678761883825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678761883857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678761883857 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678761884180 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678761884198 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678761884268 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1678761884270 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "80 80 " "No exact pin location assignment(s) for 80 pins of 80 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1678761884412 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1678761890010 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 93 global CLKCTRL_G10 " "CLOCK_50~inputCLKENA0 with 93 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1678761890277 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1678761890277 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678761890277 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678761890280 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678761890280 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678761890281 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678761890282 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678761890282 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678761890282 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_SoC.sdc " "Synopsys Design Constraints File file not found: 'DE1_SoC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1678761891069 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1678761891069 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1678761891071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1678761891072 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1678761891072 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678761891086 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1678761891086 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678761891086 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678761891134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678761894380 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1678761894630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678761901007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678761907459 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678761911018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678761911018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678761912304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1678761915613 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678761915613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1678761921146 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678761921146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678761921149 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678761922373 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678761922403 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678761922776 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678761922777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678761923820 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678761927987 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "13 " "Following 13 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[25\] a permanently disabled " "Pin V_GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[25] } } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678761928154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[35\] a permanently disabled " "Pin V_GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[35] } } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678761928154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[23\] a permanently disabled " "Pin V_GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[23] } } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678761928154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[24\] a permanently disabled " "Pin V_GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[24] } } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678761928154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[26\] a permanently enabled " "Pin V_GPIO\[26\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_GPIO\[26\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678761928154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[27\] a permanently enabled " "Pin V_GPIO\[27\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_GPIO\[27\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678761928154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[28\] a permanently disabled " "Pin V_GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[28] } } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678761928154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[29\] a permanently disabled " "Pin V_GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[29] } } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678761928154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[30\] a permanently disabled " "Pin V_GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[30] } } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678761928154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[31\] a permanently enabled " "Pin V_GPIO\[31\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[31] } } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678761928154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[32\] a permanently enabled " "Pin V_GPIO\[32\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_GPIO\[32\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678761928154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[33\] a permanently enabled " "Pin V_GPIO\[33\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_GPIO\[33\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678761928154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "V_GPIO\[34\] a permanently enabled " "Pin V_GPIO\[34\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { V_GPIO[34] } } } { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678761928154 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1678761928154 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/output_files/DE1_SoC.fit.smsg " "Generated suppressed messages file C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/output_files/DE1_SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678761928200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8068 " "Peak virtual memory: 8068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678761928724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 19:45:28 2023 " "Processing ended: Mon Mar 13 19:45:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678761928724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678761928724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678761928724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678761928724 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1678761929717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678761929721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 19:45:29 2023 " "Processing started: Mon Mar 13 19:45:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678761929721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1678761929721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1678761929722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1678761930311 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1678761935269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678761935584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 19:45:35 2023 " "Processing ended: Mon Mar 13 19:45:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678761935584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678761935584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678761935584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1678761935584 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1678761936184 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1678761936616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678761936620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 19:45:36 2023 " "Processing started: Mon Mar 13 19:45:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678761936620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761936620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC -c DE1_SoC " "Command: quartus_sta DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761936620 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1678761936708 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761937151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761937151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761937184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761937184 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_SoC.sdc " "Synopsys Design Constraints File file not found: 'DE1_SoC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761937612 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761937613 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678761937613 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name V_GPIO\[28\] V_GPIO\[28\] " "create_clock -period 1.000 -name V_GPIO\[28\] V_GPIO\[28\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678761937613 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761937613 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761937615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761937617 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1678761937617 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1678761937624 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1678761937637 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761937637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.656 " "Worst-case setup slack is -4.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761937640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761937640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.656             -64.034 V_GPIO\[28\]  " "   -4.656             -64.034 V_GPIO\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761937640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.515            -243.635 CLOCK_50  " "   -3.515            -243.635 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761937640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761937640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.510 " "Worst-case hold slack is 0.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761937643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761937643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 CLOCK_50  " "    0.510               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761937643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.400               0.000 V_GPIO\[28\]  " "    2.400               0.000 V_GPIO\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761937643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761937643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761937645 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761937647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761937649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761937649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -242.148 CLOCK_50  " "   -3.166            -242.148 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761937649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -16.452 V_GPIO\[28\]  " "   -0.724             -16.452 V_GPIO\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761937649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761937649 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1678761937661 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761937691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761939349 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761939440 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1678761939444 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761939444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.870 " "Worst-case setup slack is -4.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761939446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761939446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.870             -66.700 V_GPIO\[28\]  " "   -4.870             -66.700 V_GPIO\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761939446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.674            -250.084 CLOCK_50  " "   -3.674            -250.084 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761939446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761939446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.503 " "Worst-case hold slack is 0.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761939449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761939449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 CLOCK_50  " "    0.503               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761939449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.508               0.000 V_GPIO\[28\]  " "    2.508               0.000 V_GPIO\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761939449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761939449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761939451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761939453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761939455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761939455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -243.111 CLOCK_50  " "   -3.166            -243.111 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761939455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -16.426 V_GPIO\[28\]  " "   -0.724             -16.426 V_GPIO\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761939455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761939455 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1678761939462 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761939676 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761940478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761940528 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1678761940529 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761940529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.081 " "Worst-case setup slack is -2.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.081             -28.230 V_GPIO\[28\]  " "   -2.081             -28.230 V_GPIO\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.902             -72.759 CLOCK_50  " "   -1.902             -72.759 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761940531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLOCK_50  " "    0.178               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.838               0.000 V_GPIO\[28\]  " "    0.838               0.000 V_GPIO\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761940534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761940536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761940538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -104.871 CLOCK_50  " "   -2.174            -104.871 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.418              -7.109 V_GPIO\[28\]  " "   -0.418              -7.109 V_GPIO\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761940539 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1678761940547 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761940687 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1678761940688 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761940688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.816 " "Worst-case setup slack is -1.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.816             -24.585 V_GPIO\[28\]  " "   -1.816             -24.585 V_GPIO\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.652             -62.078 CLOCK_50  " "   -1.652             -62.078 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761940690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.114 " "Worst-case hold slack is 0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 CLOCK_50  " "    0.114               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 V_GPIO\[28\]  " "    0.781               0.000 V_GPIO\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761940692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761940694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761940696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -104.665 CLOCK_50  " "   -2.174            -104.665 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.395              -6.369 V_GPIO\[28\]  " "   -0.395              -6.369 V_GPIO\[28\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678761940698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761940698 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761942103 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761942103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5393 " "Peak virtual memory: 5393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678761942149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 19:45:42 2023 " "Processing ended: Mon Mar 13 19:45:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678761942149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678761942149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678761942149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761942149 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1678761943114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678761943119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 19:45:43 2023 " "Processing started: Mon Mar 13 19:45:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678761943119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678761943119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678761943119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1678761943810 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1678761943840 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE1_SoC.svo C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/simulation/modelsim/ simulation " "Generated file DE1_SoC.svo in folder \"C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1678761943966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678761944014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 19:45:44 2023 " "Processing ended: Mon Mar 13 19:45:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678761944014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678761944014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678761944014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1678761944014 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Quartus Prime Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1678761944646 ""}
