{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "#建立DC要的io文件 CHIP.v\n",
    "L = 10\n",
    "for n in range(4, 10, 1):\n",
    "    for r in range(3, 6, 1):\n",
    "        m = n - r + 1\n",
    "        if (m<2):\n",
    "            break\n",
    "        path = '../win_verilog/wc_%d_%d/' % (m, r)\n",
    "        file = 'CHIP.v'\n",
    "        outf = open(path + file, 'w')\n",
    "\n",
    "        outf.write('//CHIP io for winograd\\n')\n",
    "        outf.write('module CHIP (clk, rst, D, Z);\\n\\n')\n",
    "        outf.write('\\tinput clk, rst;\\n')\n",
    "        outf.write('\\tinput [%d*%d-1:0] D;\\n' % (L,n))\n",
    "        outf.write('\\toutput [%d*%d-1:0] Z;\\n\\n' % (L,m))\n",
    "        outf.write('\\twire i_clk, i_rst;\\n')\n",
    "        outf.write('\\twire [%d*%d-1:0] i_D;\\n' % (L,n))\n",
    "        outf.write('\\twire [%d*%d-1:0] i_Z;\\n\\n' % (L,m))\n",
    "        outf.write('\\twire n_Logic0_, n_Logic1_;\\n\\n')\n",
    "        outf.write('\\tWC top (.rst(i_rst), .clk(i_clk), .D(i_D), .Z(i_Z));\\n\\n')\n",
    "\n",
    "        outf.write('\\tXMC ipad_CLK    ( .I(clk), .PU(n_Logic0_), .PD(n_Logic0_), .SMT(n_Logic0_), .O(i_clk) );\\n')\n",
    "        outf.write('\\tXMC ipad_RESET_ ( .I(rst), .PU(n_Logic0_), .PD(n_Logic0_), .SMT(n_Logic0_), .O(i_rst) );\\n\\n')\n",
    "\n",
    "        for i in range(L*n):\n",
    "            outf.write('\\tXMC ipad_D%d ( .I(D[%d]), .PU(n_Logic0_), .PD(n_Logic0_), .SMT(n_Logic0_), .O(i_D[%d]) );\\n' % (i, i, i))\n",
    "        outf.write('\\n')\n",
    "\n",
    "        for i in range(L*m):\n",
    "            outf.write('\\tYA2GSC opad_Z%d ( .I(i_Z[%d]), .E(n_Logic1_), .E2(n_Logic1_), .E4(n_Logic1_), .E8(n_Logic1_), .SR(n_Logic1_), .O(Z[%d]));\\n' % (i, i, i))\n",
    "        outf.write('\\n')\n",
    "\n",
    "        outf.write('\\tTIE0 U1 ( .O(n_Logic0_) );\\n')\n",
    "        outf.write('\\tTIE1 U2 ( .O(n_Logic1_) );\\n\\n')\n",
    "        outf.write('endmodule\\n')\n",
    "        outf.close()\n",
    "\n",
    "        #創建io_tdf.txt用於等等要做io.tdf\n",
    "        file = 'io_tdf.txt'\n",
    "        outf = open(path + file, 'w')\n",
    "\n",
    "        for i in range(L*n):\n",
    "            outf.write('ipad_D%d,' % i)\n",
    "        \n",
    "        for i in range(L*m):\n",
    "            outf.write('opad_Z%d,' % i)\n",
    "        \n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Top design File generating\n",
      "port len 60\n",
      "IO VCC len 5\n",
      "IO GND len 5\n",
      "CORE VCC len 2\n",
      "CORE GND len 2\n",
      "74\n"
     ]
    }
   ],
   "source": [
    "#生成io.tdf用於ICC\n",
    "import random\n",
    "\n",
    "print(\"Top design File generating\")\n",
    "iovcc_list=[]   #10\n",
    "iognd_list=[]   #10\n",
    "corevcc_list=[] #5\n",
    "coregnd_list=[] #5\n",
    "number_of_core_power=2\n",
    "number_of_IO_power=5\n",
    "for i in range(1,number_of_core_power+1):\n",
    "    corevcc_list.append(\"core_vcc\"+str(i))\n",
    "    coregnd_list.append(\"core_gnd\"+str(i))\n",
    "for i in range(1,number_of_IO_power+1):\n",
    "    iovcc_list.append(\"io_vcc\"+str(i))\n",
    "    iognd_list.append(\"io_gnd\"+str(i))\n",
    "\n",
    "path = '../win_verilog/wc_2_3/'\n",
    "file = 'io_tdf.txt'\n",
    "with open(path + file,'r') as f:\n",
    "    txt =f.read()\n",
    "    list_txt = list(txt.split(\",\"))  #split port infomation #73\n",
    "list_txt.remove(\"\")\n",
    "\n",
    "# print(iovcc_list,iognd_list)\n",
    "# print(len(list_txt))\n",
    "totoal_len = len(list_txt)+len(iovcc_list)+len(iognd_list)+len(coregnd_list)+len(corevcc_list)\n",
    "\n",
    "total_pad=[]\n",
    "\n",
    "for l in [list_txt,iovcc_list,iognd_list,coregnd_list,corevcc_list]:\n",
    "    total_pad+=l\n",
    "print(\"port len\",len(list_txt))\n",
    "print(\"IO VCC len\",len(iovcc_list))\n",
    "print(\"IO GND len\",len(iognd_list))\n",
    "print(\"CORE VCC len\",len(corevcc_list))\n",
    "print(\"CORE GND len\",len(coregnd_list))\n",
    "print(len(total_pad))\n",
    "side_list=[19,19,18,18]\n",
    "total_pad = random.sample(total_pad,len(total_pad))\n",
    "# print(total_pad)\n",
    "file = 'io.tdf'\n",
    "with open(path + file,\"w\") as f:\n",
    "    f.write(\"\\\n",
    "set_pad_physical_constraints -side 1 -pad_name cornerUL\\n\\\n",
    "set_pad_physical_constraints -side 2 -pad_name cornerUR\\n\\\n",
    "set_pad_physical_constraints -side 3 -pad_name cornerLR\\n\\\n",
    "set_pad_physical_constraints -side 4 -pad_name cornerLL\\n\\n\")\n",
    "\n",
    "    totoal_pad_idx=0\n",
    "    for idx,side_size in enumerate(side_list) :\n",
    "        for order in range(1,side_size+1):\n",
    "            f.write(\"set_pad_physical_constraints \")\n",
    "            f.write(\"-side \"+str(idx+1))\n",
    "            f.write(\" -pad_name \")\n",
    "            f.write(total_pad[totoal_pad_idx])\n",
    "            totoal_pad_idx+=1\n",
    "            f.write(\"   -order \"+str(order))\n",
    "            f.write(\" -min_left_iospace 16 -min_right_iospace 16\\n\")\n",
    "        f.write(\"\\n\")\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "已複製檔案 '.synopsys_dc.setup' 到資料夾 '../win_verilog/wc_2_3/'\n",
      "已複製檔案 '00_run.tcl' 到資料夾 '../win_verilog/wc_2_3/'\n",
      "已複製檔案 '01_import.tcl' 到資料夾 '../win_verilog/wc_2_3/'\n",
      "已複製檔案 '02_compile.tcl' 到資料夾 '../win_verilog/wc_2_3/'\n",
      "已複製檔案 '03_output.tcl' 到資料夾 '../win_verilog/wc_2_3/'\n",
      "已複製檔案 '.synopsys_dc.setup' 到資料夾 '../win_verilog/wc_3_3/'\n",
      "已複製檔案 '00_run.tcl' 到資料夾 '../win_verilog/wc_3_3/'\n",
      "已複製檔案 '01_import.tcl' 到資料夾 '../win_verilog/wc_3_3/'\n",
      "已複製檔案 '02_compile.tcl' 到資料夾 '../win_verilog/wc_3_3/'\n",
      "已複製檔案 '03_output.tcl' 到資料夾 '../win_verilog/wc_3_3/'\n",
      "已複製檔案 '.synopsys_dc.setup' 到資料夾 '../win_verilog/wc_2_4/'\n",
      "已複製檔案 '00_run.tcl' 到資料夾 '../win_verilog/wc_2_4/'\n",
      "已複製檔案 '01_import.tcl' 到資料夾 '../win_verilog/wc_2_4/'\n",
      "已複製檔案 '02_compile.tcl' 到資料夾 '../win_verilog/wc_2_4/'\n",
      "已複製檔案 '03_output.tcl' 到資料夾 '../win_verilog/wc_2_4/'\n",
      "已複製檔案 '.synopsys_dc.setup' 到資料夾 '../win_verilog/wc_4_3/'\n",
      "已複製檔案 '00_run.tcl' 到資料夾 '../win_verilog/wc_4_3/'\n",
      "已複製檔案 '01_import.tcl' 到資料夾 '../win_verilog/wc_4_3/'\n",
      "已複製檔案 '02_compile.tcl' 到資料夾 '../win_verilog/wc_4_3/'\n",
      "已複製檔案 '03_output.tcl' 到資料夾 '../win_verilog/wc_4_3/'\n",
      "已複製檔案 '.synopsys_dc.setup' 到資料夾 '../win_verilog/wc_3_4/'\n",
      "已複製檔案 '00_run.tcl' 到資料夾 '../win_verilog/wc_3_4/'\n",
      "已複製檔案 '01_import.tcl' 到資料夾 '../win_verilog/wc_3_4/'\n",
      "已複製檔案 '02_compile.tcl' 到資料夾 '../win_verilog/wc_3_4/'\n",
      "已複製檔案 '03_output.tcl' 到資料夾 '../win_verilog/wc_3_4/'\n",
      "已複製檔案 '.synopsys_dc.setup' 到資料夾 '../win_verilog/wc_2_5/'\n",
      "已複製檔案 '00_run.tcl' 到資料夾 '../win_verilog/wc_2_5/'\n",
      "已複製檔案 '01_import.tcl' 到資料夾 '../win_verilog/wc_2_5/'\n",
      "已複製檔案 '02_compile.tcl' 到資料夾 '../win_verilog/wc_2_5/'\n",
      "已複製檔案 '03_output.tcl' 到資料夾 '../win_verilog/wc_2_5/'\n",
      "已複製檔案 '.synopsys_dc.setup' 到資料夾 '../win_verilog/wc_5_3/'\n",
      "已複製檔案 '00_run.tcl' 到資料夾 '../win_verilog/wc_5_3/'\n",
      "已複製檔案 '01_import.tcl' 到資料夾 '../win_verilog/wc_5_3/'\n",
      "已複製檔案 '02_compile.tcl' 到資料夾 '../win_verilog/wc_5_3/'\n",
      "已複製檔案 '03_output.tcl' 到資料夾 '../win_verilog/wc_5_3/'\n",
      "已複製檔案 '.synopsys_dc.setup' 到資料夾 '../win_verilog/wc_4_4/'\n",
      "已複製檔案 '00_run.tcl' 到資料夾 '../win_verilog/wc_4_4/'\n",
      "已複製檔案 '01_import.tcl' 到資料夾 '../win_verilog/wc_4_4/'\n",
      "已複製檔案 '02_compile.tcl' 到資料夾 '../win_verilog/wc_4_4/'\n",
      "已複製檔案 '03_output.tcl' 到資料夾 '../win_verilog/wc_4_4/'\n",
      "已複製檔案 '.synopsys_dc.setup' 到資料夾 '../win_verilog/wc_3_5/'\n",
      "已複製檔案 '00_run.tcl' 到資料夾 '../win_verilog/wc_3_5/'\n",
      "已複製檔案 '01_import.tcl' 到資料夾 '../win_verilog/wc_3_5/'\n",
      "已複製檔案 '02_compile.tcl' 到資料夾 '../win_verilog/wc_3_5/'\n",
      "已複製檔案 '03_output.tcl' 到資料夾 '../win_verilog/wc_3_5/'\n",
      "已複製檔案 '.synopsys_dc.setup' 到資料夾 '../win_verilog/wc_6_3/'\n",
      "已複製檔案 '00_run.tcl' 到資料夾 '../win_verilog/wc_6_3/'\n",
      "已複製檔案 '01_import.tcl' 到資料夾 '../win_verilog/wc_6_3/'\n",
      "已複製檔案 '02_compile.tcl' 到資料夾 '../win_verilog/wc_6_3/'\n",
      "已複製檔案 '03_output.tcl' 到資料夾 '../win_verilog/wc_6_3/'\n",
      "已複製檔案 '.synopsys_dc.setup' 到資料夾 '../win_verilog/wc_5_4/'\n",
      "已複製檔案 '00_run.tcl' 到資料夾 '../win_verilog/wc_5_4/'\n",
      "已複製檔案 '01_import.tcl' 到資料夾 '../win_verilog/wc_5_4/'\n",
      "已複製檔案 '02_compile.tcl' 到資料夾 '../win_verilog/wc_5_4/'\n",
      "已複製檔案 '03_output.tcl' 到資料夾 '../win_verilog/wc_5_4/'\n",
      "已複製檔案 '.synopsys_dc.setup' 到資料夾 '../win_verilog/wc_4_5/'\n",
      "已複製檔案 '00_run.tcl' 到資料夾 '../win_verilog/wc_4_5/'\n",
      "已複製檔案 '01_import.tcl' 到資料夾 '../win_verilog/wc_4_5/'\n",
      "已複製檔案 '02_compile.tcl' 到資料夾 '../win_verilog/wc_4_5/'\n",
      "已複製檔案 '03_output.tcl' 到資料夾 '../win_verilog/wc_4_5/'\n",
      "已複製檔案 '.synopsys_dc.setup' 到資料夾 '../win_verilog/wc_7_3/'\n",
      "已複製檔案 '00_run.tcl' 到資料夾 '../win_verilog/wc_7_3/'\n",
      "已複製檔案 '01_import.tcl' 到資料夾 '../win_verilog/wc_7_3/'\n",
      "已複製檔案 '02_compile.tcl' 到資料夾 '../win_verilog/wc_7_3/'\n",
      "已複製檔案 '03_output.tcl' 到資料夾 '../win_verilog/wc_7_3/'\n",
      "已複製檔案 '.synopsys_dc.setup' 到資料夾 '../win_verilog/wc_6_4/'\n",
      "已複製檔案 '00_run.tcl' 到資料夾 '../win_verilog/wc_6_4/'\n",
      "已複製檔案 '01_import.tcl' 到資料夾 '../win_verilog/wc_6_4/'\n",
      "已複製檔案 '02_compile.tcl' 到資料夾 '../win_verilog/wc_6_4/'\n",
      "已複製檔案 '03_output.tcl' 到資料夾 '../win_verilog/wc_6_4/'\n",
      "已複製檔案 '.synopsys_dc.setup' 到資料夾 '../win_verilog/wc_5_5/'\n",
      "已複製檔案 '00_run.tcl' 到資料夾 '../win_verilog/wc_5_5/'\n",
      "已複製檔案 '01_import.tcl' 到資料夾 '../win_verilog/wc_5_5/'\n",
      "已複製檔案 '02_compile.tcl' 到資料夾 '../win_verilog/wc_5_5/'\n",
      "已複製檔案 '03_output.tcl' 到資料夾 '../win_verilog/wc_5_5/'\n"
     ]
    }
   ],
   "source": [
    "#將DC要的setup檔案跟script複製到各個資料夾\n",
    "\n",
    "import shutil\n",
    "import os\n",
    "def copy_files_to_folders(source_path, folders):\n",
    "    # 確保source_path存在\n",
    "    if not os.path.exists(source_path):\n",
    "        print(f\"錯誤: 路徑 '{source_path}' 不存在\")\n",
    "        return\n",
    "\n",
    "    # 確保folders是一個存在的資料夾清單\n",
    "    for folder in folders:\n",
    "        if not os.path.exists(folder):\n",
    "            print(f\"錯誤: 資料夾 '{folder}' 不存在\")\n",
    "            return\n",
    "\n",
    "    # 取得source_path下的所有檔案\n",
    "    files = os.listdir(source_path)\n",
    "\n",
    "    # 複製檔案到每個目標資料夾\n",
    "    for folder in folders:\n",
    "        for file in files:\n",
    "            source_file_path = os.path.join(source_path, file)\n",
    "            destination_file_path = os.path.join(folder, file)\n",
    "            shutil.copy(source_file_path, destination_file_path)\n",
    "            print(f\"已複製檔案 '{file}' 到資料夾 '{folder}'\")\n",
    "        \n",
    "source_path = '../DC_script'\n",
    "for n in range(4, 10, 1):\n",
    "    for r in range(3, 6, 1):\n",
    "        m = n - r + 1\n",
    "        if (m<2):\n",
    "            break\n",
    "        target_folders = ['../win_verilog/wc_%d_%d/' % (m, r)]\n",
    "        copy_files_to_folders(source_path, target_folders)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
