// Seed: 2887653434
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output tri0 id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  generate
    wire id_7;
  endgenerate
  assign id_1 = !-1;
  assign module_1.id_9 = 0;
  assign id_6 = id_1.id_1 & id_7;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    output supply0 id_2,
    input wire id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input wor id_9,
    output supply1 id_10,
    input supply0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    output tri0 id_14,
    output tri id_15,
    input tri1 id_16,
    input wor id_17,
    output supply0 id_18,
    output wire id_19
    , id_37,
    input wor id_20,
    output supply0 id_21,
    input supply1 id_22,
    input tri id_23,
    input supply1 id_24,
    output logic id_25,
    input wor id_26,
    output tri id_27,
    input uwire id_28,
    input tri0 id_29,
    input wand id_30,
    input tri0 id_31,
    input wand id_32,
    input wire id_33,
    input wor id_34,
    input tri0 id_35
);
  for (id_38 = id_3; id_26; id_25 = id_37 ^ 1'b0) begin : LABEL_0
    always @(negedge -1'd0 or id_32);
  end
  module_0 modCall_1 (
      id_38,
      id_38,
      id_38,
      id_37,
      id_37,
      id_37
  );
endmodule
