

================================================================
== Vivado HLS Report for 'fc1'
================================================================
* Date:           Wed Jun 17 16:36:25 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.988|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  902099|  902099|  902099|  902099|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                      |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- memset_output       |     119|     119|         1|          -|          -|    120|    no    |
        |- memset_fc1_buff     |   69119|   69119|         1|          -|          -|  69120|    no    |
        |- Loop 3              |     608|     608|        38|          -|          -|     16|    no    |
        | + Loop 3.1           |      36|      36|         1|          -|          -|     36|    no    |
        |- Loop 4              |  831168|  831168|      1443|          -|          -|    576|    no    |
        | + fc_layer1_label40  |    1440|    1440|        12|          -|          -|    120|    no    |
        |- fc_layer1_label11   |    1080|    1080|         9|          -|          -|    120|    no    |
        +----------------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   362|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      5|    414|   951|
|Memory           |      514|      -|      0|     0|
|Multiplexer      |        -|      -|      -|   325|
|Register         |        -|      -|    369|     -|
+-----------------+---------+-------+-------+------+
|Total            |      514|      5|    783|  1638|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |     1285|     12|      4|    20|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |                   Instance                   |                  Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |lenet_hls_fadd_32ns_32ns_32_5_full_dsp_1_U29  |lenet_hls_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|
    |lenet_hls_fcmp_32ns_32ns_1_1_1_U31            |lenet_hls_fcmp_32ns_32ns_1_1_1            |        0|      0|   66|  239|
    |lenet_hls_fmul_32ns_32ns_32_4_max_dsp_1_U30   |lenet_hls_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  322|
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |Total                                         |                                          |        0|      5|  414|  951|
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------------+-----------------------+---------+---+----+-------+-----+------+-------------+
    |        Memory       |         Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+-----------------------+---------+---+----+-------+-----+------+-------------+
    |fc1_buff_U           |fc1_fc1_buff           |      256|  0|   0|  69120|   32|     1|      2211840|
    |fc1_layer_bias_U     |fc1_fc1_layer_bias     |        1|  0|   0|    120|   32|     1|         3840|
    |fc1_layer_weights_U  |fc1_fc1_layer_weights  |      256|  0|   0|  69120|   32|     1|      2211840|
    |output_U             |fc1_output             |        1|  0|   0|    120|   32|     1|         3840|
    +---------------------+-----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                |                       |      514|  0|   0| 138480|  128|     4|      4431360|
    +---------------------+-----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_10_fu_464_p2        |     +    |      0|  0|  15|           7|           1|
    |i_8_fu_375_p2         |     +    |      0|  0|  15|           5|           1|
    |i_9_fu_495_p2         |     +    |      0|  0|  15|           7|           1|
    |indvarinc1_fu_348_p2  |     +    |      0|  0|  24|          17|           1|
    |indvarinc_fu_331_p2   |     +    |      0|  0|  15|           7|           1|
    |j_5_fu_387_p2         |     +    |      0|  0|  15|           6|           1|
    |j_6_fu_417_p2         |     +    |      0|  0|  17|          10|           1|
    |tmp_50_fu_401_p2      |     +    |      0|  0|  17|          10|          10|
    |tmp_65_fu_474_p2      |     +    |      0|  0|  25|          18|          18|
    |tmp_62_fu_452_p2      |     -    |      0|  0|  25|          18|          18|
    |ap_block_state5       |    and   |      0|  0|   8|           1|           1|
    |tmp_60_fu_543_p2      |    and   |      0|  0|   8|           1|           1|
    |exitcond3_fu_369_p2   |   icmp   |      0|  0|  11|           5|           6|
    |exitcond7_fu_458_p2   |   icmp   |      0|  0|  11|           7|           5|
    |exitcond8_fu_411_p2   |   icmp   |      0|  0|  13|          10|          10|
    |exitcond9_fu_381_p2   |   icmp   |      0|  0|  11|           6|           6|
    |exitcond_fu_489_p2    |   icmp   |      0|  0|  11|           7|           5|
    |notlhs_fu_525_p2      |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_531_p2      |   icmp   |      0|  0|  18|          23|           1|
    |tmp_47_fu_359_p2      |   icmp   |      0|  0|  18|          17|          17|
    |tmp_s_fu_342_p2       |   icmp   |      0|  0|  11|           7|           5|
    |ap_block_state1       |    or    |      0|  0|   8|           1|           1|
    |tmp_58_fu_537_p2      |    or    |      0|  0|   8|           1|           1|
    |tmp_64_fu_549_p3      |  select  |      0|  0|  32|           1|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 362|         200|         146|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  133|         29|    1|         29|
    |ap_done            |    9|          2|    1|          2|
    |fc1_buff_address0  |   21|          4|   17|         68|
    |fc1_buff_d0        |   15|          3|   32|         96|
    |grp_fu_307_p1      |   15|          3|   32|         96|
    |i2_reg_284         |    9|          2|    7|         14|
    |i3_reg_296         |    9|          2|    7|         14|
    |i_reg_250          |    9|          2|    5|         10|
    |in_V_blk_n         |    9|          2|    1|          2|
    |invdar1_reg_239    |    9|          2|   17|         34|
    |invdar_reg_228     |    9|          2|    7|         14|
    |j1_reg_272         |    9|          2|   10|         20|
    |j_reg_261          |    9|          2|    6|         12|
    |out_V_blk_n        |    9|          2|    1|          2|
    |output_address0    |   27|          5|    7|         35|
    |output_d0          |   15|          3|   32|         96|
    |real_start         |    9|          2|    1|          2|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  325|         69|  184|        546|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  28|   0|   28|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |fc1_buff_load_reg_612         |  32|   0|   32|          0|
    |fc1_layer_bias_load_reg_663   |  32|   0|   32|          0|
    |fc1_layer_weights_lo_reg_630  |  32|   0|   32|          0|
    |i2_reg_284                    |   7|   0|    7|          0|
    |i3_reg_296                    |   7|   0|    7|          0|
    |i_10_reg_620                  |   7|   0|    7|          0|
    |i_8_reg_581                   |   5|   0|    5|          0|
    |i_9_reg_648                   |   7|   0|    7|          0|
    |i_cast5_reg_573               |   5|   0|   10|          5|
    |i_reg_250                     |   5|   0|    5|          0|
    |invdar1_reg_239               |  17|   0|   17|          0|
    |invdar_reg_228                |   7|   0|    7|          0|
    |j1_reg_272                    |  10|   0|   10|          0|
    |j_6_reg_597                   |  10|   0|   10|          0|
    |j_reg_261                     |   6|   0|    6|          0|
    |output_addr_7_reg_635         |   7|   0|    7|          0|
    |reg_320                       |  32|   0|   32|          0|
    |reg_325                       |  32|   0|   32|          0|
    |start_once_reg                |   1|   0|    1|          0|
    |tmp_55_reg_640                |  32|   0|   32|          0|
    |tmp_62_reg_607                |  15|   0|   18|          3|
    |tmp_64_reg_668                |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 369|   0|  377|          8|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      fc1     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      fc1     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      fc1     | return value |
|start_full_n  |  in |    1| ap_ctrl_hs |      fc1     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      fc1     | return value |
|ap_continue   |  in |    1| ap_ctrl_hs |      fc1     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      fc1     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      fc1     | return value |
|start_out     | out |    1| ap_ctrl_hs |      fc1     | return value |
|start_write   | out |    1| ap_ctrl_hs |      fc1     | return value |
|out_V_din     | out |   32|   ap_fifo  |     out_V    |    pointer   |
|out_V_full_n  |  in |    1|   ap_fifo  |     out_V    |    pointer   |
|out_V_write   | out |    1|   ap_fifo  |     out_V    |    pointer   |
|in_V_dout     |  in |   32|   ap_fifo  |     in_V     |    pointer   |
|in_V_empty_n  |  in |    1|   ap_fifo  |     in_V     |    pointer   |
|in_V_read     | out |    1|   ap_fifo  |     in_V     |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

