

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Next property</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="IDS Properties">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Next property">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Next property" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="Nextproperty"
		  data-hnd-context="102"
		  data-hnd-title="Next property"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="Properties.html">Properties</a></li><li><a href="CustomConnections.html">Custom Connections</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="CustomConnections.html" title="Custom Connections" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="CustomConnections.html" title="Custom Connections" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="countersignalproperty.html" title="counter.signal property" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Next property</h2>

            <div class="main-content">
                
<h1 class="rvps106"><a name="next"></a><span class="rvts0"><span class="rvts316"><br/></span></span></h1>
<p class="rvps2"><span class="rvts631">(compatible with IDS version 5.10.0.0 and above)</span></p>
<p class="rvps227"><span class="rvts205"><br/></span></p>
<p class="rvps227"><span class="rvts205">"next" property describes next input value of field. It can have any signal name, any other field within the same register or any field from other register.</span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts410">Example 1</span></span></h2>
<p class="rvps2"><span class="rvts205"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
    <li style="text-indent: 0px" class="rvps228 noindent"><span class="rvts205">next= “a”;</span></li>
   </ul>
   <p class="rvps229"><span class="rvts205">'a' can be any field within same register or any external signal name.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts205"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
    <li style="text-indent: 0px" class="rvps228 noindent"><span class="rvts205">next= “reg1.b”</span></li>
   </ul>
   <p class="rvps229"><span class="rvts205">Now field with this property has next value modified by field 'b' from within register 'reg1'.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts205"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
    <li style="text-indent: 0px" class="rvps228 noindent"><span class="rvts205">next= “reg1@intr”</span></li>
   </ul>
   <p class="rvps229"><span class="rvts205">‘@’ specifies dynamic properties of the register or field, for example- interrupt “irq” from reg1 is stored in this field.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts205"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
    <li class="rvps55 noindent"><span class="rvts34">next= "reg1.b &amp;&amp; a"</span></li>
   </ul>
   <p class="rvps55"><span class="rvts34"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts34">It also supports complex expressions as shown above.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts205"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="1" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 1px;">
   <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
    <li class="rvps55 noindent"><span class="rvts34">next = "&lt;fieldname&gt;@incrsaturate/@decrsaturate/@incrthreshold/@decrthreshold"</span></li>
   </ul>
   <p class="rvps55"><span class="rvts34">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Check Example 3 for the </span><a class="rvts149" href="Nextproperty.html#next_count">more details</a><span class="rvts34"> about it</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts205"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts410">Sample Design Example</span></span></h2>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3454.png"></p>
<p class="rvps3"><span class="rvts205"><br/></span></p>
<h2 class="rvps111"><a name="next enh"></a><span class="rvts0"><span class="rvts410">Example 2</span></span></h2>
<p class="rvps2"><span class="rvts205"><br/></span></p>
<p class="rvps2"><span class="rvts238">To create single output and input &nbsp;port for a complete register to send data in vectored form. This enables the user to write on each field of a register using a single input and read from each using a single output collectively.</span></p>
<p class="rvps2"><span class="rvts238"><br/></span></p>
<p class="rvps2"><span class="rvts238">For this , sw access should be rw and hw should be na.</span></p>
<p class="rvps2"><span class="rvts632"><br/></span></p>
<p class="rvps130"><img alt="" style="width : 527px; height : 294px; padding : 1px;" src="lib/NewItem3201.png"></p>
<p class="rvps130"><span class="rvts225"><br/></span></p>
<p class="rvps130"><span class="rvts225">&nbsp;</span><span class="rvts633">Fig2: The input data gets split into two parts in accordance to the field Bits</span></p>
<p class="rvps130"><span class="rvts633"><br/></span></p>
<p class="rvps130"><img alt="" style="width : 539px; height : 272px; padding : 1px;" src="lib/NewItem3202.png"></p>
<p class="rvps130"><span class="rvts225"><br/></span></p>
<p class="rvps130"><span class="rvts225">&nbsp;</span><span class="rvts633">Fig3: The output data from each field gets concatenated and the given as output</span></p>
<p class="rvps130"><span class="rvts633"><br/></span></p>
<p class="rvps130"><span class="rvts633"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts634">Sample Design Example</span></span></h2>
<p class="rvps2"><span class="rvts635"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3205.png"></p>
<p class="rvps2"><span class="rvts351"><br/></span></p>
<p class="rvps2"><span class="rvts260">Verilog code&nbsp;</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;//Signals &nbsp;: SIGNALS</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; S,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;//Signals &nbsp;: SIGNALS</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;input [15:0] S;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;// BUFFER SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;reg [14 : 0] Reg1_F0_q ; &nbsp; &nbsp; &nbsp;// FIELD : F0</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">. &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;if (Reg1_wr_valid) &nbsp; // F0 : SW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;Reg1_F0_q &lt;= &nbsp;( wr_data[14 : 0] &amp; reg_enb[14 : 0] ) | (Reg1_F0_q &amp; (~reg_enb[14 : 0]));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;Reg1_F0_q &lt;= S[12:0];</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;end</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts15">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts329">Example 3&nbsp;</span></p>
<p class="rvps2"><span class="rvts329"><br/></span></p>
<p class="rvps2"><span class="rvts16">SystemRDL Example</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps110"><span class="rvts356">addrmap block1{</span></p>
   <p class="rvps110"><span class="rvts356"><br/></span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; reg {</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; name = "Reg1";</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; regwidth = 32;</span></p>
   <p class="rvps110"><span class="rvts356"><br/></span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; name = "F1";</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; counter;</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; incrvalue &nbsp; &nbsp;= &nbsp;5; &nbsp; &nbsp;</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; incrsaturate = &nbsp;20;</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw=rw;</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; hw=r; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; fieldwidth=15;</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; } F1;</span></p>
   <p class="rvps110"><span class="rvts356"><br/></span></p>
   <p class="rvps110"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">field {</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; name = "F2";</span></p>
   <p class="rvps110"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">sw=rw;</span></p>
   <p class="rvps110"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">hw=r;</span></p>
   <p class="rvps110"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">fieldwidth=15; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps110"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">} F2;</span></p>
   <p class="rvps110"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; F2-&gt;next = F1-&gt;incrsaturate; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps110"><span class="rvts356"><br/></span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; } Reg1;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps110"><span class="rvts356">} ;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts16">IDSWord Example</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3515.png"></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts16">IDSExcel Example:</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3516.png"></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts16">Verilog Output</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_F2_q &lt;= 15'd0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_wr_valid)</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> //F2 : SW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_F2_q &lt;= (wr_data [29 : 15] &nbsp;&amp; reg_enb [29 : 15] ) | (Reg1_F2_q &amp; (~reg_enb [29 : 15] ));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">Reg1_F2_q &lt;= Reg1_F1_incr_sat_val;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; end //end always</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign Reg1_F2_r = Reg1_F2_q; // Field : F2</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts16">Conditional assignments in "next"</span></p>
<p class="rvps2"><a name="next_enh"></a><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">‘Next’ property now supports conditional assignment of next input value on a field. These conditions can be read/write events of another internal register of the generated block IP.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/cond_next/cond_next.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/cond_next/cond_next.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/cond_next/cond_next.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/cond_next/cond_next.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts21"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 527px; height : 356px; padding : 1px;" src="lib/NewItem5403.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 783px; height : 243px; padding : 1px;" src="lib/NewItem5404.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps11"><span class="rvts445">property ids_next{type=string; component=field; };</span></p>
   <p class="rvps11"><span class="rvts445">addrmap Block1 {</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp;addrmap secA {</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reg Reg1 {&nbsp;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regwidth = 32;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field {</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts446">ids_next = "Reg2.Fld1 if Reg2@sw_write"</span><span class="rvts445">;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; } F1[31:16] = 16'h0;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw = rw;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sw = rw;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts446">ids_next = "Reg2.Fld2 if Reg2@sw_read";</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; } F2[15:0] = 16'h0;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;};</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Reg1 Reg1;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; };</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg Reg2 {&nbsp;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;} Fld1[31:16] = 16'h0;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; } Fld2[15:0] = 16'h0;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; };</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp;secA &nbsp;secA;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp;Reg2 Reg2;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp;};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDSWord</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 576px; height : 433px; padding : 1px;" src="lib/NewItem3626.jpg"></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDSExcel</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 584px; height : 146px; padding : 1px;" src="lib/NewItem3625.jpg"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Output&nbsp;</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">//-------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">// FIELD &nbsp;: F2</span></p>
   <p class="rvps2"><span class="rvts356">// HW ACCESS &nbsp;: RW &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;WIDTH : 16</span></p>
   <p class="rvps2"><span class="rvts356">// SW ACCESS &nbsp;: RW &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;OFFSET : 0</span></p>
   <p class="rvps2"><span class="rvts356">//--------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">/*DESCRIPTION &nbsp; &nbsp;: NA</span></p>
   <p class="rvps2"><span class="rvts356">*/ &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts356">if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; secA_Reg1_F2_q &lt;= 16'd0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (secA_Reg1_F2_in_enb)</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> //F2 : HW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; secA_Reg1_F2_q &lt;= secA_Reg1_F2_in;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (secA_Reg1_wr_valid)</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> //F2 : SW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; secA_Reg1_F2_q &lt;= (wr_data [15 : 0] &nbsp;&amp; reg_enb &nbsp;[15 : 0] ) | (secA_Reg1_F2_q &amp; (~reg_enb &nbsp;[15 : 0] ));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else </span><span class="rvts385">if ( Reg2_rd_valid )</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> //next value</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">secA_Reg1_F2_q &lt;= ( Reg2_Fld2_q &amp; ~reg_enb[15 : 0] ) | ( wr_data[15 : 0] &amp; reg_enb[15 : 0] );</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">end //end always</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">//--------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">// FIELD &nbsp;: F1</span></p>
   <p class="rvps2"><span class="rvts356">// HW ACCESS &nbsp;: RW &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;WIDTH : 16</span></p>
   <p class="rvps2"><span class="rvts356">// SW ACCESS &nbsp;: RW &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;OFFSET : 16</span></p>
   <p class="rvps2"><span class="rvts356">//--------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">/*DESCRIPTION &nbsp; &nbsp;: NA</span></p>
   <p class="rvps2"><span class="rvts356">*/ &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; secA_Reg1_F1_q &lt;= 16'd0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (secA_Reg1_F1_in_enb)</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> //F1 : HW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; secA_Reg1_F1_q &lt;= secA_Reg1_F1_in;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (secA_Reg1_wr_valid)</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> //F1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; secA_Reg1_F1_q &lt;= (wr_data [31 : 16] &nbsp;&amp; reg_enb &nbsp;[31 : 16] ) | (secA_Reg1_F1_q &amp; (~reg_enb &nbsp;[31 : 16] ));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else </span><span class="rvts385">if ( Reg2_wr_valid )</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> //next value</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">secA_Reg1_F1_q &lt;= ( Reg2_Fld1_q &amp; ~reg_enb[31 : 16] ) | ( wr_data[31 : 16] &amp; reg_enb[31 : 16] );</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">end //end always</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts25"><br/></span></p>
<p class="rvps2"><span class="rvts25">Note:</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts26">Conditional next assignments on a field are supported only for assigning value of some other field in the same IP.</span></li>
 <li class="rvps2 noindent"><span class="rvts26">Conditional assignments in RDL input specification is supported using user defined property (UDP) “IDS_next” (as given in example above).</span></li>
 <li class="rvps2 noindent"><span class="rvts26">Software read/write conditions of non-repeat internal register can only be used to assign next value in a field.</span></li>
</ul>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Dynamic assignment of next input value in a field w.r.t iterations on the repeated parent section (or register) &nbsp;is also supported for SystemRDL input specification using the user defined property (“</span><span class="rvts607">IDS_next</span><span class="rvts14">”) which accepts string as its value. Using this UDP, a field can be assigned a next input value dynamically on particular repeat iterations of its parent section/ register depending on software events (write/read) of another internal non-repeated register of the same IDS block</span><span class="rvts26">.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span><span class="rvts16">&nbsp;</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><img alt="" style="width : 693px; height : 501px; padding : 1px;" src="lib/NewItem3624.jpg"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Output&nbsp;</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">//------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">// FIELD &nbsp;: F1</span></p>
   <p class="rvps2"><span class="rvts356">// HW ACCESS &nbsp;: RW &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;WIDTH : 2</span></p>
   <p class="rvps2"><span class="rvts356">// SW ACCESS &nbsp;: RW &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;OFFSET : 30</span></p>
   <p class="rvps2"><span class="rvts356">//--------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">/*DESCRIPTION &nbsp; &nbsp;: NA</span></p>
   <p class="rvps2"><span class="rvts356">*/</span></p>
   <p class="rvps2"><span class="rvts356">always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; SecA_Reg1_F1_q[SecA_i] &lt;= 16'd0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;if (SecA_Reg1_F1_in_enb[SecA_i])</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> //F1 : HW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;SecA_Reg1_F1_q[SecA_i] &lt;= SecA_Reg1_F1_in[(SecA_i) *16+15 : (SecA_i) *16];</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (SecA_Reg1_wr_valid[SecA_i])</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> //F1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; SecA_Reg1_F1_q[SecA_i] &lt;= (wr_data [31 : 16] &nbsp;&amp; reg_enb &nbsp;[31 : 16] ) | (SecA_Reg1_F1_q[SecA_i] &amp; (~reg_enb &nbsp;[31 : 16] ));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else </span><span class="rvts385">if ( Reg2_wr_valid )</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> //dynamic next assignment</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">if ( SecA_i == 0 )</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">SecA_Reg1_F1_q[SecA_i] &lt;= ( Reg2_Fld1_q &amp; ~reg_enb[31 : 16] ) | ( wr_data[31 : 16] &amp; reg_enb[31 : 16] );</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">else if ( SecA_i == 1 )</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">SecA_Reg1_F1_q[SecA_i] &lt;= ( Reg2_Fld2_q &amp; ~reg_enb[31 : 16] ) | ( wr_data[31 : 16] &amp; reg_enb[31 : 16] );</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">else if ( SecA_i == 2 )</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">SecA_Reg1_F1_q[SecA_i] &lt;= ( &nbsp;&amp; ~reg_enb[31 : 16] ) | ( wr_data[31 : 16] &amp; reg_enb[31 : 16] );</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">else if ( SecA_i == 3 )</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">SecA_Reg1_F1_q[SecA_i] &lt;= ( &nbsp;&amp; ~reg_enb[31 : 16] ) | ( wr_data[31 : 16] &amp; reg_enb[31 : 16] );</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">else if ( SecA_i == 4 )</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">SecA_Reg1_F1_q[SecA_i] &lt;= ( &nbsp;&amp; ~reg_enb[31 : 16] ) | ( wr_data[31 : 16] &amp; reg_enb[31 : 16] );</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;end //end always&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.&nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts25">Note:</span></p>
<p class="rvps2"><span class="rvts26">In cases where repeat on both parent register and ancestor section is used to assign dynamic next value, the repeat on immediate parent is considered for assigning next input value.&nbsp;</span></p>
<p class="rvps2"><a name="two_way_conditional"></a><span class="rvts154"><br/></span></p>
<p class="rvps2"><span class="rvts126">"two-way" conditional assignment</span></p>
<p class="rvps2"><span class="rvts126">(v7.8.0.0 onwards)</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps35"><span class="rvts42">‘Next’ property has now been extended to support two-way conditional assignment of next input value in a field. These conditions can be read/write events of another internal register of the block IP.</span></p>
<p class="rvps2"><span class="rvts191">SystemRDL</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps163"><span class="rvts637">property IDS_next {type = string; component = field ; };</span></p>
   <p class="rvps163"><span class="rvts637">addrmap Block1 {</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp; addrmap SecA {</span></p>
   <p class="rvps163"><span class="rvts637">reg Reg1 {&nbsp;</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp; regwidth = 32;</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp; field {</span></p>
   <p class="rvps163"><span class="rvts637">hw = rw;</span></p>
   <p class="rvps163"><span class="rvts637">sw = rw;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp; } F1[7:0] = 8'h0;</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp;&nbsp;</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp; field {</span></p>
   <p class="rvps163"><span class="rvts637">hw = rw;</span></p>
   <p class="rvps163"><span class="rvts637">sw = rw;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp; } F2[31:8] = 24'h0;</span></p>
   <p class="rvps163"><span class="rvts637">}; &nbsp;</span></p>
   <p class="rvps163"><span class="rvts637">Reg1 Reg1;</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp; };</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp;&nbsp;</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp; reg Reg2 {&nbsp;</span></p>
   <p class="rvps163"><span class="rvts637">regwidth = 32;</span></p>
   <p class="rvps163"><span class="rvts637">field {</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp; hw = rw;</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp; sw = rw;</span></p>
   <p class="rvps163"><span class="rvts637">} Fld1[7:0] = 8'h0;&nbsp;</span></p>
   <p class="rvps163"><span class="rvts637">field {</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp; hw = rw;</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp; sw = rw;</span></p>
   <p class="rvps163"><span class="rvts637">} Fld2[15:8] = 8'h0;&nbsp;&nbsp;</span></p>
   <p class="rvps163"><span class="rvts637">field {</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp; hw = rw;</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp; sw = rw;</span></p>
   <p class="rvps163"><span class="rvts637">} Fld3[23:16] = 8'h0;&nbsp;&nbsp;</span></p>
   <p class="rvps163"><span class="rvts637">field {</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp; hw = rw;</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp; sw = rw;</span></p>
   <p class="rvps163"><span class="rvts637">} Fld4[31:24] = 8'h0;</span></p>
   <p class="rvps230"><span class="rvts637">};&nbsp;</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp;&nbsp;SecA SecA[4];</span></p>
   <p class="rvps163"><span class="rvts637">&nbsp;&nbsp;Reg2 Reg2;</span></p>
   <p class="rvps163"><span class="rvts638">&nbsp;&nbsp;SecA[0].Reg1.F1 -&gt; IDS_next = "Reg2.Fld1 if Reg2@sw_write";</span></p>
   <p class="rvps163"><span class="rvts638">&nbsp;&nbsp;SecA[1].Reg1.F1 -&gt; IDS_next = "Reg2.Fld2 if Reg2@sw_write";</span></p>
   <p class="rvps163"><span class="rvts638">&nbsp;&nbsp;SecA[2].Reg1.F1 -&gt; IDS_next = "Reg2.Fld3 if Reg2@sw_write";</span></p>
   <p class="rvps163"><span class="rvts638">&nbsp;&nbsp;SecA[3].Reg1.F1 -&gt; IDS_next = "Reg2.Fld4 if Reg2@sw_write";</span></p>
   <p class="rvps163"><span class="rvts638">&nbsp;&nbsp;Reg2.Fld1 -&gt; IDS_next = "SecA[0].Reg1.F1 if SecA[0].Reg1@sw_write";&nbsp;</span></p>
   <p class="rvps163"><span class="rvts638">&nbsp;&nbsp;Reg2.Fld2 -&gt; IDS_next = "SecA[1].Reg1.F1 if SecA[1].Reg1@sw_write";</span></p>
   <p class="rvps163"><span class="rvts638">&nbsp;&nbsp;Reg2.Fld3 -&gt; IDS_next = "SecA[2].Reg1.F1 if SecA[2].Reg1@sw_write";</span></p>
   <p class="rvps163"><span class="rvts638">&nbsp;&nbsp;Reg2.Fld4 -&gt; IDS_next = "SecA[3].Reg1.F1 if SecA[3].Reg1@sw_write";</span><span class="rvts637">&nbsp;</span></p>
   <p class="rvps163"><span class="rvts600"><br/></span></p>
   <p class="rvps163"><span class="rvts637">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts453"><br/></span></p>
<p class="rvps2"><span class="rvts191">Generated RTL (Verilog)</span></p>
<p class="rvps2"><span class="rvts453"><br/></span></p>
<p class="rvps2"><span class="rvts453"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts453">. . .</span></p>
   <p class="rvps2"><span class="rvts453">. . .</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk) begin</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (SecA_Reg1_F1_in_enb[SecA_i]) //F1 : HW Write</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (SecA_Reg1_wr_valid[SecA_i]) //F1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SecA_Reg1_F1_q[SecA_i] &lt;= (wr_data [7 : 0]&nbsp; &amp; reg_enb&nbsp; [7 : 0] ) | (SecA_Reg1_F1_q[SecA_i] &amp; (~reg_enb&nbsp; [7 : 0] ));</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ( Reg2_wr_valid ) //dynamic next assignment</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ( SecA_i == 0 )</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SecA_Reg1_F1_q[SecA_i] &lt;= ( Reg2_Fld1_q &amp; ~reg_enb[7 : 0] ) | ( wr_data[7 : 0] &amp; reg_enb[7 : 0] );</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ( SecA_i == 1 )</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SecA_Reg1_F1_q[SecA_i] &lt;= ( Reg2_Fld2_q &amp; ~reg_enb[7 : 0] ) | ( wr_data[7 : 0] &amp; reg_enb[7 : 0] );</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ( SecA_i == 2 )</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SecA_Reg1_F1_q[SecA_i] &lt;= ( Reg2_Fld3_q &amp; ~reg_enb[7 : 0] ) | ( wr_data[7 : 0] &amp; reg_enb[7 : 0] );</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ( SecA_i == 3 )</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SecA_Reg1_F1_q[SecA_i] &lt;= ( Reg2_Fld4_q &amp; ~reg_enb[7 : 0] ) | ( wr_data[7 : 0] &amp; reg_enb[7 : 0] );</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts453">. . .</span></p>
   <p class="rvps2"><span class="rvts453">. . .</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;always @(posedge clk)&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg2_Fld1_in_enb) //Fld1 : HW Write</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg2_wr_valid) //FLD1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">else if ( SecA_Reg1_wr_valid[0] )</span><span class="rvts453"> //next value</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">begin</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">Reg2_Fld1_q &lt;= ( SecA_Reg1_F1_q[0] &amp; ~reg_enb[7 : 0] ) | ( wr_data[7 : 0] &amp;</span><span class="rvts453"> </span><span class="rvts435">reg_enb[7 : 0] );</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts453">end //end always</span></p>
   <p class="rvps2"><span class="rvts453">. . .</span></p>
   <p class="rvps2"><span class="rvts453">. . .</span></p>
   <p class="rvps2"><span class="rvts453">always @(posedge clk)&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg2_Fld2_in_enb) //Fld2 : HW Write</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg2_wr_valid) //FLD2 : SW Write</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">else if ( SecA_Reg1_wr_valid[1] ) //next value</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">begin</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">Reg2_Fld2_q &lt;= ( SecA_Reg1_F1_q[1] &amp; ~reg_enb[15 : 8] ) | ( wr_data[15 : 8] &amp; reg_enb[15 : 8] );</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts453">end //end always</span></p>
   <p class="rvps2"><span class="rvts453">. . .</span></p>
   <p class="rvps2"><span class="rvts453">. . .</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts453">always @(posedge clk)&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg2_Fld3_in_enb) //Fld3 : HW Write</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg2_wr_valid) //FLD3 : SW Write</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">else if ( SecA_Reg1_wr_valid[2] ) //next value</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">begin</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">Reg2_Fld3_q &lt;= ( SecA_Reg1_F1_q[2] &amp; ~reg_enb[23 : 16] ) | ( wr_data[23 : 16] &amp; reg_enb[23 : 16] );</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
   <p class="rvps2"><span class="rvts453">. . .</span></p>
   <p class="rvps2"><span class="rvts453">. . .</span></p>
  </td>
 </tr>
</table>
<br/><span class="rvts29"><br/></span></div>
<p class="rvps35"><span class="rvts636">Note</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 27px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps35 noindent"><span class="rvts42">Two-way conditional next assignments on a field are supported only for assigning values of some other field in the same IP.</span></li>
 <li class="rvps35 noindent"><span class="rvts42">In case of repeat, where either hierarchy of field where ‘next/IDS_next’ property is applied has repeat or the value of field used in the property has repeat on itself or ancestor hierarchy, a proper instance of repeat needs to be specified.</span></li>
 <li class="rvps35 noindent"><span class="rvts42">Such two-way conditional assignments in RDL input specification are supported using user defined property (UDP) “IDS_next”.</span></li>
 <li class="rvps35 noindent"><span class="rvts42">Software read/write conditions of non-repeat internal registers can only be used to assign the next value in a field.</span><span class="rvts6"></span></li>
</ul>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com">Free PDF documentation generator</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

