Verilator Tree Dump (format 0x3900) from <e189> to <e320>
     NETLIST 0x555556b62000 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x555556b6c140 <e183> {c1ai}  mux_2to1_Structure  L2 [1ps]
    1:2: VAR 0x555556bb4000 <e95> {c2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556b720d0 <e18> {c2al} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556bb4180 <e23> {c2ao} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556b721a0 <e22> {c2ao} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556bb4300 <e28> {c2ar} @dt=0@  s INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556b72270 <e27> {c2ar} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556bb4480 <e33> {c3am} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556b72340 <e32> {c3am} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556bb4600 <e44> {c4ak} @dt=0@  l [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556b724e0 <e37> {c4ak} @dt=this@(nw1)  logic kwd=logic
    1:2: VAR 0x555556bb4780 <e40> {c4an} @dt=0@  r [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556b725b0 <e39> {c4ak} @dt=this@(nw1)  logic kwd=logic
    1:2: VAR 0x555556bb4900 <e43> {c4aq} @dt=0@  s_n [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556b72680 <e42> {c4ak} @dt=this@(nw1)  logic kwd=logic
    1:2: CELL 0x555556b6c280 <e55> {c5am}  i1 -> MODULE 0x555556b6c780 <e187> {d1ai}  my_not  L3 [LIB] [1ps]
    1:2:1: PIN 0x555556b621e0 <e48> {c5aq}  a -> VAR 0x555556bb4a80 <e118> {d2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556b96900 <e252#> {c5as} @dt=0@  s [RV] <- VAR 0x555556bb4300 <e28> {c2ar} @dt=0@  s INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556b622d0 <e53> {c5ax}  b -> VAR 0x555556bb4c00 <e109> {d3am} @dt=0@  b OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556b96a20 <e255#> {c5az} @dt=0@  s_n [LV] => VAR 0x555556bb4900 <e43> {c4aq} @dt=0@  s_n [VSTATIC]  WIRE
    1:2: CELL 0x555556b6c3c0 <e68> {c6am}  i2 -> MODULE 0x555556b6c8c0 <e188> {e1ai}  my_and  L3 [LIB] [1ps]
    1:2:1: PIN 0x555556b623c0 <e57> {c6ar}  a -> VAR 0x555556bb4d80 <e150> {e2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556b96b40 <e258#> {c6at} @dt=0@  s_n [RV] <- VAR 0x555556bb4900 <e43> {c4aq} @dt=0@  s_n [VSTATIC]  WIRE
    1:2:1: PIN 0x555556b624b0 <e62> {c6ba}  b -> VAR 0x555556bb4f00 <e134> {e2ao} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556b96c60 <e261#> {c6bc} @dt=0@  a [RV] <- VAR 0x555556bb4000 <e95> {c2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556b625a0 <e66> {c6bh}  c -> VAR 0x555556bb5080 <e139> {e3am} @dt=0@  c OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556b96d80 <e264#> {c6bj} @dt=0@  l [LV] => VAR 0x555556bb4600 <e44> {c4ak} @dt=0@  l [VSTATIC]  WIRE
    1:2: CELL 0x555556b6c500 <e81> {c7am}  i3 -> MODULE 0x555556b6c8c0 <e188> {e1ai}  my_and  L3 [LIB] [1ps]
    1:2:1: PIN 0x555556b62690 <e70> {c7ar}  a -> VAR 0x555556bb4d80 <e150> {e2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556b96ea0 <e267#> {c7at} @dt=0@  s [RV] <- VAR 0x555556bb4300 <e28> {c2ar} @dt=0@  s INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556b62780 <e75> {c7ay}  b -> VAR 0x555556bb4f00 <e134> {e2ao} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556b96fc0 <e270#> {c7ba} @dt=0@  b [RV] <- VAR 0x555556bb4180 <e23> {c2ao} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556b62870 <e79> {c7bf}  c -> VAR 0x555556bb5080 <e139> {e3am} @dt=0@  c OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556b970e0 <e273#> {c7bh} @dt=0@  r [LV] => VAR 0x555556bb4780 <e40> {c4an} @dt=0@  r [VSTATIC]  WIRE
    1:2: CELL 0x555556b6c640 <e94> {c8al}  i4 -> MODULE 0x555556b6ca00 <e189#> {f1ai}  my_or  L3 [LIB] [1ps]
    1:2:1: PIN 0x555556b62960 <e83> {c8aq}  a -> VAR 0x555556bb5200 <e182> {f2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556b97200 <e276#> {c8as} @dt=0@  l [RV] <- VAR 0x555556bb4600 <e44> {c4ak} @dt=0@  l [VSTATIC]  WIRE
    1:2:1: PIN 0x555556b62a50 <e88> {c8ax}  b -> VAR 0x555556bb5380 <e166> {f2ao} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556b97320 <e279#> {c8az} @dt=0@  r [RV] <- VAR 0x555556bb4780 <e40> {c4an} @dt=0@  r [VSTATIC]  WIRE
    1:2:1: PIN 0x555556b62b40 <e92> {c8be}  c -> VAR 0x555556bb5500 <e171> {f3am} @dt=0@  c OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556b97440 <e282#> {c8bg} @dt=0@  y [LV] => VAR 0x555556bb4480 <e33> {c3am} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1: MODULE 0x555556b6c780 <e187> {d1ai}  my_not  L3 [LIB] [1ps]
    1:2: VAR 0x555556bb4a80 <e118> {d2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556b72750 <e104> {d2al} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556bb4c00 <e109> {d3am} @dt=0@  b OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556b72820 <e108> {d3am} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: ASSIGNW 0x555556bc20c0 <e117> {d4ao} @dt=0@
    1:2:1: NOT 0x555556bc2000 <e115> {d4aq} @dt=0@
    1:2:1:1: VARREF 0x555556b966c0 <e246#> {d4ar} @dt=0@  a [RV] <- VAR 0x555556bb4a80 <e118> {d2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2: VARREF 0x555556b967e0 <e249#> {d4am} @dt=0@  b [LV] => VAR 0x555556bb4c00 <e109> {d3am} @dt=0@  b OUTPUT [VSTATIC]  PORT
    1: MODULE 0x555556b6c8c0 <e188> {e1ai}  my_and  L3 [LIB] [1ps]
    1:2: VAR 0x555556bb4d80 <e150> {e2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556b728f0 <e129> {e2al} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556bb4f00 <e134> {e2ao} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556b729c0 <e133> {e2ao} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556bb5080 <e139> {e3am} @dt=0@  c OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556b72a90 <e138> {e3am} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: ASSIGNW 0x555556bc2240 <e149> {e4ao} @dt=0@
    1:2:1: AND 0x555556bc2180 <e147> {e4as} @dt=0@
    1:2:1:1: VARREF 0x555556b96360 <e237#> {e4aq} @dt=0@  a [RV] <- VAR 0x555556bb4d80 <e150> {e2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:2: VARREF 0x555556b96480 <e240#> {e4au} @dt=0@  b [RV] <- VAR 0x555556bb4f00 <e134> {e2ao} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2: VARREF 0x555556b965a0 <e243#> {e4am} @dt=0@  c [LV] => VAR 0x555556bb5080 <e139> {e3am} @dt=0@  c OUTPUT [VSTATIC]  PORT
    1: MODULE 0x555556b6ca00 <e189#> {f1ai}  my_or  L3 [LIB] [1ps]
    1:2: VAR 0x555556bb5200 <e182> {f2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556b72b60 <e161> {f2al} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556bb5380 <e166> {f2ao} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556b72c30 <e165> {f2ao} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556bb5500 <e171> {f3am} @dt=0@  c OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556b72d00 <e170> {f3am} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: ASSIGNW 0x555556bc23c0 <e181> {f4ao} @dt=0@
    1:2:1: OR 0x555556bc2300 <e179> {f4as} @dt=0@
    1:2:1:1: VARREF 0x555556b96000 <e228#> {f4aq} @dt=0@  a [RV] <- VAR 0x555556bb5200 <e182> {f2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:2: VARREF 0x555556b96120 <e231#> {f4au} @dt=0@  b [RV] <- VAR 0x555556bb5380 <e166> {f2ao} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2: VARREF 0x555556b96240 <e234#> {f4am} @dt=0@  c [LV] => VAR 0x555556bb5500 <e171> {f3am} @dt=0@  c OUTPUT [VSTATIC]  PORT
    3: TYPETABLE 0x555556b68000 <e2> {a0aa}
    3: CONSTPOOL 0x555556b6a000 <e6> {a0aa}
    3:1: MODULE 0x555556b6c000 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556b620f0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556b6c000]
