Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'y' [D:/programowanie/verilog/lab10_procesor2/project_1/project_1.srcs/sources_1/new/processor.v:191]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i_mem
Compiling module xil_defaultlib.d_mem
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
