<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="unioncvmx__endor__rstclk__reset0__state.html">cvmx_endor_rstclk_reset0_state</a>::<a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html">cvmx_endor_rstclk_reset0_state_s</a>
  </div>
</div>
<div class="contents">
<h1>cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s Struct Reference</h1><!-- doxytag: class="cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s" -->
<p><code>#include &lt;<a class="el" href="cvmx-endor-defs_8h_source.html">cvmx-endor-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a6c9cce4857181d7e5e73dd0fee8b43d5">ulfe</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a0703277e9533303be1f94e7291774b4c">rachfe</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a2ca6476af3d8db991a826e2dec82295d">rx0seq</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ae88243b2a05f16195ec068d58e6a5ca9">dftdmap</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ab1d0c2b34db24e0389437e88eadbef15">rx1seq</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a9e5d2bae74cee31e84a0e0b7bc9fd1a5">turbophy</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ac77dcbc9182badf5754cc66fa2b5cfa5">turbodsp</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a43a001b3db9ae7b2e0c9e2e9bc549409">vdec</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a0133ff43cad2b333a6d10dfbdc3b5cab">lteenc</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ac598d036c69c6384e51ea30d04830dda">ifftpapr</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a82708f34386c0a625aea1e39062b2539">v3genc</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#aadb196fc5b2163904360ab5a22d4050a">txseq</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ab9c2b3aa51341d358451471aaeba0e73">axidma</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#aaa4ffe04fcc1c4d161980073a9424a9d">reserved_13_31</a>: 19</td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="ab9c2b3aa51341d358451471aaeba0e73"></a><!-- doxytag: member="cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::axidma" ref="ab9c2b3aa51341d358451471aaeba0e73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ab9c2b3aa51341d358451471aaeba0e73">cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::axidma</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae88243b2a05f16195ec068d58e6a5ca9"></a><!-- doxytag: member="cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::dftdmap" ref="ae88243b2a05f16195ec068d58e6a5ca9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ae88243b2a05f16195ec068d58e6a5ca9">cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::dftdmap</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac598d036c69c6384e51ea30d04830dda"></a><!-- doxytag: member="cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::ifftpapr" ref="ac598d036c69c6384e51ea30d04830dda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ac598d036c69c6384e51ea30d04830dda">cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::ifftpapr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0133ff43cad2b333a6d10dfbdc3b5cab"></a><!-- doxytag: member="cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::lteenc" ref="a0133ff43cad2b333a6d10dfbdc3b5cab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a0133ff43cad2b333a6d10dfbdc3b5cab">cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::lteenc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0703277e9533303be1f94e7291774b4c"></a><!-- doxytag: member="cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::rachfe" ref="a0703277e9533303be1f94e7291774b4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a0703277e9533303be1f94e7291774b4c">cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::rachfe</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa4ffe04fcc1c4d161980073a9424a9d"></a><!-- doxytag: member="cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::reserved_13_31" ref="aaa4ffe04fcc1c4d161980073a9424a9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#aaa4ffe04fcc1c4d161980073a9424a9d">cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::reserved_13_31</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ca6476af3d8db991a826e2dec82295d"></a><!-- doxytag: member="cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::rx0seq" ref="a2ca6476af3d8db991a826e2dec82295d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a2ca6476af3d8db991a826e2dec82295d">cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::rx0seq</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab1d0c2b34db24e0389437e88eadbef15"></a><!-- doxytag: member="cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::rx1seq" ref="ab1d0c2b34db24e0389437e88eadbef15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ab1d0c2b34db24e0389437e88eadbef15">cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::rx1seq</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac77dcbc9182badf5754cc66fa2b5cfa5"></a><!-- doxytag: member="cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::turbodsp" ref="ac77dcbc9182badf5754cc66fa2b5cfa5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#ac77dcbc9182badf5754cc66fa2b5cfa5">cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::turbodsp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e5d2bae74cee31e84a0e0b7bc9fd1a5"></a><!-- doxytag: member="cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::turbophy" ref="a9e5d2bae74cee31e84a0e0b7bc9fd1a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a9e5d2bae74cee31e84a0e0b7bc9fd1a5">cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::turbophy</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aadb196fc5b2163904360ab5a22d4050a"></a><!-- doxytag: member="cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::txseq" ref="aadb196fc5b2163904360ab5a22d4050a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#aadb196fc5b2163904360ab5a22d4050a">cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::txseq</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c9cce4857181d7e5e73dd0fee8b43d5"></a><!-- doxytag: member="cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::ulfe" ref="a6c9cce4857181d7e5e73dd0fee8b43d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a6c9cce4857181d7e5e73dd0fee8b43d5">cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::ulfe</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a82708f34386c0a625aea1e39062b2539"></a><!-- doxytag: member="cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::v3genc" ref="a82708f34386c0a625aea1e39062b2539" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a82708f34386c0a625aea1e39062b2539">cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::v3genc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a43a001b3db9ae7b2e0c9e2e9bc549409"></a><!-- doxytag: member="cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::vdec" ref="a43a001b3db9ae7b2e0c9e2e9bc549409" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__endor__rstclk__reset0__state_1_1cvmx__endor__rstclk__reset0__state__s.html#a43a001b3db9ae7b2e0c9e2e9bc549409">cvmx_endor_rstclk_reset0_state::cvmx_endor_rstclk_reset0_state_s::vdec</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="cvmx-endor-defs_8h_source.html">cvmx-endor-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
