<stg><name>gradient_xy_calc</name>


<trans_list>

<trans id="213" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="17" op_0_bw="32">
<![CDATA[
entry:1 %p_0_0_0604_36070_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0604_36070_i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="17" op_0_bw="32">
<![CDATA[
entry:2 %p_0_0_0604_1_373_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0604_1_373_i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="17" op_0_bw="32">
<![CDATA[
entry:3 %empty_59 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="17" op_0_bw="32">
<![CDATA[
entry:4 %p_0_0_0604_3_398_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0604_3_398_i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="17" op_0_bw="32">
<![CDATA[
entry:5 %p_0_0_0604_4_3105_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0604_4_3105_i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="32">
<![CDATA[
entry:6 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="32">
<![CDATA[
entry:7 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="19" op_0_bw="32">
<![CDATA[
entry:8 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="32">
<![CDATA[
entry:9 %conv_i_i_i35086_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_i_i35086_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="17" op_0_bw="32">
<![CDATA[
entry:10 %conv_i_i_i350_188_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_i_i350_188_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="32">
<![CDATA[
entry:11 %p_0_0_0604_2_291_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0604_2_291_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="32">
<![CDATA[
entry:12 %empty_60 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="17" op_0_bw="32">
<![CDATA[
entry:13 %empty_61 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="17" op_0_bw="32">
<![CDATA[
entry:14 %conv_i_i_i350_3100_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_i_i350_3100_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="32">
<![CDATA[
entry:15 %conv_i_i_i350_4107_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_i_i350_4107_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame3_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame3_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame3_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:27 %store_ln40 = store i19 0, i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:28 %store_ln40 = store i9 0, i9 %r

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:29 %store_ln40 = store i11 0, i11 %c

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
entry:30 %br_ln40 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc.i:0 %r_2 = load i9 %r

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.inc.i:1 %indvar_flatten_load = load i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i:9 %cmp27_i = icmp_ult  i9 %r_2, i9 436

]]></Node>
<StgValue><ssdm name="cmp27_i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i:10 %tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_2, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i:11 %icmp = icmp_ne  i8 %tmp_30, i8 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i:12 %tmp_32 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %r_2, i32 2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:13 %icmp31 = icmp_ne  i7 %tmp_32, i7 0

]]></Node>
<StgValue><ssdm name="icmp31"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i:14 %and_ln88 = and i1 %cmp27_i, i1 %icmp31

]]></Node>
<StgValue><ssdm name="and_ln88"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.i:15 %icmp_ln40 = icmp_eq  i19 %indvar_flatten_load, i19 449388

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.i:16 %add_ln40_1 = add i19 %indvar_flatten_load, i19 1

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:17 %br_ln40 = br i1 %icmp_ln40, void %for.inc167.i, void %gradient_xy_calc.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc167.i:0 %c_load = load i11 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc167.i:1 %add_ln40 = add i9 %r_2, i9 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc167.i:4 %icmp_ln42 = icmp_eq  i11 %c_load, i11 1026

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc167.i:5 %select_ln40 = select i1 %icmp_ln42, i11 0, i11 %c_load

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc167.i:6 %cmp27_i_mid1 = icmp_ult  i9 %add_ln40, i9 436

]]></Node>
<StgValue><ssdm name="cmp27_i_mid1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc167.i:7 %select_ln40_1 = select i1 %icmp_ln42, i1 %cmp27_i_mid1, i1 %cmp27_i

]]></Node>
<StgValue><ssdm name="select_ln40_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc167.i:8 %tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln40, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc167.i:9 %icmp43 = icmp_ne  i8 %tmp_33, i8 0

]]></Node>
<StgValue><ssdm name="icmp43"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc167.i:10 %select_ln40_2 = select i1 %icmp_ln42, i1 %icmp43, i1 %icmp

]]></Node>
<StgValue><ssdm name="select_ln40_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc167.i:11 %tmp_34 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln40, i32 2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc167.i:12 %icmp46 = icmp_ne  i7 %tmp_34, i7 0

]]></Node>
<StgValue><ssdm name="icmp46"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc167.i:13 %and_ln88_3 = and i1 %cmp27_i_mid1, i1 %icmp46

]]></Node>
<StgValue><ssdm name="and_ln88_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc167.i:14 %select_ln40_3 = select i1 %icmp_ln42, i1 %and_ln88_3, i1 %and_ln88

]]></Node>
<StgValue><ssdm name="select_ln40_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc167.i:15 %select_ln40_4 = select i1 %icmp_ln42, i9 %add_ln40, i9 %r_2

]]></Node>
<StgValue><ssdm name="select_ln40_4"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="11">
<![CDATA[
for.inc167.i:16 %zext_ln42 = zext i11 %select_ln40

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc167.i:19 %gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3 = getelementptr i28 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="28" op_0_bw="10">
<![CDATA[
for.inc167.i:20 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_1 = load i10 %gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3

]]></Node>
<StgValue><ssdm name="gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc167.i:21 %gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2 = getelementptr i28 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="28" op_0_bw="10">
<![CDATA[
for.inc167.i:22 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_1 = load i10 %gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2

]]></Node>
<StgValue><ssdm name="gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc167.i:23 %gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1 = getelementptr i28 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="28" op_0_bw="10">
<![CDATA[
for.inc167.i:24 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_1 = load i10 %gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1

]]></Node>
<StgValue><ssdm name="gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc167.i:25 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ad = getelementptr i28 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ad"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="10">
<![CDATA[
for.inc167.i:26 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_lo = load i10 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ad

]]></Node>
<StgValue><ssdm name="gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_lo"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc167.i:27 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %select_ln40, i32 10

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc167.i:28 %xor_ln49 = xor i1 %tmp_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln49"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc167.i:29 %and_ln49 = and i1 %select_ln40_1, i1 %xor_ln49

]]></Node>
<StgValue><ssdm name="and_ln49"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc167.i:30 %br_ln49 = br i1 %and_ln49, void %if.else60.i, void %for.body90.i

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
if.end81.i:1 %br_ln0 = br void %_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit218.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit218.i:5 %tmp_36 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %select_ln40, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit218.i:6 %icmp_ln88 = icmp_ne  i9 %tmp_36, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit218.i:7 %and_ln88_2 = and i1 %icmp_ln88, i1 %xor_ln49

]]></Node>
<StgValue><ssdm name="and_ln88_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit218.i:8 %and_ln88_1 = and i1 %and_ln88_2, i1 %select_ln40_3

]]></Node>
<StgValue><ssdm name="and_ln88_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit218.i:9 %br_ln88 = br i1 %and_ln88_1, void %if.else143.i, void %_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else143.i:0 %tmp_43 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %select_ln40, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else143.i:1 %icmp_ln98 = icmp_ne  i10 %tmp_43, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else143.i:2 %and_ln98 = and i1 %select_ln40_2, i1 %icmp_ln98

]]></Node>
<StgValue><ssdm name="and_ln98"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else143.i:3 %br_ln98 = br i1 %and_ln98, void %if.end162.i, void %_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit24.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
if.end162.i:0 %br_ln0 = br void %for.inc164.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc164.i:0 %add_ln42 = add i11 %select_ln40, i11 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc164.i:8 %store_ln42 = store i19 %add_ln40_1, i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc164.i:9 %store_ln42 = store i9 %select_ln40_4, i9 %r

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc164.i:10 %store_ln42 = store i11 %add_ln42, i11 %c

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="17">
<![CDATA[
for.inc.i:2 %conv_i_i_i35086_i_load = load i17 %conv_i_i_i35086_i

]]></Node>
<StgValue><ssdm name="conv_i_i_i35086_i_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="17">
<![CDATA[
for.inc.i:3 %conv_i_i_i350_188_i_load = load i17 %conv_i_i_i350_188_i

]]></Node>
<StgValue><ssdm name="conv_i_i_i350_188_i_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="17">
<![CDATA[
for.inc.i:4 %p_0_0_0604_2_291_i_load = load i17 %p_0_0_0604_2_291_i

]]></Node>
<StgValue><ssdm name="p_0_0_0604_2_291_i_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="17">
<![CDATA[
for.inc.i:5 %p_load49 = load i17 %empty_60

]]></Node>
<StgValue><ssdm name="p_load49"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="17">
<![CDATA[
for.inc.i:6 %p_load = load i17 %empty_61

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="17">
<![CDATA[
for.inc.i:7 %conv_i_i_i350_3100_i_load = load i17 %conv_i_i_i350_3100_i

]]></Node>
<StgValue><ssdm name="conv_i_i_i350_3100_i_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="17">
<![CDATA[
for.inc.i:8 %conv_i_i_i350_4107_i_load = load i17 %conv_i_i_i350_4107_i

]]></Node>
<StgValue><ssdm name="conv_i_i_i350_4107_i_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc167.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @GRAD_XY_OUTER_GRAD_XY_INNER_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc167.i:3 %empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 449388, i64 449388, i64 449388

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc167.i:17 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc167.i:18 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="28" op_0_bw="10">
<![CDATA[
for.inc167.i:20 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_1 = load i10 %gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3

]]></Node>
<StgValue><ssdm name="gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="28" op_0_bw="10">
<![CDATA[
for.inc167.i:22 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_1 = load i10 %gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2

]]></Node>
<StgValue><ssdm name="gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="28" op_0_bw="10">
<![CDATA[
for.inc167.i:24 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_1 = load i10 %gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1

]]></Node>
<StgValue><ssdm name="gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="10">
<![CDATA[
for.inc167.i:26 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_lo = load i10 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ad

]]></Node>
<StgValue><ssdm name="gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_lo"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
if.else60.i:0 %p_load51 = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load51"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else60.i:1 %select_ln51 = select i1 %tmp_35, i32 %p_load51, i32 0

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="28" op_0_bw="32">
<![CDATA[
if.else60.i:2 %trunc_ln60 = trunc i32 %select_ln51

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else60.i:3 %br_ln60 = br i1 %tmp_35, void %for.inc74.i, void %if.end81.i

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="28" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc74.i:0 %store_ln63 = store i28 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_1, i10 %gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="28" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc74.i:1 %store_ln63 = store i28 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_1, i10 %gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="28" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc74.i:2 %store_ln63 = store i28 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_lo, i10 %gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="28" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc74.i:3 %store_ln64 = store i28 %trunc_ln60, i10 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ad

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
for.inc74.i:4 %br_ln65 = br void %if.end81.i

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end81.i:0 %store_ln51 = store i32 %select_ln51, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body90.i:0 %frame3_a_V_read = read i17 @_ssdm_op_Read.ap_fifo.volatile.i17P0A, i17 %frame3_a_V

]]></Node>
<StgValue><ssdm name="frame3_a_V_read"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="28" op_0_bw="28" op_1_bw="17" op_2_bw="11">
<![CDATA[
for.body90.i:1 %shl_ln = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i17.i11, i17 %frame3_a_V_read, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="28">
<![CDATA[
for.body90.i:2 %sext_ln57 = sext i28 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln57"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="28" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.body90.i:3 %store_ln57 = store i28 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_1, i10 %gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="28" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.body90.i:4 %store_ln57 = store i28 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_1, i10 %gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="28" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.body90.i:5 %store_ln57 = store i28 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_lo, i10 %gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="28" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.body90.i:6 %store_ln58 = store i28 %shl_ln, i10 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ad

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="17" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body90.i:7 %trunc_ln = partselect i17 @_ssdm_op_PartSelect.i17.i28.i32.i32, i28 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_1, i32 11, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="17" op_0_bw="17" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body90.i:8 %trunc_ln818_3 = partselect i17 @_ssdm_op_PartSelect.i17.i28.i32.i32, i28 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_1, i32 11, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln818_3"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="17" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body90.i:9 %trunc_ln818_4 = partselect i17 @_ssdm_op_PartSelect.i17.i28.i32.i32, i28 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_1, i32 11, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln818_4"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="17" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body90.i:10 %trunc_ln818_5 = partselect i17 @_ssdm_op_PartSelect.i17.i28.i32.i32, i28 %gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_lo, i32 11, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln818_5"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body90.i:11 %store_ln74 = store i32 %sext_ln57, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
for.body90.i:12 %br_ln74 = br void %_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit218.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit218.i:0 %conv_i_i_i350_4108_i = phi i17 %frame3_a_V_read, void %for.body90.i, i17 0, void %if.end81.i

]]></Node>
<StgValue><ssdm name="conv_i_i_i350_4108_i"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit218.i:1 %conv_i_i_i350_3101_i = phi i17 %trunc_ln818_5, void %for.body90.i, i17 0, void %if.end81.i

]]></Node>
<StgValue><ssdm name="conv_i_i_i350_3101_i"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit218.i:2 %empty_62 = phi i17 %trunc_ln818_4, void %for.body90.i, i17 0, void %if.end81.i

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit218.i:3 %conv_i_i_i350_189_i = phi i17 %trunc_ln818_3, void %for.body90.i, i17 0, void %if.end81.i

]]></Node>
<StgValue><ssdm name="conv_i_i_i350_189_i"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit218.i:4 %conv_i_i_i35087_i = phi i17 %trunc_ln, void %for.body90.i, i17 0, void %if.end81.i

]]></Node>
<StgValue><ssdm name="conv_i_i_i35087_i"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="17" op_0_bw="17">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:0 %p_0_0_0604_36070_i_load = load i17 %p_0_0_0604_36070_i

]]></Node>
<StgValue><ssdm name="p_0_0_0604_36070_i_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="17" op_0_bw="17">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:1 %p_0_0_0604_1_373_i_load = load i17 %p_0_0_0604_1_373_i

]]></Node>
<StgValue><ssdm name="p_0_0_0604_1_373_i_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="17" op_0_bw="17">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:2 %p_load50 = load i17 %empty_59

]]></Node>
<StgValue><ssdm name="p_load50"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="17" op_0_bw="17">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:3 %p_0_0_0604_3_398_i_load = load i17 %p_0_0_0604_3_398_i

]]></Node>
<StgValue><ssdm name="p_0_0_0604_3_398_i_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="17" op_0_bw="17">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:4 %p_0_0_0604_4_3105_i_load = load i17 %p_0_0_0604_4_3105_i

]]></Node>
<StgValue><ssdm name="p_0_0_0604_4_3105_i_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="18" op_0_bw="17">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:5 %p_cast24_i = sext i17 %p_load50

]]></Node>
<StgValue><ssdm name="p_cast24_i"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="18" op_0_bw="17">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:6 %p_0_0_0604_36070_cast_i = sext i17 %p_0_0_0604_36070_i_load

]]></Node>
<StgValue><ssdm name="p_0_0_0604_36070_cast_i"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="17">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:7 %sext_ln813_2_i = sext i17 %p_0_0_0604_2_291_i_load

]]></Node>
<StgValue><ssdm name="sext_ln813_2_i"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="18" op_0_bw="17">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:8 %sext_ln813_3_i = sext i17 %p_0_0_0604_1_373_i_load

]]></Node>
<StgValue><ssdm name="sext_ln813_3_i"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="18" op_0_bw="17">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:9 %sext_ln813_4_i = sext i17 %p_load

]]></Node>
<StgValue><ssdm name="sext_ln813_4_i"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="17">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:10 %sext_ln813_5_i = sext i17 %p_0_0_0604_3_398_i_load

]]></Node>
<StgValue><ssdm name="sext_ln813_5_i"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="18" op_0_bw="17">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:11 %p_cast25_i = sext i17 %empty_62

]]></Node>
<StgValue><ssdm name="p_cast25_i"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:12 %tmp_i = sub i18 %p_cast24_i, i18 %p_cast25_i

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="29" op_0_bw="29" op_1_bw="18" op_2_bw="11">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:13 %tmp = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i18.i11, i18 %tmp_i, i11 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="29">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:14 %tmp15_i = sext i29 %tmp

]]></Node>
<StgValue><ssdm name="tmp15_i"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:15 %tmp17_i = sub i18 %sext_ln813_4_i, i18 %sext_ln813_2_i

]]></Node>
<StgValue><ssdm name="tmp17_i"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:16 %tmp18_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %tmp17_i, i14 0

]]></Node>
<StgValue><ssdm name="tmp18_i"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:17 %x_grad_V = add i32 %tmp15_i, i32 %tmp18_i

]]></Node>
<StgValue><ssdm name="x_grad_V"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="18" op_0_bw="17">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:18 %p_0_0_0604_4_3105_cast_i = sext i17 %p_0_0_0604_4_3105_i_load

]]></Node>
<StgValue><ssdm name="p_0_0_0604_4_3105_cast_i"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:19 %tmp20_i = sub i18 %sext_ln813_5_i, i18 %sext_ln813_3_i

]]></Node>
<StgValue><ssdm name="tmp20_i"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:20 %tmp21_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %tmp20_i, i14 0

]]></Node>
<StgValue><ssdm name="tmp21_i"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:21 %tmp23_i = sub i18 %p_0_0_0604_36070_cast_i, i18 %p_0_0_0604_4_3105_cast_i

]]></Node>
<StgValue><ssdm name="tmp23_i"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="29" op_0_bw="29" op_1_bw="18" op_2_bw="11">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:22 %tmp_s = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i18.i11, i18 %tmp23_i, i11 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="29">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:23 %tmp24_i = sext i29 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp24_i"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:24 %y_grad_V = add i32 %tmp24_i, i32 %tmp21_i

]]></Node>
<StgValue><ssdm name="y_grad_V"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:28 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_grad_V, i32 31

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="65" op_0_bw="32">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:37 %sext_ln1303_5 = sext i32 %y_grad_V

]]></Node>
<StgValue><ssdm name="sext_ln1303_5"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:38 %mul_ln1303_1 = mul i65 %sext_ln1303_5, i65 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln1303_1"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:39 %sub_ln1303_3 = sub i65 0, i65 %mul_ln1303_1

]]></Node>
<StgValue><ssdm name="sub_ln1303_3"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:40 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %y_grad_V, i32 31

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:41 %tmp_41 = partselect i29 @_ssdm_op_PartSelect.i29.i65.i32.i32, i65 %sub_ln1303_3, i32 36, i32 64

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:42 %tmp_42 = partselect i29 @_ssdm_op_PartSelect.i29.i65.i32.i32, i65 %mul_ln1303_1, i32 36, i32 64

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="29">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:43 %sext_ln1303_6 = sext i29 %tmp_42

]]></Node>
<StgValue><ssdm name="sext_ln1303_6"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:44 %select_ln1303 = select i1 %tmp_40, i29 %tmp_41, i29 %tmp_42

]]></Node>
<StgValue><ssdm name="select_ln1303"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="29">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:45 %sext_ln1303_7 = sext i29 %select_ln1303

]]></Node>
<StgValue><ssdm name="sext_ln1303_7"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:46 %sub_ln1303_4 = sub i32 0, i32 %sext_ln1303_7

]]></Node>
<StgValue><ssdm name="sub_ln1303_4"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:47 %select_ln1303_4 = select i1 %tmp_40, i32 %sub_ln1303_4, i32 %sext_ln1303_6

]]></Node>
<StgValue><ssdm name="select_ln1303_4"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
for.inc164.i:1 %store_ln42 = store i17 %conv_i_i_i350_4108_i, i17 %conv_i_i_i350_4107_i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
for.inc164.i:2 %store_ln42 = store i17 %conv_i_i_i350_3101_i, i17 %conv_i_i_i350_3100_i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
for.inc164.i:3 %store_ln42 = store i17 %empty_62, i17 %empty_61

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
for.inc164.i:4 %store_ln42 = store i17 %p_load, i17 %empty_60

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
for.inc164.i:5 %store_ln42 = store i17 %p_load49, i17 %p_0_0_0604_2_291_i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
for.inc164.i:6 %store_ln42 = store i17 %conv_i_i_i350_189_i, i17 %conv_i_i_i350_188_i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
for.inc164.i:7 %store_ln42 = store i17 %conv_i_i_i35087_i, i17 %conv_i_i_i35086_i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
for.inc164.i:11 %store_ln42 = store i17 %conv_i_i_i350_4107_i_load, i17 %p_0_0_0604_4_3105_i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
for.inc164.i:12 %store_ln42 = store i17 %conv_i_i_i350_3100_i_load, i17 %p_0_0_0604_3_398_i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
for.inc164.i:13 %store_ln42 = store i17 %p_0_0_0604_2_291_i_load, i17 %empty_59

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
for.inc164.i:14 %store_ln42 = store i17 %conv_i_i_i350_188_i_load, i17 %p_0_0_0604_1_373_i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
for.inc164.i:15 %store_ln42 = store i17 %conv_i_i_i35086_i_load, i17 %p_0_0_0604_36070_i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
for.inc164.i:16 %br_ln42 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0">
<![CDATA[
gradient_xy_calc.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="183" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88_1" val="0"/>
<literal name="and_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit24.i:0 %write_ln100 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %gradient_x_V, i32 0

]]></Node>
<StgValue><ssdm name="write_ln100"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88_1" val="0"/>
<literal name="and_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit24.i:1 %write_ln101 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %gradient_y_V, i32 0

]]></Node>
<StgValue><ssdm name="write_ln101"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88_1" val="0"/>
<literal name="and_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit24.i:2 %br_ln102 = br void %if.end162.i

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="65" op_0_bw="32">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:25 %sext_ln1303 = sext i32 %x_grad_V

]]></Node>
<StgValue><ssdm name="sext_ln1303"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:26 %mul_ln1303 = mul i65 %sext_ln1303, i65 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln1303"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88_1" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:27 %sub_ln1303 = sub i65 0, i65 %mul_ln1303

]]></Node>
<StgValue><ssdm name="sub_ln1303"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88_1" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:29 %tmp_38 = partselect i29 @_ssdm_op_PartSelect.i29.i65.i32.i32, i65 %sub_ln1303, i32 36, i32 64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:30 %tmp_39 = partselect i29 @_ssdm_op_PartSelect.i29.i65.i32.i32, i65 %mul_ln1303, i32 36, i32 64

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88_1" val="1"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="29">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:31 %sext_ln1303_3 = sext i29 %tmp_39

]]></Node>
<StgValue><ssdm name="sext_ln1303_3"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88_1" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:32 %select_ln1303_5 = select i1 %tmp_37, i29 %tmp_38, i29 %tmp_39

]]></Node>
<StgValue><ssdm name="select_ln1303_5"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88_1" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="29">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:33 %sext_ln1303_4 = sext i29 %select_ln1303_5

]]></Node>
<StgValue><ssdm name="sext_ln1303_4"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88_1" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:34 %sub_ln1303_2 = sub i32 0, i32 %sext_ln1303_4

]]></Node>
<StgValue><ssdm name="sub_ln1303_2"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:35 %select_ln1303_2 = select i1 %tmp_37, i32 %sub_ln1303_2, i32 %sext_ln1303_3

]]></Node>
<StgValue><ssdm name="select_ln1303_2"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:36 %write_ln95 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %gradient_x_V, i32 %select_ln1303_2

]]></Node>
<StgValue><ssdm name="write_ln95"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:48 %write_ln96 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %gradient_y_V, i32 %select_ln1303_4

]]></Node>
<StgValue><ssdm name="write_ln96"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
_ZmlILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit202.i:49 %br_ln97 = br void %for.inc164.i

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
