<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__group__hal__impl__clock.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">Clocks<div class="ingroups"><a class="el" href="group__group__hal__impl.html">CAT4 (4390X) Implementation Specific</a></div></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p >Implementation specific interface for using the Clock driver. </p>
<p >These items, while usable within the HAL, are <b>not</b> necessarily portable between devices. The diagram below shows how the clocks relate to each other. This is a superset of what is available. See the device specific Data Sheet for the exact set of clocks that are available on a specific device.</p>
<div class="image">
<img src="4390x_clock_tree.png" alt=""/>
</div>
<h1><a class="anchor" id="section_clock_snippets_impl"></a>
Code snippets</h1>
<dl class="section note"><dt>Note</dt><dd>Error handling code has been intentionally left out of snippets to highlight API usage.</dd></dl>
<h2><a class="anchor" id="subsection_clock_snippet_5_impl"></a>
Snippet: System initialization</h2>
<p >The system clocks are initialized in the cybsp_init() function. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaaf540c68e92ec21aae23fc573fc72e81"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#gaaf540c68e92ec21aae23fc573fc72e81">CYHAL_CLOCK_ALP</a></td></tr>
<tr class="memdesc:gaaf540c68e92ec21aae23fc573fc72e81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active Low Power (ALP): Supplied by an internal or external oscillator.  <a href="group__group__hal__impl__clock.html#gaaf540c68e92ec21aae23fc573fc72e81">More...</a><br /></td></tr>
<tr class="separator:gaaf540c68e92ec21aae23fc573fc72e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab318e9fd1e8c0cc7e153dc789cebe1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#ga5ab318e9fd1e8c0cc7e153dc789cebe1">CYHAL_CLOCK_RSC_ALP</a></td></tr>
<tr class="memdesc:ga5ab318e9fd1e8c0cc7e153dc789cebe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active Low Power (ALP): Supplied by an internal or external oscillator.  <a href="group__group__hal__impl__clock.html#ga5ab318e9fd1e8c0cc7e153dc789cebe1">More...</a><br /></td></tr>
<tr class="separator:ga5ab318e9fd1e8c0cc7e153dc789cebe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ade6673a0e6d6923d34aeace0d0d0c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#ga80ade6673a0e6d6923d34aeace0d0d0c">CYHAL_CLOCK_HT</a></td></tr>
<tr class="memdesc:ga80ade6673a0e6d6923d34aeace0d0d0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">High Throughput (HT): Supplied by an on-chip PLL.  <a href="group__group__hal__impl__clock.html#ga80ade6673a0e6d6923d34aeace0d0d0c">More...</a><br /></td></tr>
<tr class="separator:ga80ade6673a0e6d6923d34aeace0d0d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf4d884fa42b78429b89937a31946692"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#gabf4d884fa42b78429b89937a31946692">CYHAL_CLOCK_RSC_HT</a></td></tr>
<tr class="memdesc:gabf4d884fa42b78429b89937a31946692"><td class="mdescLeft">&#160;</td><td class="mdescRight">High Throughput (HT): Supplied by an on-chip PLL.  <a href="group__group__hal__impl__clock.html#gabf4d884fa42b78429b89937a31946692">More...</a><br /></td></tr>
<tr class="separator:gabf4d884fa42b78429b89937a31946692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cb3dcec1dfb6be18e0278d58e81575b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#ga4cb3dcec1dfb6be18e0278d58e81575b">CYHAL_CLOCK_ILP</a></td></tr>
<tr class="memdesc:ga4cb3dcec1dfb6be18e0278d58e81575b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Idle Low Power (ILP): Generated by either an internal or external low-power oscillator (LPO) or by dividing the ALP clock frequency by a programmable value.  <a href="group__group__hal__impl__clock.html#ga4cb3dcec1dfb6be18e0278d58e81575b">More...</a><br /></td></tr>
<tr class="separator:ga4cb3dcec1dfb6be18e0278d58e81575b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e904c141aeadaa52ed469f4c158d740"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#ga2e904c141aeadaa52ed469f4c158d740">CYHAL_CLOCK_RSC_ILP</a></td></tr>
<tr class="memdesc:ga2e904c141aeadaa52ed469f4c158d740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Idle Low Power (ILP): Generated by either an internal or external low-power oscillator (LPO) or by dividing the ALP clock frequency by a programmable value.  <a href="group__group__hal__impl__clock.html#ga2e904c141aeadaa52ed469f4c158d740">More...</a><br /></td></tr>
<tr class="separator:ga2e904c141aeadaa52ed469f4c158d740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27c66f5cb090a4769c58a16390073238"><td class="memItemLeft" align="right" valign="top"><a id="ga27c66f5cb090a4769c58a16390073238" name="ga27c66f5cb090a4769c58a16390073238"></a>
const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_CLOCK_LPO</b></td></tr>
<tr class="memdesc:ga27c66f5cb090a4769c58a16390073238"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Power Oscillator (LPO): Internal/external 32 kHz clock source for low-power mode. <br /></td></tr>
<tr class="separator:ga27c66f5cb090a4769c58a16390073238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86147b158f44036bbac2e9bd7ddcc911"><td class="memItemLeft" align="right" valign="top"><a id="ga86147b158f44036bbac2e9bd7ddcc911" name="ga86147b158f44036bbac2e9bd7ddcc911"></a>
const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_CLOCK_RSC_LPO</b></td></tr>
<tr class="memdesc:ga86147b158f44036bbac2e9bd7ddcc911"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Power Oscillator (LPO): Internal/external 32 kHz clock source for low-power mode. <br /></td></tr>
<tr class="separator:ga86147b158f44036bbac2e9bd7ddcc911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c2d0339f9b658b0c2b4ea50d58dcfb"><td class="memItemLeft" align="right" valign="top"><a id="ga01c2d0339f9b658b0c2b4ea50d58dcfb" name="ga01c2d0339f9b658b0c2b4ea50d58dcfb"></a>
const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_CLOCK_XTAL</b></td></tr>
<tr class="memdesc:ga01c2d0339f9b658b0c2b4ea50d58dcfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">WLAN ACRADIO Crystal (XTAL): External 37.4 MHz clock source for active mode. <br /></td></tr>
<tr class="separator:ga01c2d0339f9b658b0c2b4ea50d58dcfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26944303c41ca18778fc5fc15823aee5"><td class="memItemLeft" align="right" valign="top"><a id="ga26944303c41ca18778fc5fc15823aee5" name="ga26944303c41ca18778fc5fc15823aee5"></a>
const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CYHAL_CLOCK_RSC_XTAL</b></td></tr>
<tr class="memdesc:ga26944303c41ca18778fc5fc15823aee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">WLAN ACRADIO Crystal (XTAL): External 37.4 MHz clock source for active mode. <br /></td></tr>
<tr class="separator:ga26944303c41ca18778fc5fc15823aee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b961a7d1fe0555ead6abf366551280"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#ga28b961a7d1fe0555ead6abf366551280">CYHAL_CLOCK_BB_PLL</a></td></tr>
<tr class="memdesc:ga28b961a7d1fe0555ead6abf366551280"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baseband phase-Locked Loop (BB PLL): The baseband PLL provides digital clocks to the HT, Backplane and the digital cores (including WLAN domain).  <a href="group__group__hal__impl__clock.html#ga28b961a7d1fe0555ead6abf366551280">More...</a><br /></td></tr>
<tr class="separator:ga28b961a7d1fe0555ead6abf366551280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddcb4d529c72ceb4ae4ffc4c94671feb"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#gaddcb4d529c72ceb4ae4ffc4c94671feb">CYHAL_CLOCK_RSC_BB_PLL</a></td></tr>
<tr class="memdesc:gaddcb4d529c72ceb4ae4ffc4c94671feb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baseband phase-Locked Loop (BB PLL): The baseband PLL provides digital clocks to the HT, Backplane and the digital cores (including WLAN domain).  <a href="group__group__hal__impl__clock.html#gaddcb4d529c72ceb4ae4ffc4c94671feb">More...</a><br /></td></tr>
<tr class="separator:gaddcb4d529c72ceb4ae4ffc4c94671feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd764e77b5c72c146a6af0a9e3cb69f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#ga0dd764e77b5c72c146a6af0a9e3cb69f">CYHAL_CLOCK_AUDIO_PLL</a></td></tr>
<tr class="memdesc:ga0dd764e77b5c72c146a6af0a9e3cb69f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio phase-Locked Loop (AUDIO PLL): The Audio PLL provides MCLK for I2S interfaces and audio timer clocks for ASCU.  <a href="group__group__hal__impl__clock.html#ga0dd764e77b5c72c146a6af0a9e3cb69f">More...</a><br /></td></tr>
<tr class="separator:ga0dd764e77b5c72c146a6af0a9e3cb69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5abbea22f1073a90c37fb74d5e48b428"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#ga5abbea22f1073a90c37fb74d5e48b428">CYHAL_CLOCK_RSC_AUDIO_PLL</a></td></tr>
<tr class="memdesc:ga5abbea22f1073a90c37fb74d5e48b428"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio phase-Locked Loop (AUDIO PLL): The Audio PLL provides MCLK for I2S interfaces and audio timer clocks for ASCU.  <a href="group__group__hal__impl__clock.html#ga5abbea22f1073a90c37fb74d5e48b428">More...</a><br /></td></tr>
<tr class="separator:ga5abbea22f1073a90c37fb74d5e48b428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be94787516da0efc738c9b0f537adea"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#ga5be94787516da0efc738c9b0f537adea">CYHAL_CLOCK_USB_PLL</a></td></tr>
<tr class="memdesc:ga5be94787516da0efc738c9b0f537adea"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB phase-Locked Loop (USB PLL): The USB PLL provides clocks for the USB.  <a href="group__group__hal__impl__clock.html#ga5be94787516da0efc738c9b0f537adea">More...</a><br /></td></tr>
<tr class="separator:ga5be94787516da0efc738c9b0f537adea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga162c9390a0a292d3a99a7dade473a6a6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#ga162c9390a0a292d3a99a7dade473a6a6">CYHAL_CLOCK_RSC_USB_PLL</a></td></tr>
<tr class="memdesc:ga162c9390a0a292d3a99a7dade473a6a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB phase-Locked Loop (USB PLL): The USB PLL provides clocks for the USB.  <a href="group__group__hal__impl__clock.html#ga162c9390a0a292d3a99a7dade473a6a6">More...</a><br /></td></tr>
<tr class="separator:ga162c9390a0a292d3a99a7dade473a6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e52d15b19f19f662eb22a3d2de63650"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#ga2e52d15b19f19f662eb22a3d2de63650">CYHAL_CLOCK_HSIC_PLL</a></td></tr>
<tr class="memdesc:ga2e52d15b19f19f662eb22a3d2de63650"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSIC phase-Locked Loop (PLL): The HSIC PLL provides clocks for the HSIC.  <a href="group__group__hal__impl__clock.html#ga2e52d15b19f19f662eb22a3d2de63650">More...</a><br /></td></tr>
<tr class="separator:ga2e52d15b19f19f662eb22a3d2de63650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6bf4384fd2ff39c62c7cbe30f2927a7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#gaa6bf4384fd2ff39c62c7cbe30f2927a7">CYHAL_CLOCK_RSC_HSIC_PLL</a></td></tr>
<tr class="memdesc:gaa6bf4384fd2ff39c62c7cbe30f2927a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSIC phase-Locked Loop (PLL): The HSIC PLL provides clocks for the HSIC.  <a href="group__group__hal__impl__clock.html#gaa6bf4384fd2ff39c62c7cbe30f2927a7">More...</a><br /></td></tr>
<tr class="separator:gaa6bf4384fd2ff39c62c7cbe30f2927a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fbb603e0e2128950961b37d07c31b2"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#gae2fbb603e0e2128950961b37d07c31b2">CYHAL_CLOCK_WLAN_PLL</a></td></tr>
<tr class="memdesc:gae2fbb603e0e2128950961b37d07c31b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">WLAN phase-Locked Loop (WLAN PLL): The WLAN radio PLL provides the RF LO, plus ADC and DAC clocks.  <a href="group__group__hal__impl__clock.html#gae2fbb603e0e2128950961b37d07c31b2">More...</a><br /></td></tr>
<tr class="separator:gae2fbb603e0e2128950961b37d07c31b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81606dc724b63001bf48a04ed3051fcd"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#ga81606dc724b63001bf48a04ed3051fcd">CYHAL_CLOCK_RSC_WLAN_PLL</a></td></tr>
<tr class="memdesc:ga81606dc724b63001bf48a04ed3051fcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">WLAN phase-Locked Loop (WLAN PLL): The WLAN radio PLL provides the RF LO, plus ADC and DAC clocks.  <a href="group__group__hal__impl__clock.html#ga81606dc724b63001bf48a04ed3051fcd">More...</a><br /></td></tr>
<tr class="separator:ga81606dc724b63001bf48a04ed3051fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f87f841d6eeabe9f039c5d0b3a7ada"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#ga38f87f841d6eeabe9f039c5d0b3a7ada">CYHAL_CLOCK_CPU</a></td></tr>
<tr class="memdesc:ga38f87f841d6eeabe9f039c5d0b3a7ada"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU : Clock for the apps ARM CR4 core.  <a href="group__group__hal__impl__clock.html#ga38f87f841d6eeabe9f039c5d0b3a7ada">More...</a><br /></td></tr>
<tr class="separator:ga38f87f841d6eeabe9f039c5d0b3a7ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740349d142f42b4648c8efd5cf53fe89"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#ga740349d142f42b4648c8efd5cf53fe89">CYHAL_CLOCK_RSC_CPU</a></td></tr>
<tr class="memdesc:ga740349d142f42b4648c8efd5cf53fe89"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU : Clock for the apps ARM CR4 core.  <a href="group__group__hal__impl__clock.html#ga740349d142f42b4648c8efd5cf53fe89">More...</a><br /></td></tr>
<tr class="separator:ga740349d142f42b4648c8efd5cf53fe89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1193581bd62923334238a4ea59b2cb21"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#ga1193581bd62923334238a4ea59b2cb21">CYHAL_CLOCK_BACKPLANE</a></td></tr>
<tr class="memdesc:ga1193581bd62923334238a4ea59b2cb21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Backplane : Provides the clock for peripherals and CPU.  <a href="group__group__hal__impl__clock.html#ga1193581bd62923334238a4ea59b2cb21">More...</a><br /></td></tr>
<tr class="separator:ga1193581bd62923334238a4ea59b2cb21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d787a98119a7a6f3f94c61a1f6314fa"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#ga7d787a98119a7a6f3f94c61a1f6314fa">CYHAL_CLOCK_RSC_BACKPLANE</a></td></tr>
<tr class="memdesc:ga7d787a98119a7a6f3f94c61a1f6314fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Backplane : Provides the clock for peripherals and CPU.  <a href="group__group__hal__impl__clock.html#ga7d787a98119a7a6f3f94c61a1f6314fa">More...</a><br /></td></tr>
<tr class="separator:ga7d787a98119a7a6f3f94c61a1f6314fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad73f7a9de166db48c56b0af737a5af6a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#gad73f7a9de166db48c56b0af737a5af6a">CYHAL_CLOCK_FAST_UART</a></td></tr>
<tr class="memdesc:gad73f7a9de166db48c56b0af737a5af6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast UART : Dedicated clock source for fast uart.  <a href="group__group__hal__impl__clock.html#gad73f7a9de166db48c56b0af737a5af6a">More...</a><br /></td></tr>
<tr class="separator:gad73f7a9de166db48c56b0af737a5af6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704a17eae3411ea6dc5f92cbc4551d3c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__clock.html#ga704a17eae3411ea6dc5f92cbc4551d3c">CYHAL_CLOCK_RSC_FAST_UART</a></td></tr>
<tr class="memdesc:ga704a17eae3411ea6dc5f92cbc4551d3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast UART : Dedicated clock source for fast uart.  <a href="group__group__hal__impl__clock.html#ga704a17eae3411ea6dc5f92cbc4551d3c">More...</a><br /></td></tr>
<tr class="separator:ga704a17eae3411ea6dc5f92cbc4551d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gaaf540c68e92ec21aae23fc573fc72e81" name="gaaf540c68e92ec21aae23fc573fc72e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf540c68e92ec21aae23fc573fc72e81">&#9670;&nbsp;</a></span>CYHAL_CLOCK_ALP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a> CYHAL_CLOCK_ALP</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Active Low Power (ALP): Supplied by an internal or external oscillator. </p>
<p >This clock is requested by cores when accessing backplane registers in other cores or when performing minor computations. When an external crystal is used to provide reference clock, ALP clock frequency is determined by the frequency of the external oscillator. A 37.4 MHz reference clock is recommended. </p>

</div>
</div>
<a id="ga5ab318e9fd1e8c0cc7e153dc789cebe1" name="ga5ab318e9fd1e8c0cc7e153dc789cebe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ab318e9fd1e8c0cc7e153dc789cebe1">&#9670;&nbsp;</a></span>CYHAL_CLOCK_RSC_ALP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a> CYHAL_CLOCK_RSC_ALP</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Active Low Power (ALP): Supplied by an internal or external oscillator. </p>
<p >This clock is requested by cores when accessing backplane registers in other cores or when performing minor computations. When an external crystal is used to provide reference clock, ALP clock frequency is determined by the frequency of the external oscillator. A 37.4 MHz reference clock is recommended. </p>

</div>
</div>
<a id="ga80ade6673a0e6d6923d34aeace0d0d0c" name="ga80ade6673a0e6d6923d34aeace0d0d0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80ade6673a0e6d6923d34aeace0d0d0c">&#9670;&nbsp;</a></span>CYHAL_CLOCK_HT</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a> CYHAL_CLOCK_HT</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>High Throughput (HT): Supplied by an on-chip PLL. </p>
<p >This clock is requested by cores when they transfer blocks of data to or from memory, perform computation-intensive operations, or need to meet the requirements of external devices. Cores that cannot tolerate operations at less than the High Throughput (HT) clock frequency, such as the memory controller, may assert the HT clock request continuously. </p>

</div>
</div>
<a id="gabf4d884fa42b78429b89937a31946692" name="gabf4d884fa42b78429b89937a31946692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf4d884fa42b78429b89937a31946692">&#9670;&nbsp;</a></span>CYHAL_CLOCK_RSC_HT</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a> CYHAL_CLOCK_RSC_HT</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>High Throughput (HT): Supplied by an on-chip PLL. </p>
<p >This clock is requested by cores when they transfer blocks of data to or from memory, perform computation-intensive operations, or need to meet the requirements of external devices. Cores that cannot tolerate operations at less than the High Throughput (HT) clock frequency, such as the memory controller, may assert the HT clock request continuously. </p>

</div>
</div>
<a id="ga4cb3dcec1dfb6be18e0278d58e81575b" name="ga4cb3dcec1dfb6be18e0278d58e81575b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cb3dcec1dfb6be18e0278d58e81575b">&#9670;&nbsp;</a></span>CYHAL_CLOCK_ILP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a> CYHAL_CLOCK_ILP</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Idle Low Power (ILP): Generated by either an internal or external low-power oscillator (LPO) or by dividing the ALP clock frequency by a programmable value. </p>
<p >Use of this clock maximizes power savings during idle states. </p>

</div>
</div>
<a id="ga2e904c141aeadaa52ed469f4c158d740" name="ga2e904c141aeadaa52ed469f4c158d740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e904c141aeadaa52ed469f4c158d740">&#9670;&nbsp;</a></span>CYHAL_CLOCK_RSC_ILP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a> CYHAL_CLOCK_RSC_ILP</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Idle Low Power (ILP): Generated by either an internal or external low-power oscillator (LPO) or by dividing the ALP clock frequency by a programmable value. </p>
<p >Use of this clock maximizes power savings during idle states. </p>

</div>
</div>
<a id="ga28b961a7d1fe0555ead6abf366551280" name="ga28b961a7d1fe0555ead6abf366551280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28b961a7d1fe0555ead6abf366551280">&#9670;&nbsp;</a></span>CYHAL_CLOCK_BB_PLL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a> CYHAL_CLOCK_BB_PLL</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Baseband phase-Locked Loop (BB PLL): The baseband PLL provides digital clocks to the HT, Backplane and the digital cores (including WLAN domain). </p>
<p >Nominal frequency is 960.1 MHz clock. </p>

</div>
</div>
<a id="gaddcb4d529c72ceb4ae4ffc4c94671feb" name="gaddcb4d529c72ceb4ae4ffc4c94671feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddcb4d529c72ceb4ae4ffc4c94671feb">&#9670;&nbsp;</a></span>CYHAL_CLOCK_RSC_BB_PLL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a> CYHAL_CLOCK_RSC_BB_PLL</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Baseband phase-Locked Loop (BB PLL): The baseband PLL provides digital clocks to the HT, Backplane and the digital cores (including WLAN domain). </p>
<p >Nominal frequency is 960.1 MHz clock. </p>

</div>
</div>
<a id="ga0dd764e77b5c72c146a6af0a9e3cb69f" name="ga0dd764e77b5c72c146a6af0a9e3cb69f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dd764e77b5c72c146a6af0a9e3cb69f">&#9670;&nbsp;</a></span>CYHAL_CLOCK_AUDIO_PLL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a> CYHAL_CLOCK_AUDIO_PLL</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Audio phase-Locked Loop (AUDIO PLL): The Audio PLL provides MCLK for I2S interfaces and audio timer clocks for ASCU. </p>
<p >Note that this clock is currently not supported. </p>

</div>
</div>
<a id="ga5abbea22f1073a90c37fb74d5e48b428" name="ga5abbea22f1073a90c37fb74d5e48b428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5abbea22f1073a90c37fb74d5e48b428">&#9670;&nbsp;</a></span>CYHAL_CLOCK_RSC_AUDIO_PLL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a> CYHAL_CLOCK_RSC_AUDIO_PLL</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Audio phase-Locked Loop (AUDIO PLL): The Audio PLL provides MCLK for I2S interfaces and audio timer clocks for ASCU. </p>
<p >Note that this clock is currently not supported. </p>

</div>
</div>
<a id="ga5be94787516da0efc738c9b0f537adea" name="ga5be94787516da0efc738c9b0f537adea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5be94787516da0efc738c9b0f537adea">&#9670;&nbsp;</a></span>CYHAL_CLOCK_USB_PLL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a> CYHAL_CLOCK_USB_PLL</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>USB phase-Locked Loop (USB PLL): The USB PLL provides clocks for the USB. </p>
<p >Note that this clock is currently not supported. </p>

</div>
</div>
<a id="ga162c9390a0a292d3a99a7dade473a6a6" name="ga162c9390a0a292d3a99a7dade473a6a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga162c9390a0a292d3a99a7dade473a6a6">&#9670;&nbsp;</a></span>CYHAL_CLOCK_RSC_USB_PLL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a> CYHAL_CLOCK_RSC_USB_PLL</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>USB phase-Locked Loop (USB PLL): The USB PLL provides clocks for the USB. </p>
<p >Note that this clock is currently not supported. </p>

</div>
</div>
<a id="ga2e52d15b19f19f662eb22a3d2de63650" name="ga2e52d15b19f19f662eb22a3d2de63650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e52d15b19f19f662eb22a3d2de63650">&#9670;&nbsp;</a></span>CYHAL_CLOCK_HSIC_PLL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a> CYHAL_CLOCK_HSIC_PLL</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>HSIC phase-Locked Loop (PLL): The HSIC PLL provides clocks for the HSIC. </p>
<p >Note that this clock is currently not supported. </p>

</div>
</div>
<a id="gaa6bf4384fd2ff39c62c7cbe30f2927a7" name="gaa6bf4384fd2ff39c62c7cbe30f2927a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6bf4384fd2ff39c62c7cbe30f2927a7">&#9670;&nbsp;</a></span>CYHAL_CLOCK_RSC_HSIC_PLL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a> CYHAL_CLOCK_RSC_HSIC_PLL</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>HSIC phase-Locked Loop (PLL): The HSIC PLL provides clocks for the HSIC. </p>
<p >Note that this clock is currently not supported. </p>

</div>
</div>
<a id="gae2fbb603e0e2128950961b37d07c31b2" name="gae2fbb603e0e2128950961b37d07c31b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2fbb603e0e2128950961b37d07c31b2">&#9670;&nbsp;</a></span>CYHAL_CLOCK_WLAN_PLL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a> CYHAL_CLOCK_WLAN_PLL</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>WLAN phase-Locked Loop (WLAN PLL): The WLAN radio PLL provides the RF LO, plus ADC and DAC clocks. </p>
<p >Note that this clock is currently not supported. </p>

</div>
</div>
<a id="ga81606dc724b63001bf48a04ed3051fcd" name="ga81606dc724b63001bf48a04ed3051fcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81606dc724b63001bf48a04ed3051fcd">&#9670;&nbsp;</a></span>CYHAL_CLOCK_RSC_WLAN_PLL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a> CYHAL_CLOCK_RSC_WLAN_PLL</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>WLAN phase-Locked Loop (WLAN PLL): The WLAN radio PLL provides the RF LO, plus ADC and DAC clocks. </p>
<p >Note that this clock is currently not supported. </p>

</div>
</div>
<a id="ga38f87f841d6eeabe9f039c5d0b3a7ada" name="ga38f87f841d6eeabe9f039c5d0b3a7ada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38f87f841d6eeabe9f039c5d0b3a7ada">&#9670;&nbsp;</a></span>CYHAL_CLOCK_CPU</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a> CYHAL_CLOCK_CPU</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CPU : Clock for the apps ARM CR4 core. </p>
<p >It can be sourced either by ARM(own path from HT) or Backplane clock. If using 320 MHz or 480 MHz, the clock source will be ARM (own path from HT). Otherwise the Backplane clock is used. Modifying the CPU frequency will also change the backplane frequency and hence it will also affect peripherals that run off of the backplane clock. The backplane clock frequency is the same as the CPU frequency. If running at 320 MHz or 480 MHz, the backplane frequency is 160 MHz. </p>

</div>
</div>
<a id="ga740349d142f42b4648c8efd5cf53fe89" name="ga740349d142f42b4648c8efd5cf53fe89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga740349d142f42b4648c8efd5cf53fe89">&#9670;&nbsp;</a></span>CYHAL_CLOCK_RSC_CPU</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a> CYHAL_CLOCK_RSC_CPU</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CPU : Clock for the apps ARM CR4 core. </p>
<p >It can be sourced either by ARM(own path from HT) or Backplane clock. If using 320 MHz or 480 MHz, the clock source will be ARM (own path from HT). Otherwise the Backplane clock is used. Modifying the CPU frequency will also change the backplane frequency and hence it will also affect peripherals that run off of the backplane clock. The backplane clock frequency is the same as the CPU frequency. If running at 320 MHz or 480 MHz, the backplane frequency is 160 MHz. </p>

</div>
</div>
<a id="ga1193581bd62923334238a4ea59b2cb21" name="ga1193581bd62923334238a4ea59b2cb21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1193581bd62923334238a4ea59b2cb21">&#9670;&nbsp;</a></span>CYHAL_CLOCK_BACKPLANE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a> CYHAL_CLOCK_BACKPLANE</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Backplane : Provides the clock for peripherals and CPU. </p>
<p >It is sourced from HT. Active domain peripherals that do not have dedicated PLLs are either clocked directly from ALP or from the backplane. Thus it is a shared resource and care must be taken when changing this clock. Modifying the backplane frequency also affects the CPU. The backplane frequency is upper bound at 160 MHz </p>

</div>
</div>
<a id="ga7d787a98119a7a6f3f94c61a1f6314fa" name="ga7d787a98119a7a6f3f94c61a1f6314fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d787a98119a7a6f3f94c61a1f6314fa">&#9670;&nbsp;</a></span>CYHAL_CLOCK_RSC_BACKPLANE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a> CYHAL_CLOCK_RSC_BACKPLANE</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Backplane : Provides the clock for peripherals and CPU. </p>
<p >It is sourced from HT. Active domain peripherals that do not have dedicated PLLs are either clocked directly from ALP or from the backplane. Thus it is a shared resource and care must be taken when changing this clock. Modifying the backplane frequency also affects the CPU. The backplane frequency is upper bound at 160 MHz </p>

</div>
</div>
<a id="gad73f7a9de166db48c56b0af737a5af6a" name="gad73f7a9de166db48c56b0af737a5af6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad73f7a9de166db48c56b0af737a5af6a">&#9670;&nbsp;</a></span>CYHAL_CLOCK_FAST_UART</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__clock__t">cyhal_clock_t</a> CYHAL_CLOCK_FAST_UART</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fast UART : Dedicated clock source for fast uart. </p>
<p >Derived from BB_PLL and fixed at 160 MHz. </p>

</div>
</div>
<a id="ga704a17eae3411ea6dc5f92cbc4551d3c" name="ga704a17eae3411ea6dc5f92cbc4551d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga704a17eae3411ea6dc5f92cbc4551d3c">&#9670;&nbsp;</a></span>CYHAL_CLOCK_RSC_FAST_UART</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a> CYHAL_CLOCK_RSC_FAST_UART</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fast UART : Dedicated clock source for fast uart. </p>
<p >Derived from BB_PLL and fixed at 160 MHz. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
