# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1-verilog.ip_user_files/ip/dsp_macro_0/sim/dsp_macro_0.vhd" \

# Do not sort compile order
nosort
