// Seed: 2382672312
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout reg id_1;
  wire id_3;
  parameter id_4 = {1{1}};
  logic id_5;
  parameter id_6 = id_4;
  assign id_3 = id_4;
  initial id_1 <= id_1;
  assign id_5[1 :-1] = -1 != id_6;
  logic id_7;
  ;
  tri0 id_8, id_9;
  wire id_10, id_11;
  assign id_9 = (1'b0);
  wire id_12;
endmodule
module module_1 #(
    parameter id_1 = 32'd21,
    parameter id_4 = 32'd55,
    parameter id_8 = 32'd79
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  input wire id_9;
  input wire _id_8;
  output wire id_7;
  module_0 modCall_1 (
      id_3,
      id_7
  );
  input wire id_6;
  inout wire id_5;
  input wire _id_4;
  inout reg id_3;
  output reg id_2;
  input wire _id_1;
  logic [7:0][1 'd0] id_10;
  parameter integer id_11 = 1;
  logic [7:0] \id_12 ;
  ;
  always begin : LABEL_0
    begin : LABEL_1
      begin : LABEL_2
        \id_12 [-1][id_1][id_8 : id_4] <= -1;
        id_2 = 1;
      end
      id_3 <= -1'h0;
    end
  end
endmodule
