

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Oct 16 11:02:36 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LAB1_FIR
* Solution:       FIR_solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.232|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   63|   63|   63|   63|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 64
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%coeff_addr_1 = getelementptr [10 x i32]* %coeff, i64 0, i64 9" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 65 'getelementptr' 'coeff_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%coeff_load = load i32* %coeff_addr_1, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 66 'load' 'coeff_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 67 [1/2] (3.25ns)   --->   "%coeff_load = load i32* %coeff_addr_1, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 67 'load' 'coeff_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 68 [6/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %coeff_load to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 68 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 69 [5/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %coeff_load to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 69 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 70 [4/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %coeff_load to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 70 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 71 [3/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %coeff_load to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 71 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%coeff_addr_2 = getelementptr [10 x i32]* %coeff, i64 0, i64 8" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 72 'getelementptr' 'coeff_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (3.25ns)   --->   "%coeff_load_9 = load i32* %coeff_addr_2, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 73 'load' 'coeff_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 74 [2/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %coeff_load to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 74 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 75 [1/2] (3.25ns)   --->   "%coeff_load_9 = load i32* %coeff_addr_2, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 75 'load' 'coeff_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 76 [1/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %coeff_load to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 76 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 77 [6/6] (6.28ns)   --->   "%tmp_4_1 = sitofp i32 %coeff_load_9 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 77 'sitodp' 'tmp_4_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.78>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%data_in_8_load = load double* @data_in_8, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 78 'load' 'data_in_8_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [6/6] (7.78ns)   --->   "%tmp_5 = fmul double %data_in_8_load, %tmp_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 79 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [5/6] (6.28ns)   --->   "%tmp_4_1 = sitofp i32 %coeff_load_9 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 80 'sitodp' 'tmp_4_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.78>
ST_10 : Operation 81 [5/6] (7.78ns)   --->   "%tmp_5 = fmul double %data_in_8_load, %tmp_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 81 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [4/6] (6.28ns)   --->   "%tmp_4_1 = sitofp i32 %coeff_load_9 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 82 'sitodp' 'tmp_4_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.78>
ST_11 : Operation 83 [4/6] (7.78ns)   --->   "%tmp_5 = fmul double %data_in_8_load, %tmp_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 83 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [3/6] (6.28ns)   --->   "%tmp_4_1 = sitofp i32 %coeff_load_9 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 84 'sitodp' 'tmp_4_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%coeff_addr_3 = getelementptr [10 x i32]* %coeff, i64 0, i64 7" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 85 'getelementptr' 'coeff_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [2/2] (3.25ns)   --->   "%coeff_load_2 = load i32* %coeff_addr_3, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 86 'load' 'coeff_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 12 <SV = 11> <Delay = 7.78>
ST_12 : Operation 87 [3/6] (7.78ns)   --->   "%tmp_5 = fmul double %data_in_8_load, %tmp_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 87 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [2/6] (6.28ns)   --->   "%tmp_4_1 = sitofp i32 %coeff_load_9 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 88 'sitodp' 'tmp_4_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 89 [1/2] (3.25ns)   --->   "%coeff_load_2 = load i32* %coeff_addr_3, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 89 'load' 'coeff_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 13 <SV = 12> <Delay = 7.78>
ST_13 : Operation 90 [2/6] (7.78ns)   --->   "%tmp_5 = fmul double %data_in_8_load, %tmp_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 90 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 91 [1/6] (6.28ns)   --->   "%tmp_4_1 = sitofp i32 %coeff_load_9 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 91 'sitodp' 'tmp_4_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 92 [6/6] (6.28ns)   --->   "%tmp_4_2 = sitofp i32 %coeff_load_2 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 92 'sitodp' 'tmp_4_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.78>
ST_14 : Operation 93 [1/6] (7.78ns)   --->   "%tmp_5 = fmul double %data_in_8_load, %tmp_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 93 'dmul' 'tmp_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%data_in_7_load = load double* @data_in_7, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 94 'load' 'data_in_7_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "store double %data_in_7_load, double* @data_in_8, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 95 'store' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [6/6] (7.78ns)   --->   "%tmp_5_1 = fmul double %data_in_7_load, %tmp_4_1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 96 'dmul' 'tmp_5_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [5/6] (6.28ns)   --->   "%tmp_4_2 = sitofp i32 %coeff_load_2 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 97 'sitodp' 'tmp_4_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.23>
ST_15 : Operation 98 [5/5] (8.23ns)   --->   "%acc_1 = fadd double %tmp_5, 0.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 98 'dadd' 'acc_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 99 [5/6] (7.78ns)   --->   "%tmp_5_1 = fmul double %data_in_7_load, %tmp_4_1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 99 'dmul' 'tmp_5_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 100 [4/6] (6.28ns)   --->   "%tmp_4_2 = sitofp i32 %coeff_load_2 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 100 'sitodp' 'tmp_4_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.23>
ST_16 : Operation 101 [4/5] (8.23ns)   --->   "%acc_1 = fadd double %tmp_5, 0.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 101 'dadd' 'acc_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 102 [4/6] (7.78ns)   --->   "%tmp_5_1 = fmul double %data_in_7_load, %tmp_4_1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 102 'dmul' 'tmp_5_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 103 [3/6] (6.28ns)   --->   "%tmp_4_2 = sitofp i32 %coeff_load_2 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 103 'sitodp' 'tmp_4_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%coeff_addr_4 = getelementptr [10 x i32]* %coeff, i64 0, i64 6" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 104 'getelementptr' 'coeff_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 105 [2/2] (3.25ns)   --->   "%coeff_load_3 = load i32* %coeff_addr_4, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 105 'load' 'coeff_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 17 <SV = 16> <Delay = 8.23>
ST_17 : Operation 106 [3/5] (8.23ns)   --->   "%acc_1 = fadd double %tmp_5, 0.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 106 'dadd' 'acc_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 107 [3/6] (7.78ns)   --->   "%tmp_5_1 = fmul double %data_in_7_load, %tmp_4_1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 107 'dmul' 'tmp_5_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 108 [2/6] (6.28ns)   --->   "%tmp_4_2 = sitofp i32 %coeff_load_2 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 108 'sitodp' 'tmp_4_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 109 [1/2] (3.25ns)   --->   "%coeff_load_3 = load i32* %coeff_addr_4, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 109 'load' 'coeff_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 18 <SV = 17> <Delay = 8.23>
ST_18 : Operation 110 [2/5] (8.23ns)   --->   "%acc_1 = fadd double %tmp_5, 0.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 110 'dadd' 'acc_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 111 [2/6] (7.78ns)   --->   "%tmp_5_1 = fmul double %data_in_7_load, %tmp_4_1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 111 'dmul' 'tmp_5_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 112 [1/6] (6.28ns)   --->   "%tmp_4_2 = sitofp i32 %coeff_load_2 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 112 'sitodp' 'tmp_4_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 113 [6/6] (6.28ns)   --->   "%tmp_4_3 = sitofp i32 %coeff_load_3 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 113 'sitodp' 'tmp_4_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.23>
ST_19 : Operation 114 [1/5] (8.23ns)   --->   "%acc_1 = fadd double %tmp_5, 0.000000e+00" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 114 'dadd' 'acc_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [1/6] (7.78ns)   --->   "%tmp_5_1 = fmul double %data_in_7_load, %tmp_4_1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 115 'dmul' 'tmp_5_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%data_in_6_load = load double* @data_in_6, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 116 'load' 'data_in_6_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "store double %data_in_6_load, double* @data_in_7, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 117 'store' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 118 [6/6] (7.78ns)   --->   "%tmp_5_2 = fmul double %data_in_6_load, %tmp_4_2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 118 'dmul' 'tmp_5_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 119 [5/6] (6.28ns)   --->   "%tmp_4_3 = sitofp i32 %coeff_load_3 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 119 'sitodp' 'tmp_4_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.23>
ST_20 : Operation 120 [5/5] (8.23ns)   --->   "%acc_1_1 = fadd double %acc_1, %tmp_5_1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 120 'dadd' 'acc_1_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 121 [5/6] (7.78ns)   --->   "%tmp_5_2 = fmul double %data_in_6_load, %tmp_4_2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 121 'dmul' 'tmp_5_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 122 [4/6] (6.28ns)   --->   "%tmp_4_3 = sitofp i32 %coeff_load_3 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 122 'sitodp' 'tmp_4_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.23>
ST_21 : Operation 123 [4/5] (8.23ns)   --->   "%acc_1_1 = fadd double %acc_1, %tmp_5_1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 123 'dadd' 'acc_1_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 124 [4/6] (7.78ns)   --->   "%tmp_5_2 = fmul double %data_in_6_load, %tmp_4_2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 124 'dmul' 'tmp_5_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 125 [3/6] (6.28ns)   --->   "%tmp_4_3 = sitofp i32 %coeff_load_3 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 125 'sitodp' 'tmp_4_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%coeff_addr_5 = getelementptr [10 x i32]* %coeff, i64 0, i64 5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 126 'getelementptr' 'coeff_addr_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 127 [2/2] (3.25ns)   --->   "%coeff_load_4 = load i32* %coeff_addr_5, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 127 'load' 'coeff_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 22 <SV = 21> <Delay = 8.23>
ST_22 : Operation 128 [3/5] (8.23ns)   --->   "%acc_1_1 = fadd double %acc_1, %tmp_5_1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 128 'dadd' 'acc_1_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 129 [3/6] (7.78ns)   --->   "%tmp_5_2 = fmul double %data_in_6_load, %tmp_4_2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 129 'dmul' 'tmp_5_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 130 [2/6] (6.28ns)   --->   "%tmp_4_3 = sitofp i32 %coeff_load_3 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 130 'sitodp' 'tmp_4_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 131 [1/2] (3.25ns)   --->   "%coeff_load_4 = load i32* %coeff_addr_5, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 131 'load' 'coeff_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 23 <SV = 22> <Delay = 8.23>
ST_23 : Operation 132 [2/5] (8.23ns)   --->   "%acc_1_1 = fadd double %acc_1, %tmp_5_1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 132 'dadd' 'acc_1_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 133 [2/6] (7.78ns)   --->   "%tmp_5_2 = fmul double %data_in_6_load, %tmp_4_2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 133 'dmul' 'tmp_5_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 134 [1/6] (6.28ns)   --->   "%tmp_4_3 = sitofp i32 %coeff_load_3 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 134 'sitodp' 'tmp_4_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 135 [6/6] (6.28ns)   --->   "%tmp_4_4 = sitofp i32 %coeff_load_4 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 135 'sitodp' 'tmp_4_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.23>
ST_24 : Operation 136 [1/5] (8.23ns)   --->   "%acc_1_1 = fadd double %acc_1, %tmp_5_1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 136 'dadd' 'acc_1_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 137 [1/6] (7.78ns)   --->   "%tmp_5_2 = fmul double %data_in_6_load, %tmp_4_2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 137 'dmul' 'tmp_5_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "%data_in_5_load = load double* @data_in_5, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 138 'load' 'data_in_5_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 139 [1/1] (0.00ns)   --->   "store double %data_in_5_load, double* @data_in_6, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 139 'store' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 140 [6/6] (7.78ns)   --->   "%tmp_5_3 = fmul double %data_in_5_load, %tmp_4_3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 140 'dmul' 'tmp_5_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 141 [5/6] (6.28ns)   --->   "%tmp_4_4 = sitofp i32 %coeff_load_4 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 141 'sitodp' 'tmp_4_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.23>
ST_25 : Operation 142 [5/5] (8.23ns)   --->   "%acc_1_2 = fadd double %acc_1_1, %tmp_5_2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 142 'dadd' 'acc_1_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 143 [5/6] (7.78ns)   --->   "%tmp_5_3 = fmul double %data_in_5_load, %tmp_4_3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 143 'dmul' 'tmp_5_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 144 [4/6] (6.28ns)   --->   "%tmp_4_4 = sitofp i32 %coeff_load_4 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 144 'sitodp' 'tmp_4_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.23>
ST_26 : Operation 145 [4/5] (8.23ns)   --->   "%acc_1_2 = fadd double %acc_1_1, %tmp_5_2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 145 'dadd' 'acc_1_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 146 [4/6] (7.78ns)   --->   "%tmp_5_3 = fmul double %data_in_5_load, %tmp_4_3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 146 'dmul' 'tmp_5_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 147 [3/6] (6.28ns)   --->   "%tmp_4_4 = sitofp i32 %coeff_load_4 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 147 'sitodp' 'tmp_4_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 148 [1/1] (0.00ns)   --->   "%coeff_addr_6 = getelementptr [10 x i32]* %coeff, i64 0, i64 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 148 'getelementptr' 'coeff_addr_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 149 [2/2] (3.25ns)   --->   "%coeff_load_5 = load i32* %coeff_addr_6, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 149 'load' 'coeff_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 27 <SV = 26> <Delay = 8.23>
ST_27 : Operation 150 [3/5] (8.23ns)   --->   "%acc_1_2 = fadd double %acc_1_1, %tmp_5_2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 150 'dadd' 'acc_1_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 151 [3/6] (7.78ns)   --->   "%tmp_5_3 = fmul double %data_in_5_load, %tmp_4_3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 151 'dmul' 'tmp_5_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 152 [2/6] (6.28ns)   --->   "%tmp_4_4 = sitofp i32 %coeff_load_4 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 152 'sitodp' 'tmp_4_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 153 [1/2] (3.25ns)   --->   "%coeff_load_5 = load i32* %coeff_addr_6, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 153 'load' 'coeff_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 28 <SV = 27> <Delay = 8.23>
ST_28 : Operation 154 [2/5] (8.23ns)   --->   "%acc_1_2 = fadd double %acc_1_1, %tmp_5_2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 154 'dadd' 'acc_1_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 155 [2/6] (7.78ns)   --->   "%tmp_5_3 = fmul double %data_in_5_load, %tmp_4_3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 155 'dmul' 'tmp_5_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 156 [1/6] (6.28ns)   --->   "%tmp_4_4 = sitofp i32 %coeff_load_4 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 156 'sitodp' 'tmp_4_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 157 [6/6] (6.28ns)   --->   "%tmp_4_5 = sitofp i32 %coeff_load_5 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 157 'sitodp' 'tmp_4_5' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.23>
ST_29 : Operation 158 [1/5] (8.23ns)   --->   "%acc_1_2 = fadd double %acc_1_1, %tmp_5_2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 158 'dadd' 'acc_1_2' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 159 [1/6] (7.78ns)   --->   "%tmp_5_3 = fmul double %data_in_5_load, %tmp_4_3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 159 'dmul' 'tmp_5_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 160 [1/1] (0.00ns)   --->   "%data_in_4_load = load double* @data_in_4, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 160 'load' 'data_in_4_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 161 [1/1] (0.00ns)   --->   "store double %data_in_4_load, double* @data_in_5, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 161 'store' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 162 [6/6] (7.78ns)   --->   "%tmp_5_4 = fmul double %data_in_4_load, %tmp_4_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 162 'dmul' 'tmp_5_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 163 [5/6] (6.28ns)   --->   "%tmp_4_5 = sitofp i32 %coeff_load_5 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 163 'sitodp' 'tmp_4_5' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.23>
ST_30 : Operation 164 [5/5] (8.23ns)   --->   "%acc_1_3 = fadd double %acc_1_2, %tmp_5_3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 164 'dadd' 'acc_1_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 165 [5/6] (7.78ns)   --->   "%tmp_5_4 = fmul double %data_in_4_load, %tmp_4_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 165 'dmul' 'tmp_5_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 166 [4/6] (6.28ns)   --->   "%tmp_4_5 = sitofp i32 %coeff_load_5 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 166 'sitodp' 'tmp_4_5' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.23>
ST_31 : Operation 167 [4/5] (8.23ns)   --->   "%acc_1_3 = fadd double %acc_1_2, %tmp_5_3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 167 'dadd' 'acc_1_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 168 [4/6] (7.78ns)   --->   "%tmp_5_4 = fmul double %data_in_4_load, %tmp_4_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 168 'dmul' 'tmp_5_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 169 [3/6] (6.28ns)   --->   "%tmp_4_5 = sitofp i32 %coeff_load_5 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 169 'sitodp' 'tmp_4_5' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 170 [1/1] (0.00ns)   --->   "%coeff_addr_7 = getelementptr [10 x i32]* %coeff, i64 0, i64 3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 170 'getelementptr' 'coeff_addr_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 171 [2/2] (3.25ns)   --->   "%coeff_load_6 = load i32* %coeff_addr_7, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 171 'load' 'coeff_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 32 <SV = 31> <Delay = 8.23>
ST_32 : Operation 172 [3/5] (8.23ns)   --->   "%acc_1_3 = fadd double %acc_1_2, %tmp_5_3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 172 'dadd' 'acc_1_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 173 [3/6] (7.78ns)   --->   "%tmp_5_4 = fmul double %data_in_4_load, %tmp_4_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 173 'dmul' 'tmp_5_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 174 [2/6] (6.28ns)   --->   "%tmp_4_5 = sitofp i32 %coeff_load_5 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 174 'sitodp' 'tmp_4_5' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 175 [1/2] (3.25ns)   --->   "%coeff_load_6 = load i32* %coeff_addr_7, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 175 'load' 'coeff_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 33 <SV = 32> <Delay = 8.23>
ST_33 : Operation 176 [2/5] (8.23ns)   --->   "%acc_1_3 = fadd double %acc_1_2, %tmp_5_3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 176 'dadd' 'acc_1_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 177 [2/6] (7.78ns)   --->   "%tmp_5_4 = fmul double %data_in_4_load, %tmp_4_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 177 'dmul' 'tmp_5_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 178 [1/6] (6.28ns)   --->   "%tmp_4_5 = sitofp i32 %coeff_load_5 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 178 'sitodp' 'tmp_4_5' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 179 [6/6] (6.28ns)   --->   "%tmp_4_6 = sitofp i32 %coeff_load_6 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 179 'sitodp' 'tmp_4_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.23>
ST_34 : Operation 180 [1/5] (8.23ns)   --->   "%acc_1_3 = fadd double %acc_1_2, %tmp_5_3" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 180 'dadd' 'acc_1_3' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 181 [1/6] (7.78ns)   --->   "%tmp_5_4 = fmul double %data_in_4_load, %tmp_4_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 181 'dmul' 'tmp_5_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 182 [1/1] (0.00ns)   --->   "%data_in_3_load = load double* @data_in_3, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 182 'load' 'data_in_3_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 183 [1/1] (0.00ns)   --->   "store double %data_in_3_load, double* @data_in_4, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 183 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 184 [6/6] (7.78ns)   --->   "%tmp_5_5 = fmul double %data_in_3_load, %tmp_4_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 184 'dmul' 'tmp_5_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 185 [5/6] (6.28ns)   --->   "%tmp_4_6 = sitofp i32 %coeff_load_6 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 185 'sitodp' 'tmp_4_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.23>
ST_35 : Operation 186 [5/5] (8.23ns)   --->   "%acc_1_4 = fadd double %acc_1_3, %tmp_5_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 186 'dadd' 'acc_1_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 187 [5/6] (7.78ns)   --->   "%tmp_5_5 = fmul double %data_in_3_load, %tmp_4_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 187 'dmul' 'tmp_5_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 188 [4/6] (6.28ns)   --->   "%tmp_4_6 = sitofp i32 %coeff_load_6 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 188 'sitodp' 'tmp_4_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.23>
ST_36 : Operation 189 [4/5] (8.23ns)   --->   "%acc_1_4 = fadd double %acc_1_3, %tmp_5_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 189 'dadd' 'acc_1_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 190 [4/6] (7.78ns)   --->   "%tmp_5_5 = fmul double %data_in_3_load, %tmp_4_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 190 'dmul' 'tmp_5_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 191 [3/6] (6.28ns)   --->   "%tmp_4_6 = sitofp i32 %coeff_load_6 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 191 'sitodp' 'tmp_4_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 192 [1/1] (0.00ns)   --->   "%coeff_addr_8 = getelementptr [10 x i32]* %coeff, i64 0, i64 2" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 192 'getelementptr' 'coeff_addr_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 193 [2/2] (3.25ns)   --->   "%coeff_load_7 = load i32* %coeff_addr_8, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 193 'load' 'coeff_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 37 <SV = 36> <Delay = 8.23>
ST_37 : Operation 194 [3/5] (8.23ns)   --->   "%acc_1_4 = fadd double %acc_1_3, %tmp_5_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 194 'dadd' 'acc_1_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 195 [3/6] (7.78ns)   --->   "%tmp_5_5 = fmul double %data_in_3_load, %tmp_4_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 195 'dmul' 'tmp_5_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 196 [2/6] (6.28ns)   --->   "%tmp_4_6 = sitofp i32 %coeff_load_6 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 196 'sitodp' 'tmp_4_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 197 [1/2] (3.25ns)   --->   "%coeff_load_7 = load i32* %coeff_addr_8, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 197 'load' 'coeff_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 38 <SV = 37> <Delay = 8.23>
ST_38 : Operation 198 [2/5] (8.23ns)   --->   "%acc_1_4 = fadd double %acc_1_3, %tmp_5_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 198 'dadd' 'acc_1_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 199 [2/6] (7.78ns)   --->   "%tmp_5_5 = fmul double %data_in_3_load, %tmp_4_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 199 'dmul' 'tmp_5_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 200 [1/6] (6.28ns)   --->   "%tmp_4_6 = sitofp i32 %coeff_load_6 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 200 'sitodp' 'tmp_4_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 201 [6/6] (6.28ns)   --->   "%tmp_4_7 = sitofp i32 %coeff_load_7 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 201 'sitodp' 'tmp_4_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.23>
ST_39 : Operation 202 [1/5] (8.23ns)   --->   "%acc_1_4 = fadd double %acc_1_3, %tmp_5_4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 202 'dadd' 'acc_1_4' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 203 [1/6] (7.78ns)   --->   "%tmp_5_5 = fmul double %data_in_3_load, %tmp_4_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 203 'dmul' 'tmp_5_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 204 [1/1] (0.00ns)   --->   "%data_in_2_load = load double* @data_in_2, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 204 'load' 'data_in_2_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 205 [1/1] (0.00ns)   --->   "store double %data_in_2_load, double* @data_in_3, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 205 'store' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 206 [6/6] (7.78ns)   --->   "%tmp_5_6 = fmul double %data_in_2_load, %tmp_4_6" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 206 'dmul' 'tmp_5_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 207 [5/6] (6.28ns)   --->   "%tmp_4_7 = sitofp i32 %coeff_load_7 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 207 'sitodp' 'tmp_4_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.23>
ST_40 : Operation 208 [5/5] (8.23ns)   --->   "%acc_1_5 = fadd double %acc_1_4, %tmp_5_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 208 'dadd' 'acc_1_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 209 [5/6] (7.78ns)   --->   "%tmp_5_6 = fmul double %data_in_2_load, %tmp_4_6" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 209 'dmul' 'tmp_5_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 210 [4/6] (6.28ns)   --->   "%tmp_4_7 = sitofp i32 %coeff_load_7 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 210 'sitodp' 'tmp_4_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.23>
ST_41 : Operation 211 [4/5] (8.23ns)   --->   "%acc_1_5 = fadd double %acc_1_4, %tmp_5_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 211 'dadd' 'acc_1_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 212 [4/6] (7.78ns)   --->   "%tmp_5_6 = fmul double %data_in_2_load, %tmp_4_6" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 212 'dmul' 'tmp_5_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 213 [3/6] (6.28ns)   --->   "%tmp_4_7 = sitofp i32 %coeff_load_7 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 213 'sitodp' 'tmp_4_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 214 [1/1] (0.00ns)   --->   "%coeff_addr_9 = getelementptr [10 x i32]* %coeff, i64 0, i64 1" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 214 'getelementptr' 'coeff_addr_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 215 [2/2] (3.25ns)   --->   "%coeff_load_8 = load i32* %coeff_addr_9, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 215 'load' 'coeff_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 42 <SV = 41> <Delay = 8.23>
ST_42 : Operation 216 [3/5] (8.23ns)   --->   "%acc_1_5 = fadd double %acc_1_4, %tmp_5_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 216 'dadd' 'acc_1_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 217 [3/6] (7.78ns)   --->   "%tmp_5_6 = fmul double %data_in_2_load, %tmp_4_6" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 217 'dmul' 'tmp_5_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 218 [2/6] (6.28ns)   --->   "%tmp_4_7 = sitofp i32 %coeff_load_7 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 218 'sitodp' 'tmp_4_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 219 [1/2] (3.25ns)   --->   "%coeff_load_8 = load i32* %coeff_addr_9, align 4" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 219 'load' 'coeff_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 43 <SV = 42> <Delay = 8.23>
ST_43 : Operation 220 [2/5] (8.23ns)   --->   "%acc_1_5 = fadd double %acc_1_4, %tmp_5_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 220 'dadd' 'acc_1_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 221 [2/6] (7.78ns)   --->   "%tmp_5_6 = fmul double %data_in_2_load, %tmp_4_6" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 221 'dmul' 'tmp_5_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 222 [1/6] (6.28ns)   --->   "%tmp_4_7 = sitofp i32 %coeff_load_7 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 222 'sitodp' 'tmp_4_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 223 [6/6] (6.28ns)   --->   "%tmp_4_8 = sitofp i32 %coeff_load_8 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 223 'sitodp' 'tmp_4_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.23>
ST_44 : Operation 224 [1/5] (8.23ns)   --->   "%acc_1_5 = fadd double %acc_1_4, %tmp_5_5" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 224 'dadd' 'acc_1_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 225 [1/6] (7.78ns)   --->   "%tmp_5_6 = fmul double %data_in_2_load, %tmp_4_6" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 225 'dmul' 'tmp_5_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 226 [1/1] (0.00ns)   --->   "%data_in_1_load = load double* @data_in_1, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 226 'load' 'data_in_1_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 227 [1/1] (0.00ns)   --->   "store double %data_in_1_load, double* @data_in_2, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 227 'store' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 228 [6/6] (7.78ns)   --->   "%tmp_5_7 = fmul double %data_in_1_load, %tmp_4_7" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 228 'dmul' 'tmp_5_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 229 [5/6] (6.28ns)   --->   "%tmp_4_8 = sitofp i32 %coeff_load_8 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 229 'sitodp' 'tmp_4_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.23>
ST_45 : Operation 230 [5/5] (8.23ns)   --->   "%acc_1_6 = fadd double %acc_1_5, %tmp_5_6" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 230 'dadd' 'acc_1_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 231 [5/6] (7.78ns)   --->   "%tmp_5_7 = fmul double %data_in_1_load, %tmp_4_7" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 231 'dmul' 'tmp_5_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 232 [4/6] (6.28ns)   --->   "%tmp_4_8 = sitofp i32 %coeff_load_8 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 232 'sitodp' 'tmp_4_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 8.23>
ST_46 : Operation 233 [1/1] (0.00ns)   --->   "%coeff_addr = getelementptr [10 x i32]* %coeff, i64 0, i64 0" [LAB1_FIR/.settings/fir.c:5]   --->   Operation 233 'getelementptr' 'coeff_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 234 [4/5] (8.23ns)   --->   "%acc_1_6 = fadd double %acc_1_5, %tmp_5_6" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 234 'dadd' 'acc_1_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 235 [4/6] (7.78ns)   --->   "%tmp_5_7 = fmul double %data_in_1_load, %tmp_4_7" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 235 'dmul' 'tmp_5_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 236 [3/6] (6.28ns)   --->   "%tmp_4_8 = sitofp i32 %coeff_load_8 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 236 'sitodp' 'tmp_4_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 237 [2/2] (3.25ns)   --->   "%coeff_load_1 = load i32* %coeff_addr, align 4" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 237 'load' 'coeff_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 47 <SV = 46> <Delay = 8.23>
ST_47 : Operation 238 [3/5] (8.23ns)   --->   "%acc_1_6 = fadd double %acc_1_5, %tmp_5_6" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 238 'dadd' 'acc_1_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 239 [3/6] (7.78ns)   --->   "%tmp_5_7 = fmul double %data_in_1_load, %tmp_4_7" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 239 'dmul' 'tmp_5_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 240 [2/6] (6.28ns)   --->   "%tmp_4_8 = sitofp i32 %coeff_load_8 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 240 'sitodp' 'tmp_4_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 241 [1/2] (3.25ns)   --->   "%coeff_load_1 = load i32* %coeff_addr, align 4" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 241 'load' 'coeff_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 48 <SV = 47> <Delay = 8.23>
ST_48 : Operation 242 [2/5] (8.23ns)   --->   "%acc_1_6 = fadd double %acc_1_5, %tmp_5_6" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 242 'dadd' 'acc_1_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 243 [2/6] (7.78ns)   --->   "%tmp_5_7 = fmul double %data_in_1_load, %tmp_4_7" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 243 'dmul' 'tmp_5_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 244 [1/6] (6.28ns)   --->   "%tmp_4_8 = sitofp i32 %coeff_load_8 to double" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 244 'sitodp' 'tmp_4_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 245 [6/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %coeff_load_1 to double" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 245 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.23>
ST_49 : Operation 246 [1/5] (8.23ns)   --->   "%acc_1_6 = fadd double %acc_1_5, %tmp_5_6" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 246 'dadd' 'acc_1_6' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 247 [1/6] (7.78ns)   --->   "%tmp_5_7 = fmul double %data_in_1_load, %tmp_4_7" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 247 'dmul' 'tmp_5_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 248 [1/1] (0.00ns)   --->   "%data_in_0_load = load double* @data_in_0, align 16" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 248 'load' 'data_in_0_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 249 [1/1] (0.00ns)   --->   "store double %data_in_0_load, double* @data_in_1, align 8" [LAB1_FIR/.settings/fir.c:17]   --->   Operation 249 'store' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 250 [6/6] (7.78ns)   --->   "%tmp_5_8 = fmul double %data_in_0_load, %tmp_4_8" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 250 'dmul' 'tmp_5_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 251 [5/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %coeff_load_1 to double" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 251 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 49> <Delay = 8.23>
ST_50 : Operation 252 [5/5] (8.23ns)   --->   "%acc_1_7 = fadd double %acc_1_6, %tmp_5_7" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 252 'dadd' 'acc_1_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 253 [5/6] (7.78ns)   --->   "%tmp_5_8 = fmul double %data_in_0_load, %tmp_4_8" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 253 'dmul' 'tmp_5_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 254 [4/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %coeff_load_1 to double" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 254 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 50> <Delay = 8.23>
ST_51 : Operation 255 [4/5] (8.23ns)   --->   "%acc_1_7 = fadd double %acc_1_6, %tmp_5_7" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 255 'dadd' 'acc_1_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 256 [4/6] (7.78ns)   --->   "%tmp_5_8 = fmul double %data_in_0_load, %tmp_4_8" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 256 'dmul' 'tmp_5_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 257 [3/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %coeff_load_1 to double" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 257 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 51> <Delay = 8.23>
ST_52 : Operation 258 [3/5] (8.23ns)   --->   "%acc_1_7 = fadd double %acc_1_6, %tmp_5_7" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 258 'dadd' 'acc_1_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 259 [3/6] (7.78ns)   --->   "%tmp_5_8 = fmul double %data_in_0_load, %tmp_4_8" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 259 'dmul' 'tmp_5_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 260 [2/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %coeff_load_1 to double" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 260 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 52> <Delay = 8.23>
ST_53 : Operation 261 [2/5] (8.23ns)   --->   "%acc_1_7 = fadd double %acc_1_6, %tmp_5_7" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 261 'dadd' 'acc_1_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 262 [2/6] (7.78ns)   --->   "%tmp_5_8 = fmul double %data_in_0_load, %tmp_4_8" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 262 'dmul' 'tmp_5_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 263 [1/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %coeff_load_1 to double" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 263 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 8.23>
ST_54 : Operation 264 [1/1] (0.00ns)   --->   "%probe_in_read = call double @_ssdm_op_Read.ap_vld.double(double %probe_in) nounwind" [LAB1_FIR/.settings/fir.c:5]   --->   Operation 264 'read' 'probe_in_read' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 265 [1/5] (8.23ns)   --->   "%acc_1_7 = fadd double %acc_1_6, %tmp_5_7" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 265 'dadd' 'acc_1_7' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 266 [1/6] (7.78ns)   --->   "%tmp_5_8 = fmul double %data_in_0_load, %tmp_4_8" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 266 'dmul' 'tmp_5_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 267 [1/1] (0.00ns)   --->   "store double %probe_in_read, double* @data_in_0, align 16" [LAB1_FIR/.settings/fir.c:20]   --->   Operation 267 'store' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 268 [6/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_7, %probe_in_read" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 268 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 8.23>
ST_55 : Operation 269 [5/5] (8.23ns)   --->   "%acc_1_8 = fadd double %acc_1_7, %tmp_5_8" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 269 'dadd' 'acc_1_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 270 [5/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_7, %probe_in_read" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 270 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 8.23>
ST_56 : Operation 271 [4/5] (8.23ns)   --->   "%acc_1_8 = fadd double %acc_1_7, %tmp_5_8" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 271 'dadd' 'acc_1_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 272 [4/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_7, %probe_in_read" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 272 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 8.23>
ST_57 : Operation 273 [3/5] (8.23ns)   --->   "%acc_1_8 = fadd double %acc_1_7, %tmp_5_8" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 273 'dadd' 'acc_1_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 274 [3/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_7, %probe_in_read" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 274 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 8.23>
ST_58 : Operation 275 [2/5] (8.23ns)   --->   "%acc_1_8 = fadd double %acc_1_7, %tmp_5_8" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 275 'dadd' 'acc_1_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 276 [2/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_7, %probe_in_read" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 276 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 8.23>
ST_59 : Operation 277 [1/5] (8.23ns)   --->   "%acc_1_8 = fadd double %acc_1_7, %tmp_5_8" [LAB1_FIR/.settings/fir.c:18]   --->   Operation 277 'dadd' 'acc_1_8' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 278 [1/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_7, %probe_in_read" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 278 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 8.23>
ST_60 : Operation 279 [5/5] (8.23ns)   --->   "%acc = fadd double %acc_1_8, %tmp_8" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 279 'dadd' 'acc' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 8.23>
ST_61 : Operation 280 [4/5] (8.23ns)   --->   "%acc = fadd double %acc_1_8, %tmp_8" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 280 'dadd' 'acc' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 8.23>
ST_62 : Operation 281 [3/5] (8.23ns)   --->   "%acc = fadd double %acc_1_8, %tmp_8" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 281 'dadd' 'acc' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 8.23>
ST_63 : Operation 282 [2/5] (8.23ns)   --->   "%acc = fadd double %acc_1_8, %tmp_8" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 282 'dadd' 'acc' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 8.23>
ST_64 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %probe_in) nounwind, !map !7"   --->   Operation 283 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double* %out_r) nounwind, !map !13"   --->   Operation 284 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %coeff) nounwind, !map !19"   --->   Operation 285 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 286 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([10 x i32]* %coeff, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [LAB1_FIR/.settings/fir.c:7]   --->   Operation 287 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double* %out_r, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [LAB1_FIR/.settings/fir.c:8]   --->   Operation 288 'specinterface' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double %probe_in, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [LAB1_FIR/.settings/fir.c:9]   --->   Operation 289 'specinterface' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 290 [1/5] (8.23ns)   --->   "%acc = fadd double %acc_1_8, %tmp_8" [LAB1_FIR/.settings/fir.c:21]   --->   Operation 290 'dadd' 'acc' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 291 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.doubleP(double* %out_r, double %acc) nounwind" [LAB1_FIR/.settings/fir.c:23]   --->   Operation 291 'write' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 292 [1/1] (0.00ns)   --->   "ret void" [LAB1_FIR/.settings/fir.c:24]   --->   Operation 292 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('coeff_addr_1', LAB1_FIR/.settings/fir.c:18) [23]  (0 ns)
	'load' operation ('coeff_load', LAB1_FIR/.settings/fir.c:18) on array 'coeff' [24]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('coeff_load', LAB1_FIR/.settings/fir.c:18) on array 'coeff' [24]  (3.25 ns)

 <State 3>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_4', LAB1_FIR/.settings/fir.c:18) [25]  (6.28 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_4', LAB1_FIR/.settings/fir.c:18) [25]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_4', LAB1_FIR/.settings/fir.c:18) [25]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_4', LAB1_FIR/.settings/fir.c:18) [25]  (6.28 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_4', LAB1_FIR/.settings/fir.c:18) [25]  (6.28 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_4', LAB1_FIR/.settings/fir.c:18) [25]  (6.28 ns)

 <State 9>: 7.79ns
The critical path consists of the following:
	'load' operation ('data_in_8_load', LAB1_FIR/.settings/fir.c:17) on static variable 'data_in_8' [22]  (0 ns)
	'dmul' operation ('tmp_5', LAB1_FIR/.settings/fir.c:18) [26]  (7.79 ns)

 <State 10>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_5', LAB1_FIR/.settings/fir.c:18) [26]  (7.79 ns)

 <State 11>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_5', LAB1_FIR/.settings/fir.c:18) [26]  (7.79 ns)

 <State 12>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_5', LAB1_FIR/.settings/fir.c:18) [26]  (7.79 ns)

 <State 13>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_5', LAB1_FIR/.settings/fir.c:18) [26]  (7.79 ns)

 <State 14>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_5', LAB1_FIR/.settings/fir.c:18) [26]  (7.79 ns)

 <State 15>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1', LAB1_FIR/.settings/fir.c:18) [27]  (8.23 ns)

 <State 16>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1', LAB1_FIR/.settings/fir.c:18) [27]  (8.23 ns)

 <State 17>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1', LAB1_FIR/.settings/fir.c:18) [27]  (8.23 ns)

 <State 18>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1', LAB1_FIR/.settings/fir.c:18) [27]  (8.23 ns)

 <State 19>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1', LAB1_FIR/.settings/fir.c:18) [27]  (8.23 ns)

 <State 20>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_1', LAB1_FIR/.settings/fir.c:18) [34]  (8.23 ns)

 <State 21>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_1', LAB1_FIR/.settings/fir.c:18) [34]  (8.23 ns)

 <State 22>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_1', LAB1_FIR/.settings/fir.c:18) [34]  (8.23 ns)

 <State 23>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_1', LAB1_FIR/.settings/fir.c:18) [34]  (8.23 ns)

 <State 24>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_1', LAB1_FIR/.settings/fir.c:18) [34]  (8.23 ns)

 <State 25>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_2', LAB1_FIR/.settings/fir.c:18) [41]  (8.23 ns)

 <State 26>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_2', LAB1_FIR/.settings/fir.c:18) [41]  (8.23 ns)

 <State 27>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_2', LAB1_FIR/.settings/fir.c:18) [41]  (8.23 ns)

 <State 28>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_2', LAB1_FIR/.settings/fir.c:18) [41]  (8.23 ns)

 <State 29>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_2', LAB1_FIR/.settings/fir.c:18) [41]  (8.23 ns)

 <State 30>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_3', LAB1_FIR/.settings/fir.c:18) [48]  (8.23 ns)

 <State 31>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_3', LAB1_FIR/.settings/fir.c:18) [48]  (8.23 ns)

 <State 32>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_3', LAB1_FIR/.settings/fir.c:18) [48]  (8.23 ns)

 <State 33>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_3', LAB1_FIR/.settings/fir.c:18) [48]  (8.23 ns)

 <State 34>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_3', LAB1_FIR/.settings/fir.c:18) [48]  (8.23 ns)

 <State 35>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_4', LAB1_FIR/.settings/fir.c:18) [55]  (8.23 ns)

 <State 36>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_4', LAB1_FIR/.settings/fir.c:18) [55]  (8.23 ns)

 <State 37>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_4', LAB1_FIR/.settings/fir.c:18) [55]  (8.23 ns)

 <State 38>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_4', LAB1_FIR/.settings/fir.c:18) [55]  (8.23 ns)

 <State 39>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_4', LAB1_FIR/.settings/fir.c:18) [55]  (8.23 ns)

 <State 40>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_5', LAB1_FIR/.settings/fir.c:18) [62]  (8.23 ns)

 <State 41>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_5', LAB1_FIR/.settings/fir.c:18) [62]  (8.23 ns)

 <State 42>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_5', LAB1_FIR/.settings/fir.c:18) [62]  (8.23 ns)

 <State 43>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_5', LAB1_FIR/.settings/fir.c:18) [62]  (8.23 ns)

 <State 44>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_5', LAB1_FIR/.settings/fir.c:18) [62]  (8.23 ns)

 <State 45>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_6', LAB1_FIR/.settings/fir.c:18) [69]  (8.23 ns)

 <State 46>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_6', LAB1_FIR/.settings/fir.c:18) [69]  (8.23 ns)

 <State 47>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_6', LAB1_FIR/.settings/fir.c:18) [69]  (8.23 ns)

 <State 48>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_6', LAB1_FIR/.settings/fir.c:18) [69]  (8.23 ns)

 <State 49>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_6', LAB1_FIR/.settings/fir.c:18) [69]  (8.23 ns)

 <State 50>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_7', LAB1_FIR/.settings/fir.c:18) [76]  (8.23 ns)

 <State 51>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_7', LAB1_FIR/.settings/fir.c:18) [76]  (8.23 ns)

 <State 52>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_7', LAB1_FIR/.settings/fir.c:18) [76]  (8.23 ns)

 <State 53>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_7', LAB1_FIR/.settings/fir.c:18) [76]  (8.23 ns)

 <State 54>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_7', LAB1_FIR/.settings/fir.c:18) [76]  (8.23 ns)

 <State 55>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_8', LAB1_FIR/.settings/fir.c:18) [83]  (8.23 ns)

 <State 56>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_8', LAB1_FIR/.settings/fir.c:18) [83]  (8.23 ns)

 <State 57>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_8', LAB1_FIR/.settings/fir.c:18) [83]  (8.23 ns)

 <State 58>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_8', LAB1_FIR/.settings/fir.c:18) [83]  (8.23 ns)

 <State 59>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc_1_8', LAB1_FIR/.settings/fir.c:18) [83]  (8.23 ns)

 <State 60>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:21) [88]  (8.23 ns)

 <State 61>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:21) [88]  (8.23 ns)

 <State 62>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:21) [88]  (8.23 ns)

 <State 63>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:21) [88]  (8.23 ns)

 <State 64>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('acc', LAB1_FIR/.settings/fir.c:21) [88]  (8.23 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
