==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mm_mult.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3826 ; free virtual = 24539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3826 ; free virtual = 24539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3820 ; free virtual = 24534
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3824 ; free virtual = 24538
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (mm_mult.cc:19) in function 'matrix_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (mm_mult.cc:26) in function 'matrix_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (mm_mult.cc:36) in function 'matrix_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (mm_mult.cc:48) in function 'matrix_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (mm_mult.cc:21) in function 'matrix_mult' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (mm_mult.cc:28) in function 'matrix_mult' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (mm_mult.cc:39) in function 'matrix_mult' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (mm_mult.cc:50) in function 'matrix_mult' completely with a factor of 20.
INFO: [XFORM 203-131] Reshaping array 'a_buff' (mm_mult.cc:11) in dimension 2 with a block factor of 2.
INFO: [XFORM 203-131] Reshaping array 'b_buff' (mm_mult.cc:12) in dimension 1 with a block factor of 2.
INFO: [XFORM 203-102] Partitioning array 'a_buff' (mm_mult.cc:11) in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mult' (mm_mult.cc:7)...19 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3797 ; free virtual = 24511
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (mm_mult.cc:34:19) in function 'matrix_mult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buff[0]' (mm_mult.cc:22:13)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buff' (mm_mult.cc:29:13)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buff' (mm_mult.cc:43:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3803 ; free virtual = 24517
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', mm_mult.cc:22) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_load_2', mm_mult.cc:29) on array 'b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_buff_load_3', mm_mult.cc:41) on array 'b_buff', mm_mult.cc:12 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b_buff'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('c_buff_load_2', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'c_buff'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.26 seconds; current allocated memory: 124.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 128.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mult' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_0' to 'matrix_mult_a_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_1' to 'matrix_mult_a_bufcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_2' to 'matrix_mult_a_bufdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_3' to 'matrix_mult_a_bufeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_4' to 'matrix_mult_a_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_5' to 'matrix_mult_a_bufg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_6' to 'matrix_mult_a_bufhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_7' to 'matrix_mult_a_bufibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_8' to 'matrix_mult_a_bufjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_9' to 'matrix_mult_a_bufkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mult'.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 135.424 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [RTMG 210-278] Implementing memory 'matrix_mult_a_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mult_b_buff_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mult_c_buff_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1169.715 ; gain = 527.219 ; free physical = 3744 ; free virtual = 24473
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mm_mult.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1234 ; free virtual = 24471
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1234 ; free virtual = 24472
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1226 ; free virtual = 24463
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1226 ; free virtual = 24463
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (mm_mult.cc:19) in function 'matrix_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (mm_mult.cc:26) in function 'matrix_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (mm_mult.cc:36) in function 'matrix_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (mm_mult.cc:48) in function 'matrix_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (mm_mult.cc:21) in function 'matrix_mult' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (mm_mult.cc:28) in function 'matrix_mult' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (mm_mult.cc:39) in function 'matrix_mult' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (mm_mult.cc:50) in function 'matrix_mult' completely with a factor of 100.
INFO: [XFORM 203-131] Reshaping array 'a_buff' (mm_mult.cc:11) in dimension 2 with a block factor of 2.
INFO: [XFORM 203-131] Reshaping array 'b_buff' (mm_mult.cc:12) in dimension 1 with a block factor of 2.
INFO: [XFORM 203-102] Partitioning array 'a_buff' (mm_mult.cc:11) in dimension 2 automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mult' (mm_mult.cc:7)...99 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1201 ; free virtual = 24439
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (mm_mult.cc:34:19) in function 'matrix_mult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buff[0]' (mm_mult.cc:22:13)
INFO: [HLS 200-472] Inferring partial write operation for 'b_buff' (mm_mult.cc:29:13)
INFO: [HLS 200-472] Inferring partial write operation for 'c_buff' (mm_mult.cc:43:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1180 ; free virtual = 24417
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', mm_mult.cc:22) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 51.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_load_2', mm_mult.cc:29) on array 'b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 52.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_buff_load_2', mm_mult.cc:41) on array 'b_buff', mm_mult.cc:12 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b_buff'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 25, Depth = 30.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('c_buff_load_2', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'c_buff'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 50, Depth = 51.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'matrix_mult' consists of the following:
	'mul' operation of DSP[3738] ('mul_ln43', mm_mult.cc:43) [3467]  (3.36 ns)
	'add' operation of DSP[3738] ('add_ln43', mm_mult.cc:43) [3738]  (3.02 ns)
	'getelementptr' operation ('c_buff_addr_1', mm_mult.cc:43) [3740]  (0 ns)
	'store' operation ('c_buff_addr_1_write_ln43', mm_mult.cc:43) of variable 'add_ln41_98', mm_mult.cc:41 on array 'c_buff', mm_mult.cc:13 [4190]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 72.31 seconds; current allocated memory: 168.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.85 seconds; current allocated memory: 186.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mult' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_0' to 'matrix_mult_a_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_1' to 'matrix_mult_a_bufcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_2' to 'matrix_mult_a_bufdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_3' to 'matrix_mult_a_bufeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_4' to 'matrix_mult_a_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_5' to 'matrix_mult_a_bufg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_6' to 'matrix_mult_a_bufhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_7' to 'matrix_mult_a_bufibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_8' to 'matrix_mult_a_bufjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_mult_a_buff_9' to 'matrix_mult_a_bufkbM' due to the length limit 20
INFO: 