static int F_1 ( T_1 V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_4 ;\r\nT_3 V_5 ;\r\nV_4 = * ( volatile T_2 * )\r\n( F_2 ( V_1 , V_2 ) + V_6 ) ;\r\nV_5 = F_3 ( V_4 ) ;\r\nF_4 ( V_7 L_1 ,\r\nF_5 () , V_1 , V_2 , V_5 ) ;\r\nswitch ( V_5 ) {\r\ncase V_8 :\r\ncase V_9 :\r\nF_6 ( V_1 , V_2 , V_3 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_7 ( T_1 V_1 )\r\n{\r\nT_4 * V_10 ;\r\nT_5 * V_11 ;\r\nunsigned V_3 , V_12 ;\r\nF_4 ( L_2 ) ;\r\nV_10 = F_8 ( ( T_4 * ) F_9 ( V_1 ) , V_13 ) ;\r\nif ( ! V_10 )\r\nreturn - V_14 ;\r\nV_11 = ( T_5 * ) F_10 ( V_10 , NULL , V_15 ) ;\r\nif ( ! V_11 )\r\nreturn - V_14 ;\r\n#ifdef F_11\r\nV_12 = V_16 + 1 ;\r\ndo {\r\nV_12 -- ;\r\n} while ( ( ! F_12 ( V_11 , V_12 ) ) ||\r\n( ! F_13 ( V_11 , V_12 ) ) );\r\n#else\r\nV_12 = V_17 - 1 ;\r\ndo {\r\nV_12 ++ ;\r\n} while ( ( ! F_12 ( V_11 , V_12 ) ) ||\r\n( ! F_13 ( V_11 , V_12 ) ) );\r\n#endif\r\nV_3 = V_12 ;\r\nif ( V_1 != F_14 ( V_11 , V_12 ) )\r\nreturn 1 ;\r\nfor ( V_12 = V_17 ; V_12 <= V_16 ; V_12 ++ ) {\r\nif ( F_13 ( V_11 , V_12 ) &&\r\nF_15 ( V_11 , V_12 ) )\r\nF_1 ( V_1 , V_12 , V_3 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid F_16 ( T_6 V_18 )\r\n{\r\nvolatile T_7 V_19 ;\r\nT_1 V_1 ;\r\nT_3 V_5 ;\r\nT_2 V_4 ;\r\nV_1 = F_17 ( V_18 ) ;\r\nV_19 = F_18 ( V_1 , V_20 ) ;\r\nif ( ! ( V_19 & V_21 ) )\r\nreturn;\r\nV_4 = * ( volatile T_2 * )\r\n( F_2 ( V_1 , 0x0 ) + V_6 ) ;\r\nV_5 = F_3 ( V_4 ) ;\r\nF_4 ( V_7 L_3 ,\r\nF_5 () , V_1 , V_5 ) ;\r\nswitch ( V_5 ) {\r\ncase V_8 :\r\nF_6 ( V_1 , 0x8 , 0xa ) ;\r\nbreak;\r\ncase V_22 :\r\ncase V_23 :\r\nF_7 ( V_1 ) ;\r\nbreak;\r\ndefault:\r\nF_4 ( L_4 ) ;\r\nbreak;\r\n}\r\n}
