regmap	,	V_10
quirks	,	V_35
sdhci_arasan_unregister_sdclk	,	F_46
sdhci_arasan_update_baseclkfreq	,	F_37
of_find_property	,	F_41
of_clk_add_provider	,	F_45
hs400_enhanced_strobe	,	V_92
of_match_node	,	F_51
err_pltfm_free	,	V_86
sdhci_arasan	,	V_9
shift	,	V_14
sdhci_priv	,	F_2
ios	,	V_27
hw	,	V_54
MMC_SIGNAL_VOLTAGE_330	,	V_42
"clk_xin"	,	L_15
"Cannot enable AHB clock.\n"	,	L_3
sdhci_arasan_soc_ctl_map	,	V_58
dev	,	V_45
mmc_retune_needed	,	F_27
of_clk_src_simple_get	,	V_78
sdcardclk	,	V_77
pr_warn	,	F_8
of_device_is_compatible	,	F_59
pltfm_host	,	V_7
DIV_ROUND_CLOSEST	,	F_38
of_parse_phandle	,	F_52
clk_ahb	,	V_51
GENMASK	,	F_6
to_platform_device	,	F_25
sdhci_host	,	V_1
sdhci_pltfm_unregister	,	F_69
SDHCI_CTRL_CDTEST_INS	,	V_38
val	,	V_5
sdhci_pltfm_priv	,	F_3
init	,	V_76
SDHCI_ARASAN_QUIRK_FORCE_CDTEST	,	V_36
sdhci_arasan_reset	,	F_19
sdhci_reset	,	F_20
clk	,	V_50
sdhci_pltfm_host	,	V_6
MMC_SIGNAL_VOLTAGE_180	,	V_41
clk_enable	,	F_33
PHY_CLK_TOO_SLOW_HZ	,	V_23
__clk_get_name	,	F_43
node	,	V_81
sdhci_arasan_of_match	,	V_83
"Cannot power off phy.\n"	,	L_2
soc_ctl_map	,	V_17
"clk_ahb clock not found.\n"	,	L_14
mmc_ios	,	V_26
sdhci_arasan_update_clockmultiplier	,	F_36
sdhci_resume_host	,	F_30
"Cannot enable SD clock.\n"	,	L_4
of_node	,	V_65
syscon_node_to_regmap	,	F_53
sdcardclk_init	,	V_67
"clock-output-names"	,	L_8
device	,	V_44
devm_clk_register	,	F_44
mhz	,	V_60
sdhci_arasan_data	,	V_8
sdhci_arasan_remove	,	F_68
sdhci_suspend_host	,	F_28
ENODEV	,	V_90
"rockchip,rk3399-sdhci-5.1"	,	L_20
enhanced_strobe	,	V_31
"DT has #clock-cells but no clock-output-names\n"	,	L_9
ctrl	,	V_34
flags	,	V_72
"Unable to enable SD clock.\n"	,	L_18
device_node	,	V_63
start_signal_voltage_switch	,	V_93
"%s: Have regmap, but no soc-ctl-syscon\n"	,	L_6
vendor	,	V_28
"clk_xin clock not found.\n"	,	L_16
SDHCI_TUNING_MODE_3	,	V_49
u16	,	T_2
HIWORD_UPDATE	,	F_5
arasan_sdcardclk_ops	,	V_75
clk_prepare_enable	,	F_56
fld	,	V_4
sdhci_arasan_hs400_enhanced_strobe	,	F_15
clk_hw	,	V_53
"%s: Regmap write fail: %d\n"	,	L_1
ioaddr	,	V_29
sdhci_get_of_property	,	F_57
devm_phy_get	,	F_62
sdhci_pltfm_free	,	F_67
u8	,	T_4
sdhci_arasan_suspend	,	F_24
CLK_GET_RATE_NOCACHE	,	V_73
clk_xin	,	V_62
sdhci_arasan_probe	,	F_48
EPROBE_DEFER	,	V_85
num_parents	,	V_71
regmap_update_bits	,	F_7
EINVAL	,	V_16
of_clk_del_provider	,	F_47
"#clock-cells"	,	L_7
"arasan,soc-ctl-syscon"	,	L_11
SDHCI_HOST_CONTROL	,	V_37
SDHCI_ARASAN_VENDOR_REGISTER	,	V_30
width	,	V_13
of_property_read_bool	,	F_58
err_add_host	,	V_94
"No phy for arasan,sdhci-5.1.\n"	,	L_24
sdhci_arasan_soc_ctl_field	,	V_3
platform_device	,	V_46
of_node_put	,	F_54
mmc_host_ops	,	V_91
ERR_PTR	,	F_61
phy	,	V_21
data	,	V_84
"Cannot power on phy.\n"	,	L_5
sdhci_arasan_register_sdclk	,	F_40
clk_init_data	,	V_66
pdev	,	V_47
max_clk	,	V_24
u32	,	T_1
reg	,	V_12
sdhci_arasan_set_clock	,	F_10
host	,	V_2
actual_clock	,	V_52
sdhci_arasan_syscon_write	,	F_1
ret	,	V_15
ctrl_phy	,	V_20
sdhci_arasan_sdcardclk_recalc_rate	,	F_34
clockmultiplier	,	V_59
"arasan,sdhci-5.1"	,	L_22
is_phy_on	,	V_22
sdcardclk_hw	,	V_56
PTR_ERR	,	F_50
sdhci_arasan_voltage_switch	,	F_23
clk_get_rate	,	F_39
ops	,	V_74
of_property_read_string_index	,	F_42
name	,	V_69
phy_power_on	,	F_13
sdhci_writeb	,	F_22
mmc	,	V_19
np	,	V_64
"xlnx,fails-without-test-cd"	,	L_19
platform_get_drvdata	,	F_26
"phy_arasan"	,	L_23
sdhci_arasan_pdata	,	V_82
phy_power_off	,	F_14
sdhci_arasan_resume	,	F_32
"clk_ahb"	,	L_13
"phy_init err.\n"	,	L_25
dev_err	,	F_29
parent_rate	,	V_55
sdhci_set_clock	,	F_12
signal_voltage	,	V_40
regmap_write	,	F_4
s16	,	T_3
of_device_id	,	V_79
value	,	V_57
mmc_hostname	,	F_9
mask	,	V_33
parent_clk_name	,	V_68
sdhci_pltfm_init	,	F_49
"Can't get syscon: %d\n"	,	L_12
"Unable to enable AHB clock.\n"	,	L_17
hiword_update	,	V_18
"Failed to add clock provider\n"	,	L_10
readl	,	F_17
devm_clk_get	,	F_55
sdhci_readb	,	F_21
writel	,	F_18
mmc_of_parse	,	F_60
mmc_host	,	V_25
VENDOR_ENHANCED_STROBE	,	V_32
clk_disable_all	,	V_88
match	,	V_80
clk_disable_unprepare	,	F_66
sdhci_add_host	,	F_64
phy_exit	,	F_65
mmc_priv	,	F_16
SDHCI_CTRL_CDTEST_EN	,	V_39
container_of	,	F_35
soc_ctl_base	,	V_11
parent_names	,	V_70
baseclkfreq	,	V_61
MMC_SIGNAL_VOLTAGE_120	,	V_43
clk_dis_ahb	,	V_87
phy_init	,	F_63
"parsing dt failed (%u)\n"	,	L_21
tuning_mode	,	V_48
clk_disable	,	F_31
unreg_clk	,	V_89
IS_ERR	,	F_11
