Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov  9 20:56:25 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/hand_num_nn_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------------+
|      Characteristics      |                                     Path #1                                     |
+---------------------------+---------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                          |
| Path Delay                | 7.483                                                                           |
| Logic Delay               | 4.801(65%)                                                                      |
| Net Delay                 | 2.682(35%)                                                                      |
| Clock Skew                | -0.049                                                                          |
| Slack                     | 2.542                                                                           |
| Clock Uncertainty         | 0.035                                                                           |
| Clock Relationship        | Safely Timed                                                                    |
| Clock Delay Group         | Same Clock                                                                      |
| Logic Levels              | 7                                                                               |
| Routes                    | NA                                                                              |
| Logical Path              | FDRE/C-(1)-LUT3-(1)-CARRY4-(1)-DSP48E1-(7)-LUT6-(1)-CARRY4-CARRY4-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                                          |
| End Point Clock           | ap_clk                                                                          |
| DSP Block                 | Comb                                                                            |
| RAM Registers             | None-None                                                                       |
| IO Crossings              | 0                                                                               |
| Config Crossings          | 0                                                                               |
| SLR Crossings             | 0                                                                               |
| PBlocks                   | 0                                                                               |
| High Fanout               | 7                                                                               |
| Dont Touch                | 0                                                                               |
| Mark Debug                | 0                                                                               |
| Start Point Pin Primitive | FDRE/C                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                          |
| Start Point Pin           | opt_has_pipe.first_q_reg[54]/C                                                  |
| End Point Pin             | RESULT_REG.NORMAL.exp_op_reg[9]/D                                               |
+---------------------------+---------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+-----+-----+----+---+---+----+
| End Point Clock | Requirement |  0  |  1  |  2  |  3  |  4  |  5 | 6 | 7 | 10 |
+-----------------+-------------+-----+-----+-----+-----+-----+----+---+---+----+
| ap_clk          | 10.000ns    | 208 | 263 | 242 | 142 | 119 | 18 | 4 | 3 |  1 |
+-----------------+-------------+-----+-----+-----+-----+-----+----+---+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


