INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/Laboratoare_CID/nand_gate/nand_gate.srcs/sources_1/new/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/Laboratoare_CID/Mux/Mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/Laboratoare_CID/nand_gate/nand_gate.srcs/sources_1/new/not_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/Laboratoare_CID/Mux/Mux.srcs/sources_1/new/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/Laboratoare_CID/Mux/Mux.srcs/sim_1/new/mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_tb
