library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_misc.all;


entity d_latch is 
port(
	enable	: 	in		std_logic
	data		:	in		std_logic
	q			:	out	std_logic
	q_not		:	out	std_logic 
);
end d_latch;