[
	{
		"original_line": "module shifter_combiner(single, lag, lead);", 
		"bug_line": "module shifter_combiner(single, lag, lead)",
		"error_description": "Missing semicolon at the end of module declaration line"
	},
	{
		"original_line": "   I(a,b) <+ (1/ri)*V(a,b);", 
		"bug_line": "   I(a,b) <+ (1/ri)*V(a,b)",
		"error_description": "Missing semicolon at the end of the contribution statement"
	},
	{
		"original_line": "	   ri = r;", 
		"bug_line": "	   ri = r",
		"error_description": "Missing semicolon at the end of the assignment statement. This causes the next line to be parsed as part of the same expression, resulting in invalid syntax."
	},
	{
		"original_line": "I(lag) <+ V(lag)/rin;", 
		"bug_line": "I(lag) <+ V(lag)/rin",
		"error_description": "Missing semicolon at the end of the statement, causing a syntax error due to unterminated analog operator expression."
	},
	{
		"original_line": "   parameter real r    = 50 from (0:inf);", 
		"bug_line": "   parameter real r    = 50 from (0 inf);",
		"error_description": "Missing colon in range expression (0:inf) becomes (0 inf), making the syntax invalid for parameter range specification."
	},
	{
		"original_line": "   real noise_current;", 
		"bug_line": "   real noise_current",
		"error_description": "Missing semicolon at the end of the variable declaration, causing a syntax error as the next token 'electrical' will be incorrectly parsed as part of the same statement."
	},
	{
		"original_line": "I(b) <+ ci*ddt(V(b));", 
		"bug_line": "I(b) <+ ci*ddt(V(b))",
		"error_description": "Missing semicolon at the end of the contribution statement. Verilog-A requires all statements to terminate with a semicolon."
	},
	{
		"original_line": "	V(d) <+ gain*V(lead);         ", 
		"bug_line": "	V(d) <+ gain*V(lead;         ",
		"error_description": "Missing closing parenthesis for the function call 'V(lead)'"
	},
	{
		"original_line": "	I(d,e) <+ ci*ddt(V(d,e));", 
		"bug_line": "	I(d,e) <+ ci*ddt(V(d,e))",
		"error_description": "Missing semicolon at the end of the statement, causing a syntax error as statements in analog blocks must be terminated with semicolons"
	},
	{
		"original_line": "   electrical single, lag, lead;", 
		"bug_line": "   electrical single, lag lead;",
		"error_description": "Missing comma between 'lag' and 'lead' in variable declaration list, causing invalid syntax for the variable list."
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begn",
		"error_description": "Misspelled 'begin' keyword as 'begn' which is invalid syntax for starting a block"
	},
	{
		"original_line": "   parameter real r    = 50 from (0:inf);", 
		"bug_line": "   parameter real r    = 50 from (0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "I(e) <+ (1/ri)*V(e);", 
		"bug_line": "I(e) <+ (1/ri)*V(e;",
		"error_description": "Missing closing parenthesis in voltage access 'V(e'"
	},
	{
		"original_line": "  inout single, lag, lead;", 
		"bug_line": "  inout single, lag, lead",
		"error_description": "Missing semicolon at the end of the port declaration statement, causing unterminated port list and syntax error."
	},
	{
		"original_line": "electrical single, lag, lead;", 
		"bug_line": "electrical single, lag, lead",
		"error_description": "Missing semicolon at the end of the declaration statement"
	},
	{
		"original_line": "   real ci, ri;    // internal C and R", 
		"bug_line": "   real ci ri;    // internal C and R",
		"error_description": "Missing comma between variable declarations causes syntax error. VerilogA requires commas to separate multiple variables declared in a single statement."
	},
	{
		"original_line": "I(lead) <+ V(lead)/rin;", 
		"bug_line": "I(lead) <+ V(lead)/rin",
		"error_description": "Missing semicolon at the end of the statement, causing a syntax error as all Verilog-A analog block statements must be properly terminated"
	},
	{
		"original_line": "   parameter real freq = 1e9 from (0:inf);", 
		"bug_line": "   parameter real freq = 1e9 from (0inf);",
		"error_description": "Missing colon in range expression. The correct syntax requires a colon between min and max values (e.g., (min:max))."
	},
	{
		"original_line": "   ci = 1/(2*`M_PI*freq*ri);", 
		"bug_line": "   ci = 1(2*`M_PI*freq*ri);",
		"error_description": "Missing division operator between '1' and '(', causing invalid function call syntax (numbers cannot be function names)."
	},
	{
		"original_line": "module shifter_combiner(single, lag, lead);", 
		"bug_line": "moduel shifter_combiner(single, lag, lead);",
		"error_description": "Misspelled keyword 'module' as 'moduel', which is invalid in VerilogA syntax."
	}
]