Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 14 16:49:44 2023
| Host         : DESKTOP-FE9FEV0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file button_unit_control_sets_placed.rpt
| Design       : button_unit
| Device       : xc7a200t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+-----------------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+------------------------------+-----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | debouncer_inst/Div/pulse1kHz | debouncer_inst/control_inst/SR[0] |                1 |              4 |
|  clk_IBUF_BUFG |                              |                                   |                3 |              7 |
|  clk_IBUF_BUFG |                              | debouncer_inst/Div/pulse1kHz      |                4 |             16 |
+----------------+------------------------------+-----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 7      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


