#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Apr 07 04:50:35 2016
# Process ID: 9704
# Current directory: C:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: C:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.runs/impl_1/system_wrapper.vdi
# Journal file: C:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 672 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1050.621 ; gain = 485.426
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_dlmb_v10_1/system_dlmb_v10_1.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_dlmb_v10_1/system_dlmb_v10_1.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_ilmb_v10_1/system_ilmb_v10_1.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_ilmb_v10_1/system_ilmb_v10_1.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_mdm_1_1/system_mdm_1_1.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_mdm_1_1/system_mdm_1_1.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_1/system_rst_mig_7series_0_83M_1_board.xdc] for cell 'system_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_1/system_rst_mig_7series_0_83M_1_board.xdc] for cell 'system_i/rst_mig_7series_0_83M'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_1/system_rst_mig_7series_0_83M_1.xdc] for cell 'system_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_1/system_rst_mig_7series_0_83M_1.xdc] for cell 'system_i/rst_mig_7series_0_83M'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0_board.xdc] for cell 'system_i/axi_iic_0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0_board.xdc] for cell 'system_i/axi_iic_0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0_board.xdc] for cell 'system_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0_board.xdc] for cell 'system_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0.xdc] for cell 'system_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0.xdc] for cell 'system_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_quad_spi_1_0/system_axi_quad_spi_1_0_board.xdc] for cell 'system_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_quad_spi_1_0/system_axi_quad_spi_1_0_board.xdc] for cell 'system_i/axi_quad_spi_1/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_quad_spi_1_0/system_axi_quad_spi_1_0.xdc] for cell 'system_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_quad_spi_1_0/system_axi_quad_spi_1_0.xdc] for cell 'system_i/axi_quad_spi_1/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/system_PmodACL_0_0_board.xdc] for cell 'system_i/PmodACL_0/inst'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/system_PmodACL_0_0_board.xdc] for cell 'system_i/PmodACL_0/inst'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_pmod_bridge_0_0/PmodACL_pmod_bridge_0_0_board.xdc] for cell 'system_i/PmodACL_1/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_pmod_bridge_0_0/PmodACL_pmod_bridge_0_0_board.xdc] for cell 'system_i/PmodACL_1/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_pmod_bridge_0_0/PmodACL_pmod_bridge_0_0_board.xdc] for cell 'system_i/PmodACL_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_pmod_bridge_0_0/PmodACL_pmod_bridge_0_0_board.xdc] for cell 'system_i/PmodACL_0/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0_board.xdc] for cell 'system_i/PmodACL_1/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0_board.xdc] for cell 'system_i/PmodACL_1/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0_board.xdc] for cell 'system_i/PmodACL_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0_board.xdc] for cell 'system_i/PmodACL_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0.xdc] for cell 'system_i/PmodACL_1/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0.xdc] for cell 'system_i/PmodACL_1/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0.xdc] for cell 'system_i/PmodACL_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0.xdc] for cell 'system_i/PmodACL_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_gpio_0_0/PmodACL_axi_gpio_0_0_board.xdc] for cell 'system_i/PmodACL_1/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_gpio_0_0/PmodACL_axi_gpio_0_0_board.xdc] for cell 'system_i/PmodACL_1/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_gpio_0_0/PmodACL_axi_gpio_0_0_board.xdc] for cell 'system_i/PmodACL_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_gpio_0_0/PmodACL_axi_gpio_0_0_board.xdc] for cell 'system_i/PmodACL_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_gpio_0_0/PmodACL_axi_gpio_0_0.xdc] for cell 'system_i/PmodACL_1/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_gpio_0_0/PmodACL_axi_gpio_0_0.xdc] for cell 'system_i/PmodACL_1/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_gpio_0_0/PmodACL_axi_gpio_0_0.xdc] for cell 'system_i/PmodACL_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_gpio_0_0/PmodACL_axi_gpio_0_0.xdc] for cell 'system_i/PmodACL_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodGPS_0_0/system_PmodGPS_0_0_board.xdc] for cell 'system_i/PmodGPS_0/inst'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodGPS_0_0/system_PmodGPS_0_0_board.xdc] for cell 'system_i/PmodGPS_0/inst'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodGPS_0_0/ip/PmodGPS_axi_uartlite_0_0/PmodGPS_axi_uartlite_0_0_board.xdc] for cell 'system_i/PmodGPS_0/inst/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodGPS_0_0/ip/PmodGPS_axi_uartlite_0_0/PmodGPS_axi_uartlite_0_0_board.xdc] for cell 'system_i/PmodGPS_0/inst/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodGPS_0_0/ip/PmodGPS_axi_uartlite_0_0/PmodGPS_axi_uartlite_0_0.xdc] for cell 'system_i/PmodGPS_0/inst/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodGPS_0_0/ip/PmodGPS_axi_uartlite_0_0/PmodGPS_axi_uartlite_0_0.xdc] for cell 'system_i/PmodGPS_0/inst/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodGPS_0_0/ip/PmodGPS_pmod_bridge_0_0/PmodGPS_pmod_bridge_0_0_board.xdc] for cell 'system_i/PmodGPS_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodGPS_0_0/ip/PmodGPS_pmod_bridge_0_0/PmodGPS_pmod_bridge_0_0_board.xdc] for cell 'system_i/PmodGPS_0/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodGPS_0_0/ip/PmodGPS_axi_gpio_0_0/PmodGPS_axi_gpio_0_0_board.xdc] for cell 'system_i/PmodGPS_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodGPS_0_0/ip/PmodGPS_axi_gpio_0_0/PmodGPS_axi_gpio_0_0_board.xdc] for cell 'system_i/PmodGPS_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodGPS_0_0/ip/PmodGPS_axi_gpio_0_0/PmodGPS_axi_gpio_0_0.xdc] for cell 'system_i/PmodGPS_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodGPS_0_0/ip/PmodGPS_axi_gpio_0_0/PmodGPS_axi_gpio_0_0.xdc] for cell 'system_i/PmodGPS_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodOLEDrgb_0_0/system_PmodOLEDrgb_0_0_board.xdc] for cell 'system_i/PmodOLEDrgb_0/inst'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodOLEDrgb_0_0/system_PmodOLEDrgb_0_0_board.xdc] for cell 'system_i/PmodOLEDrgb_0/inst'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0_board.xdc] for cell 'system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0_board.xdc] for cell 'system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0.xdc] for cell 'system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0.xdc] for cell 'system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1_board.xdc] for cell 'system_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1_board.xdc] for cell 'system_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1.xdc] for cell 'system_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1.xdc] for cell 'system_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_pmod_bridge_0_0/PmodOLEDrgb_pmod_bridge_0_0_board.xdc] for cell 'system_i/PmodOLEDrgb_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_pmod_bridge_0_0/PmodOLEDrgb_pmod_bridge_0_0_board.xdc] for cell 'system_i/PmodOLEDrgb_0/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/system_PmodACL_1_0_board.xdc] for cell 'system_i/PmodACL_1/inst'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/system_PmodACL_1_0_board.xdc] for cell 'system_i/PmodACL_1/inst'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_pmod_bridge_0_0/PmodACL_pmod_bridge_0_0_board.xdc] for cell 'system_i/PmodACL_1/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_pmod_bridge_0_0/PmodACL_pmod_bridge_0_0_board.xdc] for cell 'system_i/PmodACL_1/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_pmod_bridge_0_0/PmodACL_pmod_bridge_0_0_board.xdc] for cell 'system_i/PmodACL_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_pmod_bridge_0_0/PmodACL_pmod_bridge_0_0_board.xdc] for cell 'system_i/PmodACL_0/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0_board.xdc] for cell 'system_i/PmodACL_1/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0_board.xdc] for cell 'system_i/PmodACL_1/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0_board.xdc] for cell 'system_i/PmodACL_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0_board.xdc] for cell 'system_i/PmodACL_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0.xdc] for cell 'system_i/PmodACL_1/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0.xdc] for cell 'system_i/PmodACL_1/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0.xdc] for cell 'system_i/PmodACL_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0.xdc] for cell 'system_i/PmodACL_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_gpio_0_0/PmodACL_axi_gpio_0_0_board.xdc] for cell 'system_i/PmodACL_1/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_gpio_0_0/PmodACL_axi_gpio_0_0_board.xdc] for cell 'system_i/PmodACL_1/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_gpio_0_0/PmodACL_axi_gpio_0_0_board.xdc] for cell 'system_i/PmodACL_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_gpio_0_0/PmodACL_axi_gpio_0_0_board.xdc] for cell 'system_i/PmodACL_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_gpio_0_0/PmodACL_axi_gpio_0_0.xdc] for cell 'system_i/PmodACL_1/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_gpio_0_0/PmodACL_axi_gpio_0_0.xdc] for cell 'system_i/PmodACL_1/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_gpio_0_0/PmodACL_axi_gpio_0_0.xdc] for cell 'system_i/PmodACL_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_gpio_0_0/PmodACL_axi_gpio_0_0.xdc] for cell 'system_i/PmodACL_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_quad_spi_1_0/system_axi_quad_spi_1_0_clocks.xdc] for cell 'system_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_quad_spi_1_0/system_axi_quad_spi_1_0_clocks.xdc] for cell 'system_i/axi_quad_spi_1/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/PmodACL_1/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/PmodACL_1/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/PmodACL_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_0_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/PmodACL_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/PmodACL_1/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/PmodACL_1/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/PmodACL_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_PmodACL_1_0/src/PmodACL_axi_quad_spi_0_0/PmodACL_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/PmodACL_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc_0/U0'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 359 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 79 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 165 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1077.469 ; gain = 884.652
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.473 . Memory (MB): peak = 1077.469 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: cf52e304

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c7f4b260

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1077.469 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 908 cells.
Phase 2 Constant Propagation | Checksum: 1ae305334

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1077.469 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_alu_carryin.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/ib_addr_strobe_iii.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/ib_ready_MMU_or_not_if_fetch_in_progress.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/ib_addr_strobe_iii.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/ib_ready_MMU_or_not_if_fetch_in_progress.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/ib_ready.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ib_ready.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/mem_read_cache_miss_i.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/dcache_data_strobe_iiii.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/mem_read_cache_hit.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/dcache_data_strobe_iii.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/dcache_data_strobe_iiii.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/dcache_data_strobe_iii.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/mem_read_cache_hit.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/mem_read_cache_miss_i.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_and_I2/iside_data_strobe_combined.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_and_I2/iside_data_strobe_combined2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/iside_data_strobe_combined.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.debug_combinded_carry_or_I/ib_ready.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.debug_combinded_carry_or_I/iside_data_strobe_combined2.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/word_is_valid.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/word_is_valid.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/cache_valid_bit_detect_I1/word_is_valid.
WARNING: [Opt 31-6] Deleting driverless net: system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/mem_databus_ready.
INFO: [Opt 31-12] Eliminated 3992 unconnected nets.
INFO: [Opt 31-11] Eliminated 5366 unconnected cells.
Phase 3 Sweep | Checksum: 13f00167f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1077.469 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1077.469 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13f00167f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1077.469 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 26 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 52
Ending PowerOpt Patch Enables Task | Checksum: 169202aa0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1295.957 ; gain = 0.000
Ending Power Optimization Task | Checksum: 169202aa0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1295.957 ; gain = 218.488
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1295.957 ; gain = 218.488
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1295.957 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1295.957 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.runs/impl_1/system_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1295.957 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: c167b7a9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1295.957 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: c167b7a9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: c167b7a9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 0fbfef30

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1295.957 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10286cb82

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1049c7333

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1295.957 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 16ab12d3e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1295.957 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 16ab12d3e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 16ab12d3e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1295.957 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 16ab12d3e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1295.957 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16ab12d3e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 21132c295

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21132c295

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 285910eef

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21f2ef612

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 21f2ef612

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2a94de179

Time (s): cpu = 00:01:06 ; elapsed = 00:00:45 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2a94de179

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 27ce42f59

Time (s): cpu = 00:01:14 ; elapsed = 00:00:54 . Memory (MB): peak = 1295.957 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 27ce42f59

Time (s): cpu = 00:01:14 ; elapsed = 00:00:54 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 27ce42f59

Time (s): cpu = 00:01:15 ; elapsed = 00:00:54 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 27ce42f59

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 1295.957 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 27ce42f59

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1e346ad75

Time (s): cpu = 00:01:16 ; elapsed = 00:00:56 . Memory (MB): peak = 1295.957 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e346ad75

Time (s): cpu = 00:01:16 ; elapsed = 00:00:56 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1ae1534dd

Time (s): cpu = 00:01:23 ; elapsed = 00:01:00 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1ae1534dd

Time (s): cpu = 00:01:23 ; elapsed = 00:01:00 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1ae1534dd

Time (s): cpu = 00:01:24 ; elapsed = 00:01:00 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: e78bad48

Time (s): cpu = 00:01:24 ; elapsed = 00:01:00 . Memory (MB): peak = 1295.957 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: e78bad48

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 1295.957 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: e78bad48

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.274. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 170516ca3

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 1295.957 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 170516ca3

Time (s): cpu = 00:01:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1295.957 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 170516ca3

Time (s): cpu = 00:01:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 170516ca3

Time (s): cpu = 00:01:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 170516ca3

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 170516ca3

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 1295.957 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 170516ca3

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 13f71fb43

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 1295.957 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13f71fb43

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 1295.957 ; gain = 0.000
Ending Placer Task | Checksum: 45f8f62c

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 1295.957 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:05 . Memory (MB): peak = 1295.957 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1295.957 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1295.957 ; gain = 0.000
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1295.957 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 1295.957 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1295.957 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2d3304dc ConstDB: 0 ShapeSum: 18c5f150 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f76e29d3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f76e29d3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f76e29d3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1295.957 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10ab91bea

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1295.957 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=-0.303 | THS=-423.902|

Phase 2 Router Initialization | Checksum: a7643022

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1114b886a

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2080
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1a68889d1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:44 . Memory (MB): peak = 1295.957 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16c2f9d10

Time (s): cpu = 00:01:08 ; elapsed = 00:00:44 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 246258802

Time (s): cpu = 00:01:08 ; elapsed = 00:00:45 . Memory (MB): peak = 1295.957 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16cb181fd

Time (s): cpu = 00:01:08 ; elapsed = 00:00:45 . Memory (MB): peak = 1295.957 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 16cb181fd

Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 158a58615

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 1295.957 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 158a58615

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 158a58615

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 1295.957 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 158a58615

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 174bf05c7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 1295.957 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1d1559fc6

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.07534 %
  Global Horizontal Routing Utilization  = 7.66944 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2249f2177

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2249f2177

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16a5cabaa

Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1295.957 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.272  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16a5cabaa

Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1295.957 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1295.957 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1295.957 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1295.957 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1295.957 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1295.957 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1308.344 ; gain = 12.387
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer ja_pin1_iobuf/IBUF (in ja_pin1_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer ja_pin4_iobuf/IBUF (in ja_pin4_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer jb_pin10_iobuf/IBUF (in jb_pin10_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer jb_pin2_iobuf/IBUF (in jb_pin2_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer jb_pin7_iobuf/IBUF (in jb_pin7_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer jb_pin8_iobuf/IBUF (in jb_pin8_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer jb_pin9_iobuf/IBUF (in jb_pin9_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer jc_pin1_iobuf/IBUF (in jc_pin1_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer jc_pin4_iobuf/IBUF (in jc_pin4_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer jd_pin1_iobuf/IBUF (in jd_pin1_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer jd_pin4_iobuf/IBUF (in jd_pin4_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer qspi_flash_ss_iobuf/IBUF (in qspi_flash_ss_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer spi_sck_iobuf/IBUF (in spi_sck_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer spi_ss_iobuf/IBUF (in spi_ss_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (REQP-1709) Clock output buffering - PLLE2_ADV connectivity violation. The signal system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 18 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Emre/Documents/Vivado/ARTY_07_04_16/ARTY_07_04_16.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1653.707 ; gain = 345.363
INFO: [Common 17-206] Exiting Vivado at Thu Apr 07 04:54:47 2016...
