Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Thu Nov 14 19:04:16 2024

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 12.25 sec.

Routing started.

IO Port Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                  | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | DDR_RES     | IN_MAG     | HYS     | DYN_TERM     | CONSTRAINT     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLK_undiv             | input         | P17     | BANKL5     | 3.3       | LVCMOS33       | NA        | UNUSED         | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | UNUSED     | OFF     | NA           | YES            
| DIP[0]                | input         | R1      | BANKR5     | 3.3       | LVCMOS33       | NA        | UNUSED         | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | UNUSED     | OFF     | NA           | YES            
| DIP[1]                | input         | N4      | BANKR5     | 3.3       | LVCMOS33       | NA        | UNUSED         | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | UNUSED     | OFF     | NA           | YES            
| DIP[2]                | input         | M4      | BANKR5     | 3.3       | LVCMOS33       | NA        | UNUSED         | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | UNUSED     | OFF     | NA           | YES            
| DIP[3]                | input         | R2      | BANKR5     | 3.3       | LVCMOS33       | NA        | UNUSED         | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | UNUSED     | OFF     | NA           | YES            
| DIP[4]                | input         | P2      | BANKR5     | 3.3       | LVCMOS33       | NA        | UNUSED         | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | UNUSED     | OFF     | NA           | YES            
| DIP[5]                | input         | P3      | BANKR5     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | UNUSED     | OFF     | NA           | YES            
| DIP[6]                | input         | P4      | BANKR5     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | UNUSED     | OFF     | NA           | YES            
| LED[0]                | output        | K2      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| LED[1]                | output        | J2      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| LED[2]                | output        | J3      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| LED[3]                | output        | H4      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| LED[4]                | output        | J4      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| LED[5]                | output        | G3      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| LED[6]                | output        | G4      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| LED[7]                | output        | F6      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| PAUSE_n               | input         | L3      | BANKR5     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | UNUSED     | OFF     | NA           | YES            
| RESET_n               | input         | L1      | BANKR5     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | UNUSED     | OFF     | NA           | YES            
| SevenSegAn[0]         | output        | G1      | BANKR4     | 3.3       | LVCMOS33       | 4         | UNUSED         | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegAn[1]         | output        | F1      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegAn[2]         | output        | E1      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegAn[3]         | output        | G6      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegAn[4]         | output        | G2      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegAn[5]         | output        | C2      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegAn[6]         | output        | C1      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegAn[7]         | output        | H1      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegCatHL[0]      | output        | D4      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegCatHL[10]     | output        | A3      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegCatHL[11]     | output        | B1      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegCatHL[12]     | output        | A1      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegCatHL[13]     | output        | B3      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegCatHL[14]     | output        | B2      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegCatHL[15]     | output        | D5      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegCatHL[1]      | output        | E3      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegCatHL[2]      | output        | D3      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegCatHL[3]      | output        | F4      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegCatHL[4]      | output        | F3      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegCatHL[5]      | output        | E2      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegCatHL[6]      | output        | D2      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegCatHL[7]      | output        | H2      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegCatHL[8]      | output        | B4      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
| SevenSegCatHL[9]      | output        | A4      | BANKR4     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 209      | 6575          | 4                  
|   FF                        | 79       | 52600         | 1                  
|   LUT                       | 674      | 26300         | 3                  
|   LUT-FF pairs              | 55       | 26300         | 1                  
| Use of CLMS                 | 77       | 2375          | 4                  
|   FF                        | 13       | 19000         | 1                  
|   LUT                       | 254      | 9500          | 3                  
|   LUT-FF pairs              | 6        | 9500          | 1                  
|   Distributed RAM           | 108      | 9500          | 2                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 0.5      | 85            | 1                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 73       | 5850          | 2                  
| Use of HCKB                 | 2        | 72            | 3                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 42       | 210           | 20                 
|   IOBD                      | 22       | 100           | 22                 
|   IOBS                      | 20       | 110           | 19                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 42       | 250           | 17                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Global Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst               | Driver Pin     | Site Of Driver Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_167_270          | ntclkbufg_0         | 46              | 0                   | CLK_undiv_ibuf/opit_1     | DI_TO_CLK      | IOLHR_16_162            
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | MRCKB     | PCIE     | PPLL     | RCKB     | SCANCHAIN     | TSERDES     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| TOP                  | 855     | 92     | 108                 | 0       | 0.5     | 0       | 0          | 1       | 0              | 0                    | 0           | 0        | 2        | 0          | 42     | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 1        
| + wrapper1           | 777     | 42     | 108                 | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + ARM1             | 664     | 34     | 44                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ALU1           | 104     | 0      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Extend1        | 5       | 0      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Shifter1       | 239     | 1      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_Control      | 18      | 1      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + CondLogic1   | 6       | 1      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + Decoder1     | 12      | 0      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_PC           | 47      | 32     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_RegisterFile | 78      | 0      | 44                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                  
+------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP_map.adf                
|            | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf                    
| Output     | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/place_route/TOP_pnr.adf               
|            | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/place_route/clock_utilization.txt     
|            | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/place_route/TOP_plc.adf               
|            | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/place_route/TOP.prr                   
|            | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/place_route/TOP_prr.prt               
|            | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/place_route/TOP_pnr.netlist           
|            | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/place_route/prr.db                    
+------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 929 MB
Total CPU  time to pnr completion : 0h:0m:19s
Process Total CPU  time to pnr completion : 0h:0m:24s
Total real time to pnr completion : 0h:0m:48s
