Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Feb  7 14:39:41 2021
| Host         : LOUIS-HP15 running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file test_wrapper_clock_utilization_routed.rpt
| Design       : test_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
| Design State : Routed
------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Device Cell Placement Summary for Global Clock g1
9. Clock Region Cell Placement per Global Clock: Region X0Y0
10. Clock Region Cell Placement per Global Clock: Region X1Y0
11. Clock Region Cell Placement per Global Clock: Region X0Y1
12. Clock Region Cell Placement per Global Clock: Region X1Y1
13. Clock Region Cell Placement per Global Clock: Region X0Y2
14. Clock Region Cell Placement per Global Clock: Region X1Y2

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        16 |   0 |            0 |      0 |
| BUFMR    |    0 |         8 |   0 |            0 |      0 |
| BUFR     |    0 |        16 |   0 |            0 |      0 |
| MMCM     |    0 |         4 |   0 |            0 |      0 |
| PLL      |    0 |         4 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------+----------------------------------------------------------------------+--------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock      | Driver Pin                                                           | Net                                        |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------+----------------------------------------------------------------------+--------------------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |                 6 |        2031 |               0 |       20.000 | clk_fpga_0 | test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O | test_i/processing_system7_0/inst/FCLK_CLK0 |
| g1        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y17 | n/a          |                 1 |           0 |               1 |       81.000 | clk_fpga_1 | test_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O | test_i/processing_system7_0/inst/FCLK_CLK1 |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------+----------------------------------------------------------------------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+----------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------------------+---------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site     | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                                        | Net                                                     |
+-----------+-----------+-----------------+------------+----------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------------------+---------------------------------------------------------+
| src0      | g0        | PS7/FCLKCLK[0]  | PS7_X0Y0   | PS7_X0Y0 | X0Y2         |           1 |               0 |              20.000 | clk_fpga_0   | test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] | test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |
| src0      | g1        | PS7/FCLKCLK[1]  | PS7_X0Y0   | PS7_X0Y0 | X0Y2         |           1 |               0 |              81.000 | clk_fpga_1   | test_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] | test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |
+-----------+-----------+-----------------+------------+----------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------------------+---------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL           | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                                                                      | Net                                                                                                       |
+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------||
| 0        | FDCE/Q          | None       | SLICE_X60Y54/B5FF  | X1Y1         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/nco/fdiv_cnt_reg[9]/Q      | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_fund/nco/fdiv_cnt[9]      - Static -
| 1        | FDCE/Q          | None       | SLICE_X84Y26/C5FF  | X1Y0         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/fdiv_cnt_reg[9]/Q  | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_fund/nco/fdiv_cnt[9]  - Static -
| 2        | FDCE/Q          | None       | SLICE_X96Y25/B5FF  | X1Y0         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_third/nco/fdiv_cnt_reg[9]/Q | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N0/dds_sub_third/nco/fdiv_cnt[9] - Static -
| 3        | FDCE/Q          | None       | SLICE_X54Y28/B5FF  | X1Y0         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_fund/nco/fdiv_cnt_reg[9]/Q      | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_fund/nco/fdiv_cnt[9]      - Static -
| 4        | FDCE/Q          | None       | SLICE_X66Y12/C5FF  | X1Y0         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_fund/nco/fdiv_cnt_reg[9]/Q  | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_fund/nco/fdiv_cnt[9]  - Static -
| 5        | FDCE/Q          | None       | SLICE_X67Y14/B5FF  | X1Y0         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt_reg[9]/Q | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N1/dds_sub_third/nco/fdiv_cnt[9] - Static -
| 6        | FDCE/Q          | None       | SLICE_X67Y94/D5FF  | X1Y1         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N2/dds_fund/nco/fdiv_cnt_reg[9]/Q      | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N2/dds_fund/nco/fdiv_cnt[9]      - Static -
| 7        | FDCE/Q          | None       | SLICE_X61Y85/B5FF  | X1Y1         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N2/dds_sub_fund/nco/fdiv_cnt_reg[9]/Q  | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N2/dds_sub_fund/nco/fdiv_cnt[9]  - Static -
| 8        | FDCE/Q          | None       | SLICE_X51Y84/D5FF  | X1Y1         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N2/dds_sub_third/nco/fdiv_cnt_reg[9]/Q | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N2/dds_sub_third/nco/fdiv_cnt[9] - Static -
| 9        | FDCE/Q          | None       | SLICE_X57Y109/B5FF | X1Y2         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt_reg[9]/Q      | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_fund/nco/fdiv_cnt[9]      - Static -
| 10       | FDCE/Q          | None       | SLICE_X60Y109/B5FF | X1Y2         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_sub_fund/nco/fdiv_cnt_reg[9]/Q  | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_sub_fund/nco/fdiv_cnt[9]  - Static -
| 11       | FDCE/Q          | None       | SLICE_X61Y107/B5FF | X1Y2         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_sub_third/nco/fdiv_cnt_reg[9]/Q | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N3/dds_sub_third/nco/fdiv_cnt[9] - Static -
| 12       | FDCE/Q          | None       | SLICE_X58Y73/D5FF  | X1Y1         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N4/dds_fund/nco/fdiv_cnt_reg[9]/Q      | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N4/dds_fund/nco/fdiv_cnt[9]      - Static -
| 13       | FDCE/Q          | None       | SLICE_X56Y71/D5FF  | X1Y1         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N4/dds_sub_fund/nco/fdiv_cnt_reg[9]/Q  | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N4/dds_sub_fund/nco/fdiv_cnt[9]  - Static -
| 14       | FDCE/Q          | None       | SLICE_X56Y73/C5FF  | X1Y1         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N4/dds_sub_third/nco/fdiv_cnt_reg[9]/Q | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N4/dds_sub_third/nco/fdiv_cnt[9] - Static -
| 15       | FDCE/Q          | None       | SLICE_X40Y61/D5FF  | X0Y1         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N5/dds_fund/nco/fdiv_cnt_reg[9]/Q      | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N5/dds_fund/nco/fdiv_cnt[9]      - Static -
| 16       | FDCE/Q          | None       | SLICE_X47Y50/B5FF  | X0Y1         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N5/dds_sub_fund/nco/fdiv_cnt_reg[9]/Q  | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N5/dds_sub_fund/nco/fdiv_cnt[9]  - Static -
| 17       | FDCE/Q          | None       | SLICE_X32Y48/B5FF  | X0Y0         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N5/dds_sub_third/nco/fdiv_cnt_reg[9]/Q | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N5/dds_sub_third/nco/fdiv_cnt[9] - Static -
| 18       | FDCE/Q          | None       | SLICE_X65Y64/D5FF  | X1Y1         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N6/dds_fund/nco/fdiv_cnt_reg[9]/Q      | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N6/dds_fund/nco/fdiv_cnt[9]      - Static -
| 19       | FDCE/Q          | None       | SLICE_X64Y56/C5FF  | X1Y1         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N6/dds_sub_fund/nco/fdiv_cnt_reg[9]/Q  | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N6/dds_sub_fund/nco/fdiv_cnt[9]  - Static -
| 20       | FDCE/Q          | None       | SLICE_X100Y53/C5FF | X1Y1         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N6/dds_sub_third/nco/fdiv_cnt_reg[9]/Q | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N6/dds_sub_third/nco/fdiv_cnt[9] - Static -
| 21       | FDCE/Q          | None       | SLICE_X31Y38/B5FF  | X0Y0         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N7/dds_fund/nco/fdiv_cnt_reg[9]/Q      | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N7/dds_fund/nco/fdiv_cnt[9]      - Static -
| 22       | FDCE/Q          | None       | SLICE_X44Y24/D5FF  | X0Y0         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N7/dds_sub_fund/nco/fdiv_cnt_reg[9]/Q  | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N7/dds_sub_fund/nco/fdiv_cnt[9]  - Static -
| 23       | FDCE/Q          | None       | SLICE_X32Y16/C5FF  | X0Y0         |          24 |               1 |              |       | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N7/dds_sub_third/nco/fdiv_cnt_reg[9]/Q | test_i/OrganHarmonizer_0/inst/OrganHarmonizer_v1_0_S00_AXI_inst/note_gen/N7/dds_sub_third/nco/fdiv_cnt[9] - Static -
+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  131 |  2500 |   33 |  1000 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  202 |  3200 |  103 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y1              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 1633 |  1200 |  509 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  324 |  2600 |   73 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  165 |  1200 |   85 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   85 |  2600 |   30 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  1 |  1 |
| Y1 |  1 |  2 |
| Y0 |  1 |  1 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                        |
+-----------+-----------------+-------------------+------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------------------+
| g0        | BUFG/O          | n/a               | clk_fpga_0 |      20.000 | {0.000 10.000} |        2031 |        0 |              0 |        0 | test_i/processing_system7_0/inst/FCLK_CLK0 |
+-----------+-----------------+-------------------+------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+------+
|    | X0    | X1   |
+----+-------+------+
| Y2 |   119 |   37 |
| Y1 |  1578 |  180 |
| Y0 |    59 |   58 |
+----+-------+------+


8. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                        |
+-----------+-----------------+-------------------+------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------------------+
| g1        | BUFG/O          | n/a               | clk_fpga_1 |      81.000 | {0.000 40.500} |           0 |        1 |              0 |        0 | test_i/processing_system7_0/inst/FCLK_CLK1 |
+-----------+-----------------+-------------------+------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  1 |
| Y0 |  0 |  0 |
+----+----+----+


9. Clock Region Cell Placement per Global Clock: Region X0Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |          59 |               0 | 59 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | test_i/processing_system7_0/inst/FCLK_CLK0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |          58 |               0 | 58 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | test_i/processing_system7_0/inst/FCLK_CLK0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1578 |               0 | 1525 |     53 |    0 |   0 |  0 |    0 |   0 |       0 | test_i/processing_system7_0/inst/FCLK_CLK0 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |         180 |               0 | 180 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | test_i/processing_system7_0/inst/FCLK_CLK0 |
| g1        | n/a   | BUFG/O          | None       |           0 |               1 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | test_i/processing_system7_0/inst/FCLK_CLK1 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |         119 |               0 | 105 |     13 |    0 |   0 |  0 |    0 |   0 |       0 | test_i/processing_system7_0/inst/FCLK_CLK0 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |          37 |               0 | 37 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | test_i/processing_system7_0/inst/FCLK_CLK0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y17 [get_cells test_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG]
set_property LOC BUFGCTRL_X0Y16 [get_cells test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG]

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X1Y61 [get_cells MCLK_OBUF_inst]

# Location of clock ports

# Clock net "test_i/processing_system7_0/inst/FCLK_CLK0" driven by instance "test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_test_i/processing_system7_0/inst/FCLK_CLK0}
add_cells_to_pblock [get_pblocks  {CLKAG_test_i/processing_system7_0/inst/FCLK_CLK0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="test_i/processing_system7_0/inst/FCLK_CLK0"}]]]
resize_pblock [get_pblocks {CLKAG_test_i/processing_system7_0/inst/FCLK_CLK0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
