# do SeqDet1001_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Staples/Desktop/ECT/lsd/aula9ex1/SeqDetFSM.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 13:54:04 on Apr 21,2017
# vcom -reportprogress 300 -93 -work work C:/Users/Staples/Desktop/ECT/lsd/aula9ex1/SeqDetFSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetFSM
# -- Compiling architecture MealyArch of SeqDetFSM
# End time: 13:54:04 on Apr 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/Staples/Desktop/ECT/lsd/aula9ex1/SeqDetFSM_Tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 13:54:24 on Apr 21,2017
# vcom -reportprogress 300 -work work C:/Users/Staples/Desktop/ECT/lsd/aula9ex1/SeqDetFSM_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetFSM_Tb
# -- Compiling architecture Stimulus of SeqDetFSM_Tb
# -- Loading entity SeqDetFSM
# End time: 13:54:24 on Apr 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Staples/Desktop/ECT/lsd/aula9ex1/SeqDetFSM_Tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 13:54:25 on Apr 21,2017
# vcom -reportprogress 300 -work work C:/Users/Staples/Desktop/ECT/lsd/aula9ex1/SeqDetFSM_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetFSM_Tb
# -- Compiling architecture Stimulus of SeqDetFSM_Tb
# -- Loading entity SeqDetFSM
# End time: 13:54:25 on Apr 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.seqdetfsm_tb(stimulus)
# vsim work.seqdetfsm_tb(stimulus) 
# Start time: 13:54:29 on Apr 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seqdetfsm_tb(stimulus)
# Loading work.seqdetfsm(mealyarch)
vcom -reportprogress 300 -work work C:/Users/Staples/Desktop/ECT/lsd/aula9ex1/SeqDetFSM_Tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 13:54:51 on Apr 21,2017
# vcom -reportprogress 300 -work work C:/Users/Staples/Desktop/ECT/lsd/aula9ex1/SeqDetFSM_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetFSM_Tb
# -- Compiling architecture Stimulus of SeqDetFSM_Tb
# -- Loading entity SeqDetFSM
# End time: 13:54:51 on Apr 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Staples/Desktop/ECT/lsd/aula9ex1/SeqDetFSM_Tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 13:54:52 on Apr 21,2017
# vcom -reportprogress 300 -work work C:/Users/Staples/Desktop/ECT/lsd/aula9ex1/SeqDetFSM_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetFSM_Tb
# -- Compiling architecture Stimulus of SeqDetFSM_Tb
# -- Loading entity SeqDetFSM
# End time: 13:54:52 on Apr 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.seqdetfsm_tb(stimulus)
# End time: 13:54:58 on Apr 21,2017, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim work.seqdetfsm_tb(stimulus) 
# Start time: 13:54:58 on Apr 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seqdetfsm_tb(stimulus)
# Loading work.seqdetfsm(mealyarch)
add wave -position end  sim:/seqdetfsm_tb/s_clk
add wave -position end  sim:/seqdetfsm_tb/s_xin
add wave -position end  sim:/seqdetfsm_tb/s_xout
add wave -position end  sim:/seqdetfsm_tb/s_reset
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 15:37:11 on Apr 21,2017, Elapsed time: 1:42:13
# Errors: 0, Warnings: 0
