--------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                Xilinx XPower Analyzer                                                                |
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Release                | 13.2 - O.61xd (lin64)                                                                                                       |
| Command Line           | /afs/inf.ed.ac.uk/group/teaching/cd/Xilinx132/ISE_DS/ISE/bin/lin64/unwrapped/xpwr -intstyle ise top.ncd top.pcf -o top.pwr  |
--------------------------------------------------------------------------------------------------------------------------------------------------------

--------------------------------
|      Table of Contents       |
--------------------------------
| 1.  Settings                 |
| 1.1.  Project                |
| 1.2.  Device                 |
| 1.3.  Environment            |
| 1.4.  Default Activity Rates |
| 2.  Summary                  |
| 2.1.  On-Chip Power Summary  |
| 2.2.  Thermal Summary        |
| 2.3.  Power Supply Summary   |
| 2.4.  Confidence Level       |
| 3.  Detailed Reports         |
| 3.1.  By Hierarchy           |
| 4.  Warnings                 |
--------------------------------

1.  Settings
1.1.  Project
---------------------------------------
|               Project               |
---------------------------------------
| Design File               | top.ncd |
| Settings File             | NA      |
| Physical Constraints File | top.pcf |
| Simulation Activity File  | NA      |
| Design Nets Matched       | NA      |
| Simulation Nets Matched   | NA      |
---------------------------------------

1.2.  Device
-----------------------------------------------
|                   Device                    |
-----------------------------------------------
| Family           | Spartan3e                |
| Part             | xc3s500e                 |
| Package          | fg320                    |
| Grade            | Commercial               |
| Process          | Typical                  |
| Speed Grade      | -4                       |
| Characterization | PRODUCTION,v1.2,06-23-09 |
-----------------------------------------------

1.3.  Environment
---------------------------
|       Environment       |
---------------------------
| Ambient Temp (C) | 25.0 |
| Use custom TJA?  | No   |
| Custom TJA (C/W) | NA   |
| Airflow (LFM)    | 0    |
---------------------------

1.4.  Default Activity Rates
----------------------------------
|     Default Activity Rates     |
----------------------------------
| FF Toggle Rate (%)     | 12.5  |
| I/O Toggle Rate (%)    | 12.5  |
| Output Load (pF)       | 5.0   |
| I/O Enable Rate (%)    | 100.0 |
| BRAM Write Rate (%)    | 50.0  |
| BRAM Enable Rate (%)   | 25.0  |
----------------------------------

2.  Summary
2.1.  On-Chip Power Summary
-----------------------------------------------------------------------------
|                           On-Chip Power Summary                           |
-----------------------------------------------------------------------------
|        On-Chip        | Power (mW) |  Used  | Available | Utilization (%) |
-----------------------------------------------------------------------------
| Clocks                |       7.36 |      1 |    ---    |       ---       |
| Logic                 |       0.22 |    283 |      9312 |               3 |
| Signals               |       0.96 |    501 |    ---    |       ---       |
| IOs                   |       2.53 |      8 |       232 |               3 |
| BRAMs                 |       0.15 |     11 |        20 |              55 |
| DCMs                  |      50.84 |      2 |         4 |              50 |
| MULTs                 |       0.00 |      2 |        20 |              10 |
| Quiescent             |      83.39 |        |           |                 |
| Total                 |     145.43 |        |           |                 |
-----------------------------------------------------------------------------

2.2.  Thermal Summary
------------------------------
|      Thermal Summary       |
------------------------------
| Effective TJA (C/W) | 26.1 |
| Max Ambient (C)     | 81.2 |
| Junction Temp (C)   | 28.8 |
------------------------------

2.3.  Power Supply Summary
-------------------------------------------------------
|                Power Supply Summary                 |
-------------------------------------------------------
|                      | Total  | Dynamic | Quiescent |
-------------------------------------------------------
| Supply Power (mW)    | 145.43 | 33.65   | 111.79    |
-------------------------------------------------------

---------------------------------------------------------------------------------------------------------------
|                                            Power Supply Currents                                            |
---------------------------------------------------------------------------------------------------------------
|     Supply Source     | Supply Voltage | Total Current (mA) | Dynamic Current (mA) | Quiescent Current (mA) |
---------------------------------------------------------------------------------------------------------------
| Vccint                |          1.200 |              39.37 |                12.88 |                  26.49 |
| Vccaux                |          2.500 |              35.74 |                 6.38 |                  29.36 |
| Vcco33                |          3.300 |               2.68 |                 0.68 |                   2.00 |
---------------------------------------------------------------------------------------------------------------

2.4.  Confidence Level
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                                                Confidence Level                                                                                                |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|       User Input Data       | Confidence |                        Details                         |                                                   Action                                                   |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Design implementation state | High       | Design is completely routed                            |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.  Details
3.1.  By Hierarchy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|       By Hierarchy       |   Power (mW)    | Logic Power (mW) | Signal Power (mW) |      # FFs      |     # LUTs      |    # SRLUTs     |     # BRAMs     |     # DCMs      |     # MULTs     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Hierarchy total          |  52.16          |  51.20           |   0.96            |    240          |    236          |      2          |     21          |      2          |      2          |
|   top                    |   0.36 /  52.16 |   0.00 /  51.20  |   0.36 /   0.96   |     31 /    240 |      9 /    236 |      0 /      2 |      0 /     21 |      0 /      2 |      0 /      2 |
|     u_vga                |   0.04 /   0.66 |   0.02 /   0.30  |   0.02 /   0.36   |     54 /    183 |     83 /    189 |      0 /      2 |      0 /     21 |      0          |      0 /      2 |
|       u_tx               |   0.00          |   0.00           |   0.00            |     11          |      1          |      0          |      0          |      0          |      0          |
|       u_rx               |   0.01          |   0.00           |   0.00            |     12          |      2          |      0          |      0          |      0          |      0          |
|       u_fetch            |   0.00          |   0.00           |   0.00            |      7          |      0          |      0          |      0          |      0          |      0          |
|       u_dotclock         |   0.23          |   0.09           |   0.14            |     48          |     46          |      0          |      0          |      0          |      0          |
|       u_dotaddr          |   0.01 /   0.18 |   0.00 /   0.03  |   0.00 /   0.15   |     14 /     29 |      0 /      8 |      0          |      0          |      0          |      0 /      1 |
|         u_mult           |   0.17          |   0.03           |   0.14            |     15          |      8          |      0          |      0          |      0          |      1          |
|       u_daddr            |   0.02          |   0.00           |   0.02            |     15          |      8          |      0          |      0          |      0          |      1          |
|       u_charmap          |   0.13          |   0.13           |   0.00            |      4          |      3          |      0 /      2 |      1          |      0          |      0          |
|         Mshreg_vsync_out |   0.00          |   0.00           |   0.00            |      0          |      0          |      1          |      0          |      0          |      0          |
|         Mshreg_hsync_out |   0.00          |   0.00           |   0.00            |      0          |      0          |      1          |      0          |      0          |      0          |
|       ram0               |   0.03 /   0.05 |   0.01 /   0.03  |   0.02            |      3          |     38          |      0          |      0 /     20 |      0          |      0          |
|         u_ram4           |   0.00          |   0.00           |   0.00            |      0          |      0          |      0          |      4          |      0          |      0          |
|         u_ram3           |   0.02          |   0.02           |   0.00            |      0          |      0          |      0          |      4          |      0          |      0          |
|         u_ram2           |   0.00          |   0.00           |   0.00            |      0          |      0          |      0          |      4          |      0          |      0          |
|         u_ram1           |   0.00          |   0.00           |   0.00            |      0          |      0          |      0          |      4          |      0          |      0          |
|         u_ram0           |   0.00          |   0.00           |   0.00            |      0          |      0          |      0          |      4          |      0          |      0          |
|     u_rx_line            |   0.31          |   0.07           |   0.24            |     26          |     38          |      0          |      0          |      0          |      0          |
|     u_clockgen           |  50.84          |  50.84           |   0.00            |      0          |      0          |      0          |      0          |      2          |      0          |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


4.  Warnings
--------------------------------------------------------------------------------
WARNING:PowerEstimator:270 - Power estimate is considered inaccurate. To see details, generate an advanced report with the "-v" switch.
--------------------------------------------------------------------------------

Analysis completed: Fri Nov 30 06:27:45 2012
----------------------------------------------------------------
