// Seed: 1313840600
module module_0 (
    output wire id_0,
    input supply0 id_1,
    output tri id_2,
    input wire id_3,
    output tri id_4
);
  assign id_4 = id_3;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wire id_3
);
  logic id_5 = -1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_3,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    input uwire id_1,
    inout supply1 id_2,
    input tri0 id_3,
    output tri0 id_4
);
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_3,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
