// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="array_io_array_io,hls_ip_2022_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.231000,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=530,HLS_SYN_LUT=1654,HLS_VERSION=2022_1}" *)

module array_io (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        d_o_0,
        d_o_0_ap_vld,
        d_o_1,
        d_o_1_ap_vld,
        d_o_2,
        d_o_2_ap_vld,
        d_o_3,
        d_o_3_ap_vld,
        d_o_4,
        d_o_4_ap_vld,
        d_o_5,
        d_o_5_ap_vld,
        d_o_6,
        d_o_6_ap_vld,
        d_o_7,
        d_o_7_ap_vld,
        d_o_8,
        d_o_8_ap_vld,
        d_o_9,
        d_o_9_ap_vld,
        d_o_10,
        d_o_10_ap_vld,
        d_o_11,
        d_o_11_ap_vld,
        d_o_12,
        d_o_12_ap_vld,
        d_o_13,
        d_o_13_ap_vld,
        d_o_14,
        d_o_14_ap_vld,
        d_o_15,
        d_o_15_ap_vld,
        d_o_16,
        d_o_16_ap_vld,
        d_o_17,
        d_o_17_ap_vld,
        d_o_18,
        d_o_18_ap_vld,
        d_o_19,
        d_o_19_ap_vld,
        d_o_20,
        d_o_20_ap_vld,
        d_o_21,
        d_o_21_ap_vld,
        d_o_22,
        d_o_22_ap_vld,
        d_o_23,
        d_o_23_ap_vld,
        d_o_24,
        d_o_24_ap_vld,
        d_o_25,
        d_o_25_ap_vld,
        d_o_26,
        d_o_26_ap_vld,
        d_o_27,
        d_o_27_ap_vld,
        d_o_28,
        d_o_28_ap_vld,
        d_o_29,
        d_o_29_ap_vld,
        d_o_30,
        d_o_30_ap_vld,
        d_o_31,
        d_o_31_ap_vld,
        d_i_0,
        d_i_1,
        d_i_2,
        d_i_3,
        d_i_4,
        d_i_5,
        d_i_6,
        d_i_7,
        d_i_8,
        d_i_9,
        d_i_10,
        d_i_11,
        d_i_12,
        d_i_13,
        d_i_14,
        d_i_15,
        d_i_16,
        d_i_17,
        d_i_18,
        d_i_19,
        d_i_20,
        d_i_21,
        d_i_22,
        d_i_23,
        d_i_24,
        d_i_25,
        d_i_26,
        d_i_27,
        d_i_28,
        d_i_29,
        d_i_30,
        d_i_31
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] d_o_0;
output   d_o_0_ap_vld;
output  [15:0] d_o_1;
output   d_o_1_ap_vld;
output  [15:0] d_o_2;
output   d_o_2_ap_vld;
output  [15:0] d_o_3;
output   d_o_3_ap_vld;
output  [15:0] d_o_4;
output   d_o_4_ap_vld;
output  [15:0] d_o_5;
output   d_o_5_ap_vld;
output  [15:0] d_o_6;
output   d_o_6_ap_vld;
output  [15:0] d_o_7;
output   d_o_7_ap_vld;
output  [15:0] d_o_8;
output   d_o_8_ap_vld;
output  [15:0] d_o_9;
output   d_o_9_ap_vld;
output  [15:0] d_o_10;
output   d_o_10_ap_vld;
output  [15:0] d_o_11;
output   d_o_11_ap_vld;
output  [15:0] d_o_12;
output   d_o_12_ap_vld;
output  [15:0] d_o_13;
output   d_o_13_ap_vld;
output  [15:0] d_o_14;
output   d_o_14_ap_vld;
output  [15:0] d_o_15;
output   d_o_15_ap_vld;
output  [15:0] d_o_16;
output   d_o_16_ap_vld;
output  [15:0] d_o_17;
output   d_o_17_ap_vld;
output  [15:0] d_o_18;
output   d_o_18_ap_vld;
output  [15:0] d_o_19;
output   d_o_19_ap_vld;
output  [15:0] d_o_20;
output   d_o_20_ap_vld;
output  [15:0] d_o_21;
output   d_o_21_ap_vld;
output  [15:0] d_o_22;
output   d_o_22_ap_vld;
output  [15:0] d_o_23;
output   d_o_23_ap_vld;
output  [15:0] d_o_24;
output   d_o_24_ap_vld;
output  [15:0] d_o_25;
output   d_o_25_ap_vld;
output  [15:0] d_o_26;
output   d_o_26_ap_vld;
output  [15:0] d_o_27;
output   d_o_27_ap_vld;
output  [15:0] d_o_28;
output   d_o_28_ap_vld;
output  [15:0] d_o_29;
output   d_o_29_ap_vld;
output  [15:0] d_o_30;
output   d_o_30_ap_vld;
output  [15:0] d_o_31;
output   d_o_31_ap_vld;
input  [15:0] d_i_0;
input  [15:0] d_i_1;
input  [15:0] d_i_2;
input  [15:0] d_i_3;
input  [15:0] d_i_4;
input  [15:0] d_i_5;
input  [15:0] d_i_6;
input  [15:0] d_i_7;
input  [15:0] d_i_8;
input  [15:0] d_i_9;
input  [15:0] d_i_10;
input  [15:0] d_i_11;
input  [15:0] d_i_12;
input  [15:0] d_i_13;
input  [15:0] d_i_14;
input  [15:0] d_i_15;
input  [15:0] d_i_16;
input  [15:0] d_i_17;
input  [15:0] d_i_18;
input  [15:0] d_i_19;
input  [15:0] d_i_20;
input  [15:0] d_i_21;
input  [15:0] d_i_22;
input  [15:0] d_i_23;
input  [15:0] d_i_24;
input  [15:0] d_i_25;
input  [15:0] d_i_26;
input  [15:0] d_i_27;
input  [15:0] d_i_28;
input  [15:0] d_i_29;
input  [15:0] d_i_30;
input  [15:0] d_i_31;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg d_o_0_ap_vld;
reg d_o_1_ap_vld;
reg d_o_2_ap_vld;
reg d_o_3_ap_vld;
reg d_o_4_ap_vld;
reg d_o_5_ap_vld;
reg d_o_6_ap_vld;
reg d_o_7_ap_vld;
reg d_o_8_ap_vld;
reg d_o_9_ap_vld;
reg d_o_10_ap_vld;
reg d_o_11_ap_vld;
reg d_o_12_ap_vld;
reg d_o_13_ap_vld;
reg d_o_14_ap_vld;
reg d_o_15_ap_vld;
reg d_o_16_ap_vld;
reg d_o_17_ap_vld;
reg d_o_18_ap_vld;
reg d_o_19_ap_vld;
reg d_o_20_ap_vld;
reg d_o_21_ap_vld;
reg d_o_22_ap_vld;
reg d_o_23_ap_vld;
reg d_o_24_ap_vld;
reg d_o_25_ap_vld;
reg d_o_26_ap_vld;
reg d_o_27_ap_vld;
reg d_o_28_ap_vld;
reg d_o_29_ap_vld;
reg d_o_30_ap_vld;
reg d_o_31_ap_vld;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] acc_0;
reg   [31:0] acc_1;
reg   [31:0] acc_2;
reg   [31:0] acc_3;
reg   [31:0] acc_4;
reg   [31:0] acc_5;
reg   [31:0] acc_6;
reg   [31:0] acc_7;
wire   [15:0] add_ln69_16_fu_792_p2;
reg   [15:0] add_ln69_16_reg_1324;
wire   [15:0] add_ln69_17_fu_803_p2;
reg   [15:0] add_ln69_17_reg_1329;
wire   [15:0] add_ln69_18_fu_814_p2;
reg   [15:0] add_ln69_18_reg_1334;
wire   [15:0] add_ln69_19_fu_825_p2;
reg   [15:0] add_ln69_19_reg_1339;
wire   [15:0] add_ln69_20_fu_836_p2;
reg   [15:0] add_ln69_20_reg_1344;
wire   [15:0] add_ln69_21_fu_847_p2;
reg   [15:0] add_ln69_21_reg_1349;
wire   [15:0] add_ln69_22_fu_858_p2;
reg   [15:0] add_ln69_22_reg_1354;
wire   [15:0] add_ln69_23_fu_869_p2;
reg   [15:0] add_ln69_23_reg_1359;
wire   [17:0] add_ln67_2_fu_890_p2;
reg   [17:0] add_ln67_2_reg_1369;
wire   [17:0] add_ln67_6_fu_910_p2;
reg   [17:0] add_ln67_6_reg_1379;
wire   [17:0] add_ln67_10_fu_930_p2;
reg   [17:0] add_ln67_10_reg_1389;
wire   [17:0] add_ln67_14_fu_950_p2;
reg   [17:0] add_ln67_14_reg_1399;
wire   [17:0] add_ln67_18_fu_970_p2;
reg   [17:0] add_ln67_18_reg_1409;
wire   [17:0] add_ln67_22_fu_990_p2;
reg   [17:0] add_ln67_22_reg_1419;
wire   [17:0] add_ln67_26_fu_1010_p2;
reg   [17:0] add_ln67_26_reg_1429;
wire   [17:0] add_ln67_30_fu_1030_p2;
reg   [17:0] add_ln67_30_reg_1439;
wire   [31:0] temp_fu_1068_p2;
wire    ap_CS_fsm_state2;
wire   [31:0] temp_1_fu_1093_p2;
wire   [31:0] temp_2_fu_1118_p2;
wire   [31:0] temp_3_fu_1143_p2;
wire   [31:0] temp_4_fu_1168_p2;
wire   [31:0] temp_5_fu_1193_p2;
wire   [31:0] temp_6_fu_1218_p2;
wire   [31:0] temp_7_fu_1243_p2;
wire   [15:0] add_ln69_fu_588_p2;
wire   [15:0] add_ln69_1_fu_603_p2;
wire   [15:0] add_ln69_2_fu_618_p2;
wire   [15:0] add_ln69_3_fu_633_p2;
wire   [15:0] add_ln69_4_fu_648_p2;
wire   [15:0] add_ln69_5_fu_663_p2;
wire   [15:0] add_ln69_6_fu_678_p2;
wire   [15:0] add_ln69_7_fu_693_p2;
wire   [15:0] add_ln69_8_fu_704_p2;
wire   [15:0] add_ln69_9_fu_715_p2;
wire   [15:0] add_ln69_10_fu_726_p2;
wire   [15:0] add_ln69_11_fu_737_p2;
wire   [15:0] add_ln69_12_fu_748_p2;
wire   [15:0] add_ln69_13_fu_759_p2;
wire   [15:0] add_ln69_14_fu_770_p2;
wire   [15:0] add_ln69_15_fu_781_p2;
wire  signed [15:0] add_ln69_fu_588_p0;
wire   [15:0] trunc_ln67_fu_584_p1;
wire  signed [15:0] add_ln69_1_fu_603_p0;
wire   [15:0] trunc_ln67_1_fu_599_p1;
wire  signed [15:0] add_ln69_2_fu_618_p0;
wire   [15:0] trunc_ln67_2_fu_614_p1;
wire  signed [15:0] add_ln69_3_fu_633_p0;
wire   [15:0] trunc_ln67_3_fu_629_p1;
wire  signed [15:0] add_ln69_4_fu_648_p0;
wire   [15:0] trunc_ln67_4_fu_644_p1;
wire  signed [15:0] add_ln69_5_fu_663_p0;
wire   [15:0] trunc_ln67_5_fu_659_p1;
wire  signed [15:0] add_ln69_6_fu_678_p0;
wire   [15:0] trunc_ln67_6_fu_674_p1;
wire  signed [15:0] add_ln69_7_fu_693_p0;
wire   [15:0] trunc_ln67_7_fu_689_p1;
wire  signed [15:0] sext_ln69_fu_700_p0;
wire  signed [15:0] add_ln69_8_fu_704_p0;
wire  signed [15:0] sext_ln69_1_fu_711_p0;
wire  signed [15:0] add_ln69_9_fu_715_p0;
wire  signed [15:0] sext_ln69_2_fu_722_p0;
wire  signed [15:0] add_ln69_10_fu_726_p0;
wire  signed [15:0] sext_ln69_3_fu_733_p0;
wire  signed [15:0] add_ln69_11_fu_737_p0;
wire  signed [15:0] sext_ln69_4_fu_744_p0;
wire  signed [15:0] add_ln69_12_fu_748_p0;
wire  signed [15:0] sext_ln69_5_fu_755_p0;
wire  signed [15:0] add_ln69_13_fu_759_p0;
wire  signed [15:0] sext_ln69_6_fu_766_p0;
wire  signed [15:0] add_ln69_14_fu_770_p0;
wire  signed [15:0] sext_ln69_7_fu_777_p0;
wire  signed [15:0] add_ln69_15_fu_781_p0;
wire  signed [15:0] sext_ln69_8_fu_788_p0;
wire  signed [15:0] add_ln69_16_fu_792_p0;
wire  signed [15:0] sext_ln69_9_fu_799_p0;
wire  signed [15:0] add_ln69_17_fu_803_p0;
wire  signed [15:0] sext_ln69_10_fu_810_p0;
wire  signed [15:0] add_ln69_18_fu_814_p0;
wire  signed [15:0] sext_ln69_11_fu_821_p0;
wire  signed [15:0] add_ln69_19_fu_825_p0;
wire  signed [15:0] sext_ln69_12_fu_832_p0;
wire  signed [15:0] add_ln69_20_fu_836_p0;
wire  signed [15:0] sext_ln69_13_fu_843_p0;
wire  signed [15:0] add_ln69_21_fu_847_p0;
wire  signed [15:0] sext_ln69_14_fu_854_p0;
wire  signed [15:0] add_ln69_22_fu_858_p0;
wire  signed [15:0] sext_ln69_15_fu_865_p0;
wire  signed [15:0] add_ln69_23_fu_869_p0;
wire  signed [15:0] sext_ln67_8_fu_876_p0;
wire  signed [16:0] sext_ln69_8_fu_788_p1;
wire  signed [16:0] sext_ln67_8_fu_876_p1;
wire   [16:0] add_ln67_1_fu_880_p2;
wire  signed [17:0] sext_ln67_9_fu_886_p1;
wire  signed [17:0] sext_ln69_fu_700_p1;
wire  signed [15:0] sext_ln67_11_fu_896_p0;
wire  signed [16:0] sext_ln69_9_fu_799_p1;
wire  signed [16:0] sext_ln67_11_fu_896_p1;
wire   [16:0] add_ln67_5_fu_900_p2;
wire  signed [17:0] sext_ln67_12_fu_906_p1;
wire  signed [17:0] sext_ln69_1_fu_711_p1;
wire  signed [15:0] sext_ln67_14_fu_916_p0;
wire  signed [16:0] sext_ln69_10_fu_810_p1;
wire  signed [16:0] sext_ln67_14_fu_916_p1;
wire   [16:0] add_ln67_9_fu_920_p2;
wire  signed [17:0] sext_ln67_15_fu_926_p1;
wire  signed [17:0] sext_ln69_2_fu_722_p1;
wire  signed [15:0] sext_ln67_17_fu_936_p0;
wire  signed [16:0] sext_ln69_11_fu_821_p1;
wire  signed [16:0] sext_ln67_17_fu_936_p1;
wire   [16:0] add_ln67_13_fu_940_p2;
wire  signed [17:0] sext_ln67_18_fu_946_p1;
wire  signed [17:0] sext_ln69_3_fu_733_p1;
wire  signed [15:0] sext_ln67_20_fu_956_p0;
wire  signed [16:0] sext_ln69_12_fu_832_p1;
wire  signed [16:0] sext_ln67_20_fu_956_p1;
wire   [16:0] add_ln67_17_fu_960_p2;
wire  signed [17:0] sext_ln67_21_fu_966_p1;
wire  signed [17:0] sext_ln69_4_fu_744_p1;
wire  signed [15:0] sext_ln67_23_fu_976_p0;
wire  signed [16:0] sext_ln69_13_fu_843_p1;
wire  signed [16:0] sext_ln67_23_fu_976_p1;
wire   [16:0] add_ln67_21_fu_980_p2;
wire  signed [17:0] sext_ln67_24_fu_986_p1;
wire  signed [17:0] sext_ln69_5_fu_755_p1;
wire  signed [15:0] sext_ln67_26_fu_996_p0;
wire  signed [16:0] sext_ln69_14_fu_854_p1;
wire  signed [16:0] sext_ln67_26_fu_996_p1;
wire   [16:0] add_ln67_25_fu_1000_p2;
wire  signed [17:0] sext_ln67_27_fu_1006_p1;
wire  signed [17:0] sext_ln69_6_fu_766_p1;
wire  signed [15:0] sext_ln67_29_fu_1016_p0;
wire  signed [16:0] sext_ln69_15_fu_865_p1;
wire  signed [16:0] sext_ln67_29_fu_1016_p1;
wire   [16:0] add_ln67_29_fu_1020_p2;
wire  signed [17:0] sext_ln67_30_fu_1026_p1;
wire  signed [17:0] sext_ln69_7_fu_777_p1;
wire  signed [15:0] sext_ln67_fu_1036_p0;
wire  signed [15:0] sext_ln67_1_fu_1039_p0;
wire  signed [15:0] sext_ln67_2_fu_1042_p0;
wire  signed [15:0] sext_ln67_3_fu_1045_p0;
wire  signed [15:0] sext_ln67_4_fu_1048_p0;
wire  signed [15:0] sext_ln67_5_fu_1051_p0;
wire  signed [15:0] sext_ln67_6_fu_1054_p0;
wire  signed [15:0] sext_ln67_7_fu_1057_p0;
wire  signed [31:0] sext_ln67_fu_1036_p1;
wire  signed [31:0] sext_ln67_10_fu_1065_p1;
wire   [31:0] add_ln67_fu_1060_p2;
wire  signed [15:0] add_ln69_24_fu_1080_p0;
wire  signed [31:0] sext_ln67_1_fu_1039_p1;
wire  signed [31:0] sext_ln67_13_fu_1090_p1;
wire   [31:0] add_ln67_4_fu_1085_p2;
wire  signed [15:0] add_ln69_25_fu_1105_p0;
wire  signed [31:0] sext_ln67_2_fu_1042_p1;
wire  signed [31:0] sext_ln67_16_fu_1115_p1;
wire   [31:0] add_ln67_8_fu_1110_p2;
wire  signed [15:0] add_ln69_26_fu_1130_p0;
wire  signed [31:0] sext_ln67_3_fu_1045_p1;
wire  signed [31:0] sext_ln67_19_fu_1140_p1;
wire   [31:0] add_ln67_12_fu_1135_p2;
wire  signed [15:0] add_ln69_27_fu_1155_p0;
wire  signed [31:0] sext_ln67_4_fu_1048_p1;
wire  signed [31:0] sext_ln67_22_fu_1165_p1;
wire   [31:0] add_ln67_16_fu_1160_p2;
wire  signed [15:0] add_ln69_28_fu_1180_p0;
wire  signed [31:0] sext_ln67_5_fu_1051_p1;
wire  signed [31:0] sext_ln67_25_fu_1190_p1;
wire   [31:0] add_ln67_20_fu_1185_p2;
wire  signed [15:0] add_ln69_29_fu_1205_p0;
wire  signed [31:0] sext_ln67_6_fu_1054_p1;
wire  signed [31:0] sext_ln67_28_fu_1215_p1;
wire   [31:0] add_ln67_24_fu_1210_p2;
wire  signed [15:0] add_ln69_30_fu_1230_p0;
wire  signed [31:0] sext_ln67_7_fu_1057_p1;
wire  signed [31:0] sext_ln67_31_fu_1240_p1;
wire   [31:0] add_ln67_28_fu_1235_p2;
wire  signed [15:0] add_ln69_31_fu_1255_p0;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 acc_0 = 32'd0;
#0 acc_1 = 32'd0;
#0 acc_2 = 32'd0;
#0 acc_3 = 32'd0;
#0 acc_4 = 32'd0;
#0 acc_5 = 32'd0;
#0 acc_6 = 32'd0;
#0 acc_7 = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        acc_0 <= temp_fu_1068_p2;
        acc_1 <= temp_1_fu_1093_p2;
        acc_2 <= temp_2_fu_1118_p2;
        acc_3 <= temp_3_fu_1143_p2;
        acc_4 <= temp_4_fu_1168_p2;
        acc_5 <= temp_5_fu_1193_p2;
        acc_6 <= temp_6_fu_1218_p2;
        acc_7 <= temp_7_fu_1243_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        add_ln67_10_reg_1389 <= add_ln67_10_fu_930_p2;
        add_ln67_14_reg_1399 <= add_ln67_14_fu_950_p2;
        add_ln67_18_reg_1409 <= add_ln67_18_fu_970_p2;
        add_ln67_22_reg_1419 <= add_ln67_22_fu_990_p2;
        add_ln67_26_reg_1429 <= add_ln67_26_fu_1010_p2;
        add_ln67_2_reg_1369 <= add_ln67_2_fu_890_p2;
        add_ln67_30_reg_1439 <= add_ln67_30_fu_1030_p2;
        add_ln67_6_reg_1379 <= add_ln67_6_fu_910_p2;
        add_ln69_16_reg_1324 <= add_ln69_16_fu_792_p2;
        add_ln69_17_reg_1329 <= add_ln69_17_fu_803_p2;
        add_ln69_18_reg_1334 <= add_ln69_18_fu_814_p2;
        add_ln69_19_reg_1339 <= add_ln69_19_fu_825_p2;
        add_ln69_20_reg_1344 <= add_ln69_20_fu_836_p2;
        add_ln69_21_reg_1349 <= add_ln69_21_fu_847_p2;
        add_ln69_22_reg_1354 <= add_ln69_22_fu_858_p2;
        add_ln69_23_reg_1359 <= add_ln69_23_fu_869_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_0_ap_vld = 1'b1;
    end else begin
        d_o_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_10_ap_vld = 1'b1;
    end else begin
        d_o_10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_11_ap_vld = 1'b1;
    end else begin
        d_o_11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_12_ap_vld = 1'b1;
    end else begin
        d_o_12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_13_ap_vld = 1'b1;
    end else begin
        d_o_13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_14_ap_vld = 1'b1;
    end else begin
        d_o_14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_15_ap_vld = 1'b1;
    end else begin
        d_o_15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_16_ap_vld = 1'b1;
    end else begin
        d_o_16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_17_ap_vld = 1'b1;
    end else begin
        d_o_17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_18_ap_vld = 1'b1;
    end else begin
        d_o_18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_19_ap_vld = 1'b1;
    end else begin
        d_o_19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_1_ap_vld = 1'b1;
    end else begin
        d_o_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_20_ap_vld = 1'b1;
    end else begin
        d_o_20_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_21_ap_vld = 1'b1;
    end else begin
        d_o_21_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_22_ap_vld = 1'b1;
    end else begin
        d_o_22_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_23_ap_vld = 1'b1;
    end else begin
        d_o_23_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        d_o_24_ap_vld = 1'b1;
    end else begin
        d_o_24_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        d_o_25_ap_vld = 1'b1;
    end else begin
        d_o_25_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        d_o_26_ap_vld = 1'b1;
    end else begin
        d_o_26_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        d_o_27_ap_vld = 1'b1;
    end else begin
        d_o_27_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        d_o_28_ap_vld = 1'b1;
    end else begin
        d_o_28_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        d_o_29_ap_vld = 1'b1;
    end else begin
        d_o_29_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_2_ap_vld = 1'b1;
    end else begin
        d_o_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        d_o_30_ap_vld = 1'b1;
    end else begin
        d_o_30_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        d_o_31_ap_vld = 1'b1;
    end else begin
        d_o_31_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_3_ap_vld = 1'b1;
    end else begin
        d_o_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_4_ap_vld = 1'b1;
    end else begin
        d_o_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_5_ap_vld = 1'b1;
    end else begin
        d_o_5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_6_ap_vld = 1'b1;
    end else begin
        d_o_6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_7_ap_vld = 1'b1;
    end else begin
        d_o_7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_8_ap_vld = 1'b1;
    end else begin
        d_o_8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_o_9_ap_vld = 1'b1;
    end else begin
        d_o_9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln67_10_fu_930_p2 = ($signed(sext_ln67_15_fu_926_p1) + $signed(sext_ln69_2_fu_722_p1));

assign add_ln67_12_fu_1135_p2 = ($signed(acc_3) + $signed(sext_ln67_3_fu_1045_p1));

assign add_ln67_13_fu_940_p2 = ($signed(sext_ln69_11_fu_821_p1) + $signed(sext_ln67_17_fu_936_p1));

assign add_ln67_14_fu_950_p2 = ($signed(sext_ln67_18_fu_946_p1) + $signed(sext_ln69_3_fu_733_p1));

assign add_ln67_16_fu_1160_p2 = ($signed(acc_4) + $signed(sext_ln67_4_fu_1048_p1));

assign add_ln67_17_fu_960_p2 = ($signed(sext_ln69_12_fu_832_p1) + $signed(sext_ln67_20_fu_956_p1));

assign add_ln67_18_fu_970_p2 = ($signed(sext_ln67_21_fu_966_p1) + $signed(sext_ln69_4_fu_744_p1));

assign add_ln67_1_fu_880_p2 = ($signed(sext_ln69_8_fu_788_p1) + $signed(sext_ln67_8_fu_876_p1));

assign add_ln67_20_fu_1185_p2 = ($signed(acc_5) + $signed(sext_ln67_5_fu_1051_p1));

assign add_ln67_21_fu_980_p2 = ($signed(sext_ln69_13_fu_843_p1) + $signed(sext_ln67_23_fu_976_p1));

assign add_ln67_22_fu_990_p2 = ($signed(sext_ln67_24_fu_986_p1) + $signed(sext_ln69_5_fu_755_p1));

assign add_ln67_24_fu_1210_p2 = ($signed(acc_6) + $signed(sext_ln67_6_fu_1054_p1));

assign add_ln67_25_fu_1000_p2 = ($signed(sext_ln69_14_fu_854_p1) + $signed(sext_ln67_26_fu_996_p1));

assign add_ln67_26_fu_1010_p2 = ($signed(sext_ln67_27_fu_1006_p1) + $signed(sext_ln69_6_fu_766_p1));

assign add_ln67_28_fu_1235_p2 = ($signed(acc_7) + $signed(sext_ln67_7_fu_1057_p1));

assign add_ln67_29_fu_1020_p2 = ($signed(sext_ln69_15_fu_865_p1) + $signed(sext_ln67_29_fu_1016_p1));

assign add_ln67_2_fu_890_p2 = ($signed(sext_ln67_9_fu_886_p1) + $signed(sext_ln69_fu_700_p1));

assign add_ln67_30_fu_1030_p2 = ($signed(sext_ln67_30_fu_1026_p1) + $signed(sext_ln69_7_fu_777_p1));

assign add_ln67_4_fu_1085_p2 = ($signed(acc_1) + $signed(sext_ln67_1_fu_1039_p1));

assign add_ln67_5_fu_900_p2 = ($signed(sext_ln69_9_fu_799_p1) + $signed(sext_ln67_11_fu_896_p1));

assign add_ln67_6_fu_910_p2 = ($signed(sext_ln67_12_fu_906_p1) + $signed(sext_ln69_1_fu_711_p1));

assign add_ln67_8_fu_1110_p2 = ($signed(acc_2) + $signed(sext_ln67_2_fu_1042_p1));

assign add_ln67_9_fu_920_p2 = ($signed(sext_ln69_10_fu_810_p1) + $signed(sext_ln67_14_fu_916_p1));

assign add_ln67_fu_1060_p2 = ($signed(acc_0) + $signed(sext_ln67_fu_1036_p1));

assign add_ln69_10_fu_726_p0 = d_i_10;

assign add_ln69_10_fu_726_p2 = ($signed(add_ln69_10_fu_726_p0) + $signed(add_ln69_2_fu_618_p2));

assign add_ln69_11_fu_737_p0 = d_i_11;

assign add_ln69_11_fu_737_p2 = ($signed(add_ln69_11_fu_737_p0) + $signed(add_ln69_3_fu_633_p2));

assign add_ln69_12_fu_748_p0 = d_i_12;

assign add_ln69_12_fu_748_p2 = ($signed(add_ln69_12_fu_748_p0) + $signed(add_ln69_4_fu_648_p2));

assign add_ln69_13_fu_759_p0 = d_i_13;

assign add_ln69_13_fu_759_p2 = ($signed(add_ln69_13_fu_759_p0) + $signed(add_ln69_5_fu_663_p2));

assign add_ln69_14_fu_770_p0 = d_i_14;

assign add_ln69_14_fu_770_p2 = ($signed(add_ln69_14_fu_770_p0) + $signed(add_ln69_6_fu_678_p2));

assign add_ln69_15_fu_781_p0 = d_i_15;

assign add_ln69_15_fu_781_p2 = ($signed(add_ln69_15_fu_781_p0) + $signed(add_ln69_7_fu_693_p2));

assign add_ln69_16_fu_792_p0 = d_i_16;

assign add_ln69_16_fu_792_p2 = ($signed(add_ln69_16_fu_792_p0) + $signed(add_ln69_8_fu_704_p2));

assign add_ln69_17_fu_803_p0 = d_i_17;

assign add_ln69_17_fu_803_p2 = ($signed(add_ln69_17_fu_803_p0) + $signed(add_ln69_9_fu_715_p2));

assign add_ln69_18_fu_814_p0 = d_i_18;

assign add_ln69_18_fu_814_p2 = ($signed(add_ln69_18_fu_814_p0) + $signed(add_ln69_10_fu_726_p2));

assign add_ln69_19_fu_825_p0 = d_i_19;

assign add_ln69_19_fu_825_p2 = ($signed(add_ln69_19_fu_825_p0) + $signed(add_ln69_11_fu_737_p2));

assign add_ln69_1_fu_603_p0 = d_i_1;

assign add_ln69_1_fu_603_p2 = ($signed(add_ln69_1_fu_603_p0) + $signed(trunc_ln67_1_fu_599_p1));

assign add_ln69_20_fu_836_p0 = d_i_20;

assign add_ln69_20_fu_836_p2 = ($signed(add_ln69_20_fu_836_p0) + $signed(add_ln69_12_fu_748_p2));

assign add_ln69_21_fu_847_p0 = d_i_21;

assign add_ln69_21_fu_847_p2 = ($signed(add_ln69_21_fu_847_p0) + $signed(add_ln69_13_fu_759_p2));

assign add_ln69_22_fu_858_p0 = d_i_22;

assign add_ln69_22_fu_858_p2 = ($signed(add_ln69_22_fu_858_p0) + $signed(add_ln69_14_fu_770_p2));

assign add_ln69_23_fu_869_p0 = d_i_23;

assign add_ln69_23_fu_869_p2 = ($signed(add_ln69_23_fu_869_p0) + $signed(add_ln69_15_fu_781_p2));

assign add_ln69_24_fu_1080_p0 = d_i_24;

assign add_ln69_25_fu_1105_p0 = d_i_25;

assign add_ln69_26_fu_1130_p0 = d_i_26;

assign add_ln69_27_fu_1155_p0 = d_i_27;

assign add_ln69_28_fu_1180_p0 = d_i_28;

assign add_ln69_29_fu_1205_p0 = d_i_29;

assign add_ln69_2_fu_618_p0 = d_i_2;

assign add_ln69_2_fu_618_p2 = ($signed(add_ln69_2_fu_618_p0) + $signed(trunc_ln67_2_fu_614_p1));

assign add_ln69_30_fu_1230_p0 = d_i_30;

assign add_ln69_31_fu_1255_p0 = d_i_31;

assign add_ln69_3_fu_633_p0 = d_i_3;

assign add_ln69_3_fu_633_p2 = ($signed(add_ln69_3_fu_633_p0) + $signed(trunc_ln67_3_fu_629_p1));

assign add_ln69_4_fu_648_p0 = d_i_4;

assign add_ln69_4_fu_648_p2 = ($signed(add_ln69_4_fu_648_p0) + $signed(trunc_ln67_4_fu_644_p1));

assign add_ln69_5_fu_663_p0 = d_i_5;

assign add_ln69_5_fu_663_p2 = ($signed(add_ln69_5_fu_663_p0) + $signed(trunc_ln67_5_fu_659_p1));

assign add_ln69_6_fu_678_p0 = d_i_6;

assign add_ln69_6_fu_678_p2 = ($signed(add_ln69_6_fu_678_p0) + $signed(trunc_ln67_6_fu_674_p1));

assign add_ln69_7_fu_693_p0 = d_i_7;

assign add_ln69_7_fu_693_p2 = ($signed(add_ln69_7_fu_693_p0) + $signed(trunc_ln67_7_fu_689_p1));

assign add_ln69_8_fu_704_p0 = d_i_8;

assign add_ln69_8_fu_704_p2 = ($signed(add_ln69_8_fu_704_p0) + $signed(add_ln69_fu_588_p2));

assign add_ln69_9_fu_715_p0 = d_i_9;

assign add_ln69_9_fu_715_p2 = ($signed(add_ln69_9_fu_715_p0) + $signed(add_ln69_1_fu_603_p2));

assign add_ln69_fu_588_p0 = d_i_0;

assign add_ln69_fu_588_p2 = ($signed(add_ln69_fu_588_p0) + $signed(trunc_ln67_fu_584_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign d_o_0 = add_ln69_fu_588_p2;

assign d_o_1 = add_ln69_1_fu_603_p2;

assign d_o_10 = add_ln69_10_fu_726_p2;

assign d_o_11 = add_ln69_11_fu_737_p2;

assign d_o_12 = add_ln69_12_fu_748_p2;

assign d_o_13 = add_ln69_13_fu_759_p2;

assign d_o_14 = add_ln69_14_fu_770_p2;

assign d_o_15 = add_ln69_15_fu_781_p2;

assign d_o_16 = ($signed(add_ln69_16_fu_792_p0) + $signed(add_ln69_8_fu_704_p2));

assign d_o_17 = ($signed(add_ln69_17_fu_803_p0) + $signed(add_ln69_9_fu_715_p2));

assign d_o_18 = ($signed(add_ln69_18_fu_814_p0) + $signed(add_ln69_10_fu_726_p2));

assign d_o_19 = ($signed(add_ln69_19_fu_825_p0) + $signed(add_ln69_11_fu_737_p2));

assign d_o_2 = add_ln69_2_fu_618_p2;

assign d_o_20 = ($signed(add_ln69_20_fu_836_p0) + $signed(add_ln69_12_fu_748_p2));

assign d_o_21 = ($signed(add_ln69_21_fu_847_p0) + $signed(add_ln69_13_fu_759_p2));

assign d_o_22 = ($signed(add_ln69_22_fu_858_p0) + $signed(add_ln69_14_fu_770_p2));

assign d_o_23 = ($signed(add_ln69_23_fu_869_p0) + $signed(add_ln69_15_fu_781_p2));

assign d_o_24 = ($signed(add_ln69_24_fu_1080_p0) + $signed(add_ln69_16_reg_1324));

assign d_o_25 = ($signed(add_ln69_25_fu_1105_p0) + $signed(add_ln69_17_reg_1329));

assign d_o_26 = ($signed(add_ln69_26_fu_1130_p0) + $signed(add_ln69_18_reg_1334));

assign d_o_27 = ($signed(add_ln69_27_fu_1155_p0) + $signed(add_ln69_19_reg_1339));

assign d_o_28 = ($signed(add_ln69_28_fu_1180_p0) + $signed(add_ln69_20_reg_1344));

assign d_o_29 = ($signed(add_ln69_29_fu_1205_p0) + $signed(add_ln69_21_reg_1349));

assign d_o_3 = add_ln69_3_fu_633_p2;

assign d_o_30 = ($signed(add_ln69_30_fu_1230_p0) + $signed(add_ln69_22_reg_1354));

assign d_o_31 = ($signed(add_ln69_31_fu_1255_p0) + $signed(add_ln69_23_reg_1359));

assign d_o_4 = add_ln69_4_fu_648_p2;

assign d_o_5 = add_ln69_5_fu_663_p2;

assign d_o_6 = add_ln69_6_fu_678_p2;

assign d_o_7 = add_ln69_7_fu_693_p2;

assign d_o_8 = add_ln69_8_fu_704_p2;

assign d_o_9 = add_ln69_9_fu_715_p2;

assign sext_ln67_10_fu_1065_p1 = $signed(add_ln67_2_reg_1369);

assign sext_ln67_11_fu_896_p0 = d_i_25;

assign sext_ln67_11_fu_896_p1 = sext_ln67_11_fu_896_p0;

assign sext_ln67_12_fu_906_p1 = $signed(add_ln67_5_fu_900_p2);

assign sext_ln67_13_fu_1090_p1 = $signed(add_ln67_6_reg_1379);

assign sext_ln67_14_fu_916_p0 = d_i_26;

assign sext_ln67_14_fu_916_p1 = sext_ln67_14_fu_916_p0;

assign sext_ln67_15_fu_926_p1 = $signed(add_ln67_9_fu_920_p2);

assign sext_ln67_16_fu_1115_p1 = $signed(add_ln67_10_reg_1389);

assign sext_ln67_17_fu_936_p0 = d_i_27;

assign sext_ln67_17_fu_936_p1 = sext_ln67_17_fu_936_p0;

assign sext_ln67_18_fu_946_p1 = $signed(add_ln67_13_fu_940_p2);

assign sext_ln67_19_fu_1140_p1 = $signed(add_ln67_14_reg_1399);

assign sext_ln67_1_fu_1039_p0 = d_i_1;

assign sext_ln67_1_fu_1039_p1 = sext_ln67_1_fu_1039_p0;

assign sext_ln67_20_fu_956_p0 = d_i_28;

assign sext_ln67_20_fu_956_p1 = sext_ln67_20_fu_956_p0;

assign sext_ln67_21_fu_966_p1 = $signed(add_ln67_17_fu_960_p2);

assign sext_ln67_22_fu_1165_p1 = $signed(add_ln67_18_reg_1409);

assign sext_ln67_23_fu_976_p0 = d_i_29;

assign sext_ln67_23_fu_976_p1 = sext_ln67_23_fu_976_p0;

assign sext_ln67_24_fu_986_p1 = $signed(add_ln67_21_fu_980_p2);

assign sext_ln67_25_fu_1190_p1 = $signed(add_ln67_22_reg_1419);

assign sext_ln67_26_fu_996_p0 = d_i_30;

assign sext_ln67_26_fu_996_p1 = sext_ln67_26_fu_996_p0;

assign sext_ln67_27_fu_1006_p1 = $signed(add_ln67_25_fu_1000_p2);

assign sext_ln67_28_fu_1215_p1 = $signed(add_ln67_26_reg_1429);

assign sext_ln67_29_fu_1016_p0 = d_i_31;

assign sext_ln67_29_fu_1016_p1 = sext_ln67_29_fu_1016_p0;

assign sext_ln67_2_fu_1042_p0 = d_i_2;

assign sext_ln67_2_fu_1042_p1 = sext_ln67_2_fu_1042_p0;

assign sext_ln67_30_fu_1026_p1 = $signed(add_ln67_29_fu_1020_p2);

assign sext_ln67_31_fu_1240_p1 = $signed(add_ln67_30_reg_1439);

assign sext_ln67_3_fu_1045_p0 = d_i_3;

assign sext_ln67_3_fu_1045_p1 = sext_ln67_3_fu_1045_p0;

assign sext_ln67_4_fu_1048_p0 = d_i_4;

assign sext_ln67_4_fu_1048_p1 = sext_ln67_4_fu_1048_p0;

assign sext_ln67_5_fu_1051_p0 = d_i_5;

assign sext_ln67_5_fu_1051_p1 = sext_ln67_5_fu_1051_p0;

assign sext_ln67_6_fu_1054_p0 = d_i_6;

assign sext_ln67_6_fu_1054_p1 = sext_ln67_6_fu_1054_p0;

assign sext_ln67_7_fu_1057_p0 = d_i_7;

assign sext_ln67_7_fu_1057_p1 = sext_ln67_7_fu_1057_p0;

assign sext_ln67_8_fu_876_p0 = d_i_24;

assign sext_ln67_8_fu_876_p1 = sext_ln67_8_fu_876_p0;

assign sext_ln67_9_fu_886_p1 = $signed(add_ln67_1_fu_880_p2);

assign sext_ln67_fu_1036_p0 = d_i_0;

assign sext_ln67_fu_1036_p1 = sext_ln67_fu_1036_p0;

assign sext_ln69_10_fu_810_p0 = d_i_18;

assign sext_ln69_10_fu_810_p1 = sext_ln69_10_fu_810_p0;

assign sext_ln69_11_fu_821_p0 = d_i_19;

assign sext_ln69_11_fu_821_p1 = sext_ln69_11_fu_821_p0;

assign sext_ln69_12_fu_832_p0 = d_i_20;

assign sext_ln69_12_fu_832_p1 = sext_ln69_12_fu_832_p0;

assign sext_ln69_13_fu_843_p0 = d_i_21;

assign sext_ln69_13_fu_843_p1 = sext_ln69_13_fu_843_p0;

assign sext_ln69_14_fu_854_p0 = d_i_22;

assign sext_ln69_14_fu_854_p1 = sext_ln69_14_fu_854_p0;

assign sext_ln69_15_fu_865_p0 = d_i_23;

assign sext_ln69_15_fu_865_p1 = sext_ln69_15_fu_865_p0;

assign sext_ln69_1_fu_711_p0 = d_i_9;

assign sext_ln69_1_fu_711_p1 = sext_ln69_1_fu_711_p0;

assign sext_ln69_2_fu_722_p0 = d_i_10;

assign sext_ln69_2_fu_722_p1 = sext_ln69_2_fu_722_p0;

assign sext_ln69_3_fu_733_p0 = d_i_11;

assign sext_ln69_3_fu_733_p1 = sext_ln69_3_fu_733_p0;

assign sext_ln69_4_fu_744_p0 = d_i_12;

assign sext_ln69_4_fu_744_p1 = sext_ln69_4_fu_744_p0;

assign sext_ln69_5_fu_755_p0 = d_i_13;

assign sext_ln69_5_fu_755_p1 = sext_ln69_5_fu_755_p0;

assign sext_ln69_6_fu_766_p0 = d_i_14;

assign sext_ln69_6_fu_766_p1 = sext_ln69_6_fu_766_p0;

assign sext_ln69_7_fu_777_p0 = d_i_15;

assign sext_ln69_7_fu_777_p1 = sext_ln69_7_fu_777_p0;

assign sext_ln69_8_fu_788_p0 = d_i_16;

assign sext_ln69_8_fu_788_p1 = sext_ln69_8_fu_788_p0;

assign sext_ln69_9_fu_799_p0 = d_i_17;

assign sext_ln69_9_fu_799_p1 = sext_ln69_9_fu_799_p0;

assign sext_ln69_fu_700_p0 = d_i_8;

assign sext_ln69_fu_700_p1 = sext_ln69_fu_700_p0;

assign temp_1_fu_1093_p2 = ($signed(sext_ln67_13_fu_1090_p1) + $signed(add_ln67_4_fu_1085_p2));

assign temp_2_fu_1118_p2 = ($signed(sext_ln67_16_fu_1115_p1) + $signed(add_ln67_8_fu_1110_p2));

assign temp_3_fu_1143_p2 = ($signed(sext_ln67_19_fu_1140_p1) + $signed(add_ln67_12_fu_1135_p2));

assign temp_4_fu_1168_p2 = ($signed(sext_ln67_22_fu_1165_p1) + $signed(add_ln67_16_fu_1160_p2));

assign temp_5_fu_1193_p2 = ($signed(sext_ln67_25_fu_1190_p1) + $signed(add_ln67_20_fu_1185_p2));

assign temp_6_fu_1218_p2 = ($signed(sext_ln67_28_fu_1215_p1) + $signed(add_ln67_24_fu_1210_p2));

assign temp_7_fu_1243_p2 = ($signed(sext_ln67_31_fu_1240_p1) + $signed(add_ln67_28_fu_1235_p2));

assign temp_fu_1068_p2 = ($signed(sext_ln67_10_fu_1065_p1) + $signed(add_ln67_fu_1060_p2));

assign trunc_ln67_1_fu_599_p1 = acc_1[15:0];

assign trunc_ln67_2_fu_614_p1 = acc_2[15:0];

assign trunc_ln67_3_fu_629_p1 = acc_3[15:0];

assign trunc_ln67_4_fu_644_p1 = acc_4[15:0];

assign trunc_ln67_5_fu_659_p1 = acc_5[15:0];

assign trunc_ln67_6_fu_674_p1 = acc_6[15:0];

assign trunc_ln67_7_fu_689_p1 = acc_7[15:0];

assign trunc_ln67_fu_584_p1 = acc_0[15:0];

endmodule //array_io
