Analysis & Synthesis report for radioberry
Sun Jan 17 12:14:10 2016
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated
 14. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
 15. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated
 16. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
 17. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated
 18. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
 19. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated
 20. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
 21. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated
 22. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
 23. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated
 24. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
 25. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated
 26. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
 27. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated
 28. Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
 29. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component
 30. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated
 31. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p
 32. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p
 33. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram
 34. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 35. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10
 36. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:ws_dgrp
 37. Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe10
 38. Parameter Settings for User Entity Instance: pllclock:pllclock_inst|altpll:altpll_component
 39. Parameter Settings for User Entity Instance: receiver:receiver_inst
 40. Parameter Settings for User Entity Instance: receiver:receiver_inst|cordic:cordic_inst
 41. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2
 42. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst
 43. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst
 44. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst
 45. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst
 46. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst
 47. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst
 48. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2
 49. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst
 50. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst
 51. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst
 52. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst
 53. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst
 54. Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst
 55. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1
 56. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
 57. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
 58. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
 59. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
 60. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
 61. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
 62. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
 63. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
 64. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst
 65. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst
 66. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1
 67. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
 68. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
 69. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
 70. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
 71. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
 72. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
 73. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
 74. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
 75. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst
 76. Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst
 77. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2
 78. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A
 79. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom
 80. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component
 82. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B
 83. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom
 84. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C
 87. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom
 88. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component
 89. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component
 90. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D
 91. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom
 92. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component
 93. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component
 94. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E
 95. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom
 96. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component
 97. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component
 98. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F
 99. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom
100. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component
101. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component
102. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G
103. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom
104. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component
105. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component
106. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H
107. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom
108. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component
109. Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component
110. Parameter Settings for User Entity Instance: rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component
111. altpll Parameter Settings by Entity Instance
112. altsyncram Parameter Settings by Entity Instance
113. dcfifo Parameter Settings by Entity Instance
114. Port Connectivity Checks: "rxFIFO:rxFIFO_inst"
115. Port Connectivity Checks: "receiver:receiver_inst|varcic:varcic_inst_Q1"
116. Port Connectivity Checks: "receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst"
117. Port Connectivity Checks: "receiver:receiver_inst|cic:cic_inst_Q2"
118. Port Connectivity Checks: "receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst"
119. Port Connectivity Checks: "receiver:receiver_inst|cic:cic_inst_I2"
120. Port Connectivity Checks: "receiver:receiver_inst"
121. Port Connectivity Checks: "pllclock:pllclock_inst"
122. Elapsed Time Per Partition
123. Analysis & Synthesis Messages
124. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 17 12:14:10 2016         ;
; Quartus II 64-Bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; radioberry                                    ;
; Top-level Entity Name              ; radioberry                                    ;
; Family                             ; Cyclone III                                   ;
; Total logic elements               ; 57                                            ;
;     Total combinational functions  ; 57                                            ;
;     Dedicated logic registers      ; 49                                            ;
; Total registers                    ; 49                                            ;
; Total pins                         ; 39                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25E144C8       ;                    ;
; Top-level entity name                                                      ; radioberry         ; radioberry         ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; cic_comb.v                       ; yes             ; User Verilog HDL File                  ; C:/dev/RadioBerry/Firmware/cic_comb.v                                   ;         ;
; cic_integrator.v                 ; yes             ; User Verilog HDL File                  ; C:/dev/RadioBerry/Firmware/cic_integrator.v                             ;         ;
; varcic.v                         ; yes             ; User Verilog HDL File                  ; C:/dev/RadioBerry/Firmware/varcic.v                                     ;         ;
; cic.v                            ; yes             ; User Verilog HDL File                  ; C:/dev/RadioBerry/Firmware/cic.v                                        ;         ;
; Polyphase_FIR/firromH.v          ; yes             ; User Wizard-Generated File             ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firromH.v                      ;         ;
; Polyphase_FIR/firram36.v         ; yes             ; User Wizard-Generated File             ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firram36.v                     ;         ;
; Polyphase_FIR/firfilt.v          ; yes             ; User Verilog HDL File                  ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firfilt.v                      ;         ;
; receiver.v                       ; yes             ; User Verilog HDL File                  ; C:/dev/RadioBerry/Firmware/receiver.v                                   ;         ;
; cordic.v                         ; yes             ; User Verilog HDL File                  ; C:/dev/RadioBerry/Firmware/cordic.v                                     ;         ;
; timescale.v                      ; yes             ; User Verilog HDL File                  ; C:/dev/RadioBerry/Firmware/timescale.v                                  ;         ;
; reset_handler.v                  ; yes             ; User Verilog HDL File                  ; C:/dev/RadioBerry/Firmware/reset_handler.v                              ;         ;
; radioberry.v                     ; yes             ; User Verilog HDL File                  ; C:/dev/RadioBerry/Firmware/radioberry.v                                 ;         ;
; pllclock.v                       ; yes             ; Auto-Found Wizard-Generated File       ; C:/dev/RadioBerry/Firmware/pllclock.v                                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pllclock_altpll.v             ; yes             ; Auto-Generated Megafunction            ; C:/dev/RadioBerry/Firmware/db/pllclock_altpll.v                         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_a991.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/dev/RadioBerry/Firmware/db/altsyncram_a991.tdf                       ;         ;
; Polyphase_FIR/coefL8A.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/coefL8A.mif                    ;         ;
; db/altsyncram_nhn1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/dev/RadioBerry/Firmware/db/altsyncram_nhn1.tdf                       ;         ;
; db/altsyncram_b991.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/dev/RadioBerry/Firmware/db/altsyncram_b991.tdf                       ;         ;
; Polyphase_FIR/coefL8B.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/coefL8B.mif                    ;         ;
; db/altsyncram_c991.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/dev/RadioBerry/Firmware/db/altsyncram_c991.tdf                       ;         ;
; Polyphase_FIR/coefL8C.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/coefL8C.mif                    ;         ;
; db/altsyncram_d991.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/dev/RadioBerry/Firmware/db/altsyncram_d991.tdf                       ;         ;
; Polyphase_FIR/coefL8D.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/coefL8D.mif                    ;         ;
; db/altsyncram_e991.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/dev/RadioBerry/Firmware/db/altsyncram_e991.tdf                       ;         ;
; Polyphase_FIR/coefL8E.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/coefL8E.mif                    ;         ;
; db/altsyncram_f991.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/dev/RadioBerry/Firmware/db/altsyncram_f991.tdf                       ;         ;
; Polyphase_FIR/coefL8F.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/coefL8F.mif                    ;         ;
; db/altsyncram_g991.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/dev/RadioBerry/Firmware/db/altsyncram_g991.tdf                       ;         ;
; Polyphase_FIR/coefL8G.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/coefL8G.mif                    ;         ;
; db/altsyncram_h991.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/dev/RadioBerry/Firmware/db/altsyncram_h991.tdf                       ;         ;
; Polyphase_FIR/coefL8H.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/coefL8H.mif                    ;         ;
; rxfifo.v                         ; yes             ; Auto-Found Wizard-Generated File       ; C:/dev/RadioBerry/Firmware/rxfifo.v                                     ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/dcfifo.tdf            ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_graycounter.inc     ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_fefifo.inc          ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/a_gray2bin.inc        ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/dffpipe.inc           ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/alt_sync_fifo.inc     ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                           ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram_fifo.inc   ;         ;
; db/dcfifo_rph1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/dev/RadioBerry/Firmware/db/dcfifo_rph1.tdf                           ;         ;
; db/a_graycounter_u57.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/dev/RadioBerry/Firmware/db/a_graycounter_u57.tdf                     ;         ;
; db/a_graycounter_qjc.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/dev/RadioBerry/Firmware/db/a_graycounter_qjc.tdf                     ;         ;
; db/altsyncram_hl31.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/dev/RadioBerry/Firmware/db/altsyncram_hl31.tdf                       ;         ;
; db/alt_synch_pipe_sld.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/dev/RadioBerry/Firmware/db/alt_synch_pipe_sld.tdf                    ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/dev/RadioBerry/Firmware/db/dffpipe_re9.tdf                           ;         ;
; db/cmpr_g66.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/dev/RadioBerry/Firmware/db/cmpr_g66.tdf                              ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 57    ;
;                                             ;       ;
; Total combinational functions               ; 57    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 8     ;
;     -- 3 input functions                    ; 2     ;
;     -- <=2 input functions                  ; 47    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 12    ;
;     -- arithmetic mode                      ; 45    ;
;                                             ;       ;
; Total registers                             ; 49    ;
;     -- Dedicated logic registers            ; 49    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 39    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 49    ;
; Total fan-out                               ; 329   ;
; Average fan-out                             ; 1.68  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                             ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                          ; Library Name ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------+--------------+
; |radioberry                           ; 57 (24)           ; 49 (24)      ; 0           ; 0            ; 0       ; 0         ; 39   ; 0            ; |radioberry                                  ;              ;
;    |reset_handler:reset_handler_inst| ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |radioberry|reset_handler:reset_handler_inst ;              ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+-----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                       ; IP Include File                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+-----------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |radioberry|pllclock:pllclock_inst                                    ; C:/dev/RadioBerry/Firmware/pllclock.v               ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firram36.v ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom  ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firromH.v  ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firram36.v ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom  ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firromH.v  ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firram36.v ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom  ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firromH.v  ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firram36.v ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom  ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firromH.v  ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firram36.v ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom  ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firromH.v  ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firram36.v ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom  ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firromH.v  ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firram36.v ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom  ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firromH.v  ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firram36.v ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom  ; C:/dev/RadioBerry/Firmware/Polyphase_FIR/firromH.v  ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |radioberry|rxFIFO:rxFIFO_inst                                        ; C:/dev/RadioBerry/Firmware/rxfifo.v                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                        ; Reason for Removal ;
+----------------------------------------------------------------------------------------------------------------------+--------------------+
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0..11]                                 ; Lost fanout        ;
; incnt[0..3]                                                                                                          ; Lost fanout        ;
; adc[0..11]                                                                                                           ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10        ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11        ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7            ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0..2] ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9         ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10        ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11        ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4            ; Lost fanout        ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0..2] ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|Iacc[0..23]                                                                      ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|Racc[0..23]                                                                      ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|waddr[0..7]                                                                      ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|wstate[0..4]                                                                     ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[0..17]                                                         ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_q[0..35]                                                            ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|Imult[11..35]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|Rmult[11..35]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|Iaccum[0..23]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|Raccum[0..23]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[0..7]                                                             ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|raddr[0..7]                                                             ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|counter[0..8]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[0..17]                                                         ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[0..35]                                                            ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|Imult[11..35]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|Rmult[11..35]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|Iaccum[0..23]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|Raccum[0..23]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[0..7]                                                             ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|raddr[0..7]                                                             ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|counter[0..8]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[0..17]                                                         ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[0..35]                                                            ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|Imult[11..35]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|Rmult[11..35]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|Iaccum[0..23]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|Raccum[0..23]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[0..7]                                                             ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|raddr[0..7]                                                             ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|counter[0..8]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[0..17]                                                         ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_q[0..35]                                                            ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|Imult[11..35]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|Rmult[11..35]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|Iaccum[0..23]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|Raccum[0..23]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[0..7]                                                             ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|raddr[0..7]                                                             ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|counter[0..8]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[0..17]                                                         ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_q[0..35]                                                            ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|Imult[11..35]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|Rmult[11..35]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|Iaccum[0..23]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|Raccum[0..23]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[0..7]                                                             ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|raddr[0..7]                                                             ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|counter[0..8]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[0..17]                                                         ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_q[0..35]                                                            ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|Imult[11..35]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|Rmult[11..35]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|Iaccum[0..23]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|Raccum[0..23]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[0..7]                                                             ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|raddr[0..7]                                                             ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|counter[0..8]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0..17]                                                         ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[0..35]                                                            ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|Imult[11..35]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|Rmult[11..35]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|Iaccum[0..23]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|Raccum[0..23]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[0..7]                                                             ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|raddr[0..7]                                                             ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|counter[0..8]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0..17]                                                         ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[0..35]                                                            ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|Imult[11..35]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[11..35]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[0..23]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|Raccum[0..23]                                                           ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[0..7]                                                             ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|raddr[0..7]                                                             ; Lost fanout        ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|counter[0..8]                                                           ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[0]                                                            ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_data[0..15]                                                         ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|out_strobe                                                              ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[1..15]                                                        ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[0..36]                   ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[5..36]                    ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[0..36]        ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0..36]                   ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[0..36]                    ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[0..36]        ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0..36]                   ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0..36]                    ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0..36]        ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0..36]                   ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0..36]                    ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0..36]        ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0..36]                   ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0..36]                    ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0..36]        ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[0]                                                            ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[0..15]                                                         ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|out_strobe                                                              ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[1..15]                                                        ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[0..36]                   ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[5..36]                    ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[0..36]        ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0..36]                   ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[0..36]                    ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[0..36]        ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0..36]                   ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0..36]                    ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0..36]        ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0..36]                   ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0..36]                    ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0..36]        ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0..36]                   ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0..36]                    ; Lost fanout        ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0..36]        ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[0]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_Q2|out_strobe                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[1..15]                                                              ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0..27]                         ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13..27]                         ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0..27]              ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0..27]                         ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[0..27]                          ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0..27]              ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0..27]                         ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0..27]                          ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0..27]              ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[0]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_I2|out_strobe                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[1..15]                                                              ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0..27]                         ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13..27]                         ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0..27]              ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0..27]                         ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[0..27]                          ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[0..27]              ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0..27]                         ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0..27]                          ; Lost fanout        ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[0..27]              ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[0][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|phase[1..31]                                                               ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[1][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[1][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[2][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[2][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[3][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[3][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[4][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[4][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[5][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[5][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[6][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[6][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[6][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[6][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[6][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[6][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[6][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[6][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[6][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[6][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[6][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[7][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[7][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[7][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[7][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[7][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[7][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[7][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[7][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[7][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[7][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[8][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[8][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[8][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[8][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[8][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[8][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[8][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[8][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[8][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[9][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][17]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][16]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][15]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][14]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][13]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][12]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][11]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][10]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][9]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][8]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][7]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[9][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[9][6]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[9][5]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[9][4]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[9][3]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[9][2]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[9][1]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][17]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][16]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][15]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][14]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][13]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][12]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][11]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][10]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][9]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][8]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][7]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][6]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][5]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][4]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][3]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][2]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][1]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[10][0]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][17]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][16]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][15]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][14]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][13]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][12]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][11]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][10]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][9]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][8]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][7]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][6]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][5]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][4]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][3]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][2]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][1]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[10][0]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[10][5]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[10][4]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[10][3]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[10][2]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[10][1]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][17]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][16]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][15]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][14]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][13]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][12]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][11]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][10]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][9]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][8]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][7]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][6]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][5]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][4]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][3]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][2]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][1]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[11][0]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][17]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][16]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][15]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][14]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][13]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][12]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][11]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][10]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][9]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][8]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][7]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][6]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][5]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][4]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][3]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][2]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][1]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[11][0]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[11][4]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[11][3]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[11][2]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[11][1]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][17]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][16]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][15]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][14]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][13]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][12]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][11]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][10]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][9]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][8]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][7]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][6]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][5]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][4]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][3]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][2]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][1]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[12][0]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][17]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][16]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][15]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][14]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][13]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][12]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][11]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][10]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][9]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][8]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][7]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][6]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][5]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][4]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][3]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][2]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][1]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[12][0]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[12][3]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[12][2]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[12][1]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][17]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][16]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][15]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][14]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][13]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][12]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][11]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][10]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][9]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][8]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][7]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][6]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][5]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][4]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][3]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][2]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][1]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[13][0]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][17]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][16]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][15]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][14]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][13]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][12]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][11]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][10]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][9]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][8]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][7]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][6]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][5]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][4]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][3]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][2]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][1]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[13][0]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][17]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][16]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][15]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][14]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][13]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][12]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][11]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][10]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][9]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][8]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][7]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][6]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][5]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][4]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][3]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][2]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][1]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][0]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][17]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][16]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][15]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][14]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][13]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][12]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][11]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][10]                                                                  ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][9]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][8]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][7]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][6]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][5]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|phase[0]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[1][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[2][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[3][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[4][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[5][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[6][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[7][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[8][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[9][0]                                                                    ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[10][0]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[11][0]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][4]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][3]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[12][0]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][2]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][1]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Y[14][0]                                                                   ; Lost fanout        ;
; receiver:receiver_inst|cordic:cordic_inst|Z[13][2]                                                                   ; Lost fanout        ;
; counter[24..26]                                                                                                      ; Lost fanout        ;
; Total Number of Removed Registers = 3921                                                                             ;                    ;
+----------------------------------------------------------------------------------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                                   ; Reason for Removal ; Registers Removed due to This Register                                                                        ;
+-------------------------------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------+
; receiver:receiver_inst|firX8R8:fir2|Iacc[2]                                                     ; Lost Fanouts       ; receiver:receiver_inst|firX8R8:fir2|Iacc[17],                                                                 ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|Iacc[18],                                                                 ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|Iacc[19],                                                                 ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|Iacc[20],                                                                 ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|Iacc[21],                                                                 ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|Iacc[22],                                                                 ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|Iacc[23],                                                                 ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|wstate[4],                                                                ;
;                                                                                                 ;                    ; receiver:receiver_inst|varcic:varcic_inst_I1|out_strobe                                                       ;
; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]                                       ; Lost Fanouts       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[0],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[1],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[2],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[3],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[4]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]                                       ; Lost Fanouts       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[0],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[1],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[2],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[3],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:A|caddr[4]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|fir256:H|reg_coef[16]                                       ; Lost Fanouts       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[0],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[1],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[2],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[3],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[4]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[16]                                       ; Lost Fanouts       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[0],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[1],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[2],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[3],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[4]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[16]                                       ; Lost Fanouts       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[0],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[1],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[2],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[3],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[4]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|fir256:E|reg_coef[16]                                       ; Lost Fanouts       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[0],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[1],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[2],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[3],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[4]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|fir256:D|reg_coef[16]                                       ; Lost Fanouts       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[0],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[1],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[2],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[3],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[4]                                                         ;
; receiver:receiver_inst|firX8R8:fir2|fir256:C|reg_coef[16]                                       ; Lost Fanouts       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[0],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[1],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[2],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[3],                                                        ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[4]                                                         ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                ; Lost Fanouts       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0, ;
;                                                                                                 ;                    ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                 ;
; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[0]                                             ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[1],                                                          ;
;                                                                                                 ;                    ; receiver:receiver_inst|cic:cic_inst_Q2|sample_no[2]                                                           ;
; receiver:receiver_inst|cic:cic_inst_I2|sample_no[0]                                             ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|sample_no[1],                                                          ;
;                                                                                                 ;                    ; receiver:receiver_inst|cic:cic_inst_I2|sample_no[2]                                                           ;
; receiver:receiver_inst|cordic:cordic_inst|X[0][17]                                              ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|phase[31],                                                          ;
;                                                                                                 ;                    ; receiver:receiver_inst|cordic:cordic_inst|phase[30]                                                           ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                ; Lost Fanouts       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4  ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[5]                ; Lost Fanouts       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5  ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[6]                ; Lost Fanouts       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6  ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[7]                ; Lost Fanouts       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7  ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                ; Lost Fanouts       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8  ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                ; Lost Fanouts       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9  ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[11]               ; Lost Fanouts       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11 ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[10]               ; Lost Fanouts       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|sample_no[0]                                       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|out_strobe                                                             ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[0]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[0]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[1]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[1]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[2]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[2]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[3]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[3]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[4]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[4]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[5]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[5]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[6]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[6]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[7]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[7]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[8]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[8]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[9]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[10] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[11] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[12] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[12]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[13] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[13]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[14] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[14]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[15] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[15]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[16] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[16]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[17] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[18] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[19] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[19]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[20] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[21] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[22] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[22]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[23] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[23]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[24] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[24]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[25] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[26] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[26]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[27] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[28] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[28]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[29] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[29]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[30] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[32] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[33] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[33]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[34] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[35] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[35]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[36] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[1]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[2]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[2]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[3]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[3]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[4]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[4]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[5]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[5]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[6]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[6]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[7]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[7]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[8]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[9]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[10] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[11] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[12] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[13] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[14] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[15] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[16] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[17] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[17]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[18] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[18]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[19] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[19]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[20] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[20]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[21] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[21]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[22] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[22]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[23] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[23]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[24] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[24]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[25] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[25]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[26] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[26]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[27] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[27]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[28] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[28]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[29] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[29]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[30] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[30]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[31] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[31]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[32] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[32]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[33] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[33]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[34] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[34]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[36] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[36]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[8]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[11] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[13] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[16] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[19] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[20] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[23] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[25] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[25]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[26] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[26]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[27] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[27]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[28] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[28]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[29] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[29]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[30] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[30]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[31] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[31]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[32] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[32]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[33] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[33]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[34] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[34]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[35] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[35]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[36] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[36]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[4]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[6]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[8]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[9]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                 ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[13] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[14] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[17] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[21] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[26] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[27] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[27]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[28] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[28]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[29] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[29]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[30] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[30]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[31] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[31]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[32] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[32]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[33] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[33]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[34] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[34]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[35] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[35]                ;
; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[36] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[36]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[0]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[0]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[1]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[1]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[2]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[2]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[3]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[3]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[4]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[4]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[5]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[5]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[6]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[6]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[7]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[7]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[8]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[8]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[9]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[10] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[11] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[12] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[12]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[13] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[13]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[14] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[14]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[15] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[15]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[16] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[16]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[17] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[18] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[19] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[19]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[20] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[21] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[22] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[22]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[23] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[23]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[24] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[24]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[25] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[26] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[26]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[27] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[28] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[28]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[29] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[29]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[30] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[32] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[33] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[33]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[34] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[35] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[35]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[36] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[1]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[2]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[2]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[3]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[3]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[4]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[4]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[5]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[5]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[6]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[6]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[7]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[7]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[8]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[9]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[10] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[11] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[12] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[13] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[14] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[15] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[16] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[17] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[17]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[18] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[18]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[19] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[19]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[20] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[20]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[21] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[21]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[22] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[22]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[23] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[23]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[24] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[24]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[25] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[25]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[26] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[26]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[27] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[27]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[28] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[28]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[29] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[29]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[30] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[30]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[31] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[31]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[32] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[32]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[33] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[33]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[34] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[34]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[36] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[36]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[8]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[11] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[13] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[16] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[19] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[20] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[23] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[25] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[25]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[26] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[26]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[27] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[27]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[28] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[28]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[29] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[29]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[30] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[30]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[31] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[31]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[32] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[32]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[33] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[33]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[34] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[34]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[35] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[35]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[36] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[36]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[4]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[6]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[8]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[9]  ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                 ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[13] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[14] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[17] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[21] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[26] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[27] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[27]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[28] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[28]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[29] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[29]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[30] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[30]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[31] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[31]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[32] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[32]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[33] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[33]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[34] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[34]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[35] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[35]                ;
; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[36] ; Lost Fanouts       ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[36]                ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[1]                ; Lost Fanouts       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1  ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[8]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[11]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[13]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[16]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[19]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[20]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[23]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[25]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[25]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[26]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[26]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[27]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[27]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[4]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[6]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[8]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[9]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                       ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[13]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[14]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[17]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[21]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[26]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]                      ;
; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[27]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[27]                      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[2]                ; Lost Fanouts       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2  ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[5]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[8]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[8]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[9]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[10]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[11]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[11]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[13]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[13]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[16]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[17]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[17]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[19]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[20]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[20]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[22]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[22]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[23]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[23]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[25]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[25]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[26]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[26]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[27]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[27]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[2]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[3]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[4]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[6]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[8]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[9]        ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                       ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[10]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[13]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[14]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[17]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[18]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[20]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[21]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[24]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[26]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]                      ;
; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[27]       ; Lost Fanouts       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[27]                      ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[3]                ; Lost Fanouts       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3  ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][15]                                              ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|phase[29]                                                           ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][13]                                              ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|phase[28]                                                           ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][12]                                              ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|phase[27]                                                           ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][11]                                              ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|phase[26]                                                           ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][10]                                              ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|phase[25]                                                           ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][9]                                               ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|phase[24]                                                           ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][8]                                               ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|phase[23]                                                           ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][7]                                               ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|phase[22]                                                           ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][6]                                               ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|phase[21]                                                           ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][5]                                               ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|phase[20]                                                           ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][4]                                               ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|phase[19]                                                           ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][3]                                               ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|phase[18]                                                           ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][2]                                               ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|phase[17]                                                           ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][1]                                               ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|phase[16]                                                           ;
; receiver:receiver_inst|cordic:cordic_inst|Z[0][0]                                               ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|phase[15]                                                           ;
; receiver:receiver_inst|cordic:cordic_inst|Z[10][5]                                              ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|Z[9][0]                                                             ;
; receiver:receiver_inst|cordic:cordic_inst|Z[11][4]                                              ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|Z[10][0]                                                            ;
; receiver:receiver_inst|cordic:cordic_inst|Z[12][3]                                              ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|Z[11][0]                                                            ;
; receiver:receiver_inst|cordic:cordic_inst|X[14][17]                                             ; Lost Fanouts       ; receiver:receiver_inst|cordic:cordic_inst|Z[13][2]                                                            ;
+-------------------------------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 49    ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 23    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; reset_handler:reset_handler_inst|reset ; 24      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------+
; Assignment                      ; Value ; From ; To               ;
+---------------------------------+-------+------+------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                ;
+---------------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------+
; Assignment                            ; Value ; From ; To                                    ;
+---------------------------------------+-------+------+---------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                               ;
+---------------------------------------+-------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pllclock:pllclock_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------------+
; Parameter Name                ; Value                      ; Type                           ;
+-------------------------------+----------------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                        ;
; PLL_TYPE                      ; AUTO                       ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pllclock ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 100000                     ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                        ;
; LOCK_HIGH                     ; 1                          ; Untyped                        ;
; LOCK_LOW                      ; 1                          ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                        ;
; SKIP_VCO                      ; OFF                        ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                        ;
; BANDWIDTH                     ; 0                          ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                        ;
; DOWN_SPREAD                   ; 0                          ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                         ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK0_MULTIPLY_BY              ; 59                         ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK0_DIVIDE_BY                ; 8                          ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                        ;
; DPA_DIVIDER                   ; 0                          ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; VCO_MIN                       ; 0                          ; Untyped                        ;
; VCO_MAX                       ; 0                          ; Untyped                        ;
; VCO_CENTER                    ; 0                          ; Untyped                        ;
; PFD_MIN                       ; 0                          ; Untyped                        ;
; PFD_MAX                       ; 0                          ; Untyped                        ;
; M_INITIAL                     ; 0                          ; Untyped                        ;
; M                             ; 0                          ; Untyped                        ;
; N                             ; 1                          ; Untyped                        ;
; M2                            ; 1                          ; Untyped                        ;
; N2                            ; 1                          ; Untyped                        ;
; SS                            ; 1                          ; Untyped                        ;
; C0_HIGH                       ; 0                          ; Untyped                        ;
; C1_HIGH                       ; 0                          ; Untyped                        ;
; C2_HIGH                       ; 0                          ; Untyped                        ;
; C3_HIGH                       ; 0                          ; Untyped                        ;
; C4_HIGH                       ; 0                          ; Untyped                        ;
; C5_HIGH                       ; 0                          ; Untyped                        ;
; C6_HIGH                       ; 0                          ; Untyped                        ;
; C7_HIGH                       ; 0                          ; Untyped                        ;
; C8_HIGH                       ; 0                          ; Untyped                        ;
; C9_HIGH                       ; 0                          ; Untyped                        ;
; C0_LOW                        ; 0                          ; Untyped                        ;
; C1_LOW                        ; 0                          ; Untyped                        ;
; C2_LOW                        ; 0                          ; Untyped                        ;
; C3_LOW                        ; 0                          ; Untyped                        ;
; C4_LOW                        ; 0                          ; Untyped                        ;
; C5_LOW                        ; 0                          ; Untyped                        ;
; C6_LOW                        ; 0                          ; Untyped                        ;
; C7_LOW                        ; 0                          ; Untyped                        ;
; C8_LOW                        ; 0                          ; Untyped                        ;
; C9_LOW                        ; 0                          ; Untyped                        ;
; C0_INITIAL                    ; 0                          ; Untyped                        ;
; C1_INITIAL                    ; 0                          ; Untyped                        ;
; C2_INITIAL                    ; 0                          ; Untyped                        ;
; C3_INITIAL                    ; 0                          ; Untyped                        ;
; C4_INITIAL                    ; 0                          ; Untyped                        ;
; C5_INITIAL                    ; 0                          ; Untyped                        ;
; C6_INITIAL                    ; 0                          ; Untyped                        ;
; C7_INITIAL                    ; 0                          ; Untyped                        ;
; C8_INITIAL                    ; 0                          ; Untyped                        ;
; C9_INITIAL                    ; 0                          ; Untyped                        ;
; C0_MODE                       ; BYPASS                     ; Untyped                        ;
; C1_MODE                       ; BYPASS                     ; Untyped                        ;
; C2_MODE                       ; BYPASS                     ; Untyped                        ;
; C3_MODE                       ; BYPASS                     ; Untyped                        ;
; C4_MODE                       ; BYPASS                     ; Untyped                        ;
; C5_MODE                       ; BYPASS                     ; Untyped                        ;
; C6_MODE                       ; BYPASS                     ; Untyped                        ;
; C7_MODE                       ; BYPASS                     ; Untyped                        ;
; C8_MODE                       ; BYPASS                     ; Untyped                        ;
; C9_MODE                       ; BYPASS                     ; Untyped                        ;
; C0_PH                         ; 0                          ; Untyped                        ;
; C1_PH                         ; 0                          ; Untyped                        ;
; C2_PH                         ; 0                          ; Untyped                        ;
; C3_PH                         ; 0                          ; Untyped                        ;
; C4_PH                         ; 0                          ; Untyped                        ;
; C5_PH                         ; 0                          ; Untyped                        ;
; C6_PH                         ; 0                          ; Untyped                        ;
; C7_PH                         ; 0                          ; Untyped                        ;
; C8_PH                         ; 0                          ; Untyped                        ;
; C9_PH                         ; 0                          ; Untyped                        ;
; L0_HIGH                       ; 1                          ; Untyped                        ;
; L1_HIGH                       ; 1                          ; Untyped                        ;
; G0_HIGH                       ; 1                          ; Untyped                        ;
; G1_HIGH                       ; 1                          ; Untyped                        ;
; G2_HIGH                       ; 1                          ; Untyped                        ;
; G3_HIGH                       ; 1                          ; Untyped                        ;
; E0_HIGH                       ; 1                          ; Untyped                        ;
; E1_HIGH                       ; 1                          ; Untyped                        ;
; E2_HIGH                       ; 1                          ; Untyped                        ;
; E3_HIGH                       ; 1                          ; Untyped                        ;
; L0_LOW                        ; 1                          ; Untyped                        ;
; L1_LOW                        ; 1                          ; Untyped                        ;
; G0_LOW                        ; 1                          ; Untyped                        ;
; G1_LOW                        ; 1                          ; Untyped                        ;
; G2_LOW                        ; 1                          ; Untyped                        ;
; G3_LOW                        ; 1                          ; Untyped                        ;
; E0_LOW                        ; 1                          ; Untyped                        ;
; E1_LOW                        ; 1                          ; Untyped                        ;
; E2_LOW                        ; 1                          ; Untyped                        ;
; E3_LOW                        ; 1                          ; Untyped                        ;
; L0_INITIAL                    ; 1                          ; Untyped                        ;
; L1_INITIAL                    ; 1                          ; Untyped                        ;
; G0_INITIAL                    ; 1                          ; Untyped                        ;
; G1_INITIAL                    ; 1                          ; Untyped                        ;
; G2_INITIAL                    ; 1                          ; Untyped                        ;
; G3_INITIAL                    ; 1                          ; Untyped                        ;
; E0_INITIAL                    ; 1                          ; Untyped                        ;
; E1_INITIAL                    ; 1                          ; Untyped                        ;
; E2_INITIAL                    ; 1                          ; Untyped                        ;
; E3_INITIAL                    ; 1                          ; Untyped                        ;
; L0_MODE                       ; BYPASS                     ; Untyped                        ;
; L1_MODE                       ; BYPASS                     ; Untyped                        ;
; G0_MODE                       ; BYPASS                     ; Untyped                        ;
; G1_MODE                       ; BYPASS                     ; Untyped                        ;
; G2_MODE                       ; BYPASS                     ; Untyped                        ;
; G3_MODE                       ; BYPASS                     ; Untyped                        ;
; E0_MODE                       ; BYPASS                     ; Untyped                        ;
; E1_MODE                       ; BYPASS                     ; Untyped                        ;
; E2_MODE                       ; BYPASS                     ; Untyped                        ;
; E3_MODE                       ; BYPASS                     ; Untyped                        ;
; L0_PH                         ; 0                          ; Untyped                        ;
; L1_PH                         ; 0                          ; Untyped                        ;
; G0_PH                         ; 0                          ; Untyped                        ;
; G1_PH                         ; 0                          ; Untyped                        ;
; G2_PH                         ; 0                          ; Untyped                        ;
; G3_PH                         ; 0                          ; Untyped                        ;
; E0_PH                         ; 0                          ; Untyped                        ;
; E1_PH                         ; 0                          ; Untyped                        ;
; E2_PH                         ; 0                          ; Untyped                        ;
; E3_PH                         ; 0                          ; Untyped                        ;
; M_PH                          ; 0                          ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; CLK0_COUNTER                  ; G0                         ; Untyped                        ;
; CLK1_COUNTER                  ; G0                         ; Untyped                        ;
; CLK2_COUNTER                  ; G0                         ; Untyped                        ;
; CLK3_COUNTER                  ; G0                         ; Untyped                        ;
; CLK4_COUNTER                  ; G0                         ; Untyped                        ;
; CLK5_COUNTER                  ; G0                         ; Untyped                        ;
; CLK6_COUNTER                  ; E0                         ; Untyped                        ;
; CLK7_COUNTER                  ; E1                         ; Untyped                        ;
; CLK8_COUNTER                  ; E2                         ; Untyped                        ;
; CLK9_COUNTER                  ; E3                         ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; M_TIME_DELAY                  ; 0                          ; Untyped                        ;
; N_TIME_DELAY                  ; 0                          ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                        ;
; VCO_POST_SCALE                ; 0                          ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                        ;
; CBXI_PARAMETER                ; pllclock_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone III                ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                 ;
+-------------------------------+----------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst ;
+----------------+--------+-------------------------------------------+
; Parameter Name ; Value  ; Type                                      ;
+----------------+--------+-------------------------------------------+
; CICRATE        ; 001000 ; Unsigned Binary                           ;
+----------------+--------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cordic:cordic_inst ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; IN_WIDTH       ; 12    ; Signed Integer                                                ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2 ;
+----------------+--------+-----------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                      ;
+----------------+--------+-----------------------------------------------------------+
; STAGES         ; 3      ; Signed Integer                                            ;
; DECIMATION     ; 001000 ; Unsigned Binary                                           ;
; IN_WIDTH       ; 18     ; Signed Integer                                            ;
; ACC_WIDTH      ; 28     ; Signed Integer                                            ;
; OUT_WIDTH      ; 14     ; Signed Integer                                            ;
+----------------+--------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2 ;
+----------------+--------+-----------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                      ;
+----------------+--------+-----------------------------------------------------------+
; STAGES         ; 3      ; Signed Integer                                            ;
; DECIMATION     ; 001000 ; Unsigned Binary                                           ;
; IN_WIDTH       ; 18     ; Signed Integer                                            ;
; ACC_WIDTH      ; 28     ; Signed Integer                                            ;
; OUT_WIDTH      ; 14     ; Signed Integer                                            ;
+----------------+--------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1 ;
+----------------+--------+-----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                            ;
+----------------+--------+-----------------------------------------------------------------+
; STAGES         ; 5      ; Signed Integer                                                  ;
; IN_WIDTH       ; 14     ; Signed Integer                                                  ;
; ACC_WIDTH      ; 37     ; Signed Integer                                                  ;
; OUT_WIDTH      ; 16     ; Signed Integer                                                  ;
; CICRATE        ; 001000 ; Unsigned Binary                                                 ;
+----------------+--------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1 ;
+----------------+--------+-----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                            ;
+----------------+--------+-----------------------------------------------------------------+
; STAGES         ; 5      ; Signed Integer                                                  ;
; IN_WIDTH       ; 14     ; Signed Integer                                                  ;
; ACC_WIDTH      ; 37     ; Signed Integer                                                  ;
; OUT_WIDTH      ; 16     ; Signed Integer                                                  ;
; CICRATE        ; 001000 ; Unsigned Binary                                                 ;
+----------------+--------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 37    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; TAPS           ; 122   ; Signed Integer                                          ;
; ABITS          ; 24    ; Signed Integer                                          ;
; OBITS          ; 24    ; Signed Integer                                          ;
; NTAPS          ; 976   ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A ;
+----------------+-------------+------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                       ;
+----------------+-------------+------------------------------------------------------------+
; MifFile        ; coefL8A.mif ; String                                                     ;
; ABITS          ; 24          ; Signed Integer                                             ;
; TAPS           ; 122         ; Signed Integer                                             ;
+----------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom ;
+----------------+-------------+------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                   ;
+----------------+-------------+------------------------------------------------------------------------+
; MifFile        ; coefL8A.mif ; String                                                                 ;
+----------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; coefL8A.mif          ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_a991      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B ;
+----------------+-------------+------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                       ;
+----------------+-------------+------------------------------------------------------------+
; MifFile        ; coefL8B.mif ; String                                                     ;
; ABITS          ; 24          ; Signed Integer                                             ;
; TAPS           ; 122         ; Signed Integer                                             ;
+----------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom ;
+----------------+-------------+------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                   ;
+----------------+-------------+------------------------------------------------------------------------+
; MifFile        ; coefL8B.mif ; String                                                                 ;
+----------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; coefL8B.mif          ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_b991      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C ;
+----------------+-------------+------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                       ;
+----------------+-------------+------------------------------------------------------------+
; MifFile        ; coefL8C.mif ; String                                                     ;
; ABITS          ; 24          ; Signed Integer                                             ;
; TAPS           ; 122         ; Signed Integer                                             ;
+----------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom ;
+----------------+-------------+------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                   ;
+----------------+-------------+------------------------------------------------------------------------+
; MifFile        ; coefL8C.mif ; String                                                                 ;
+----------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; coefL8C.mif          ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_c991      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D ;
+----------------+-------------+------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                       ;
+----------------+-------------+------------------------------------------------------------+
; MifFile        ; coefL8D.mif ; String                                                     ;
; ABITS          ; 24          ; Signed Integer                                             ;
; TAPS           ; 122         ; Signed Integer                                             ;
+----------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom ;
+----------------+-------------+------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                   ;
+----------------+-------------+------------------------------------------------------------------------+
; MifFile        ; coefL8D.mif ; String                                                                 ;
+----------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; coefL8D.mif          ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_d991      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E ;
+----------------+-------------+------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                       ;
+----------------+-------------+------------------------------------------------------------+
; MifFile        ; coefL8E.mif ; String                                                     ;
; ABITS          ; 24          ; Signed Integer                                             ;
; TAPS           ; 122         ; Signed Integer                                             ;
+----------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom ;
+----------------+-------------+------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                   ;
+----------------+-------------+------------------------------------------------------------------------+
; MifFile        ; coefL8E.mif ; String                                                                 ;
+----------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; coefL8E.mif          ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_e991      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F ;
+----------------+-------------+------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                       ;
+----------------+-------------+------------------------------------------------------------+
; MifFile        ; coefL8F.mif ; String                                                     ;
; ABITS          ; 24          ; Signed Integer                                             ;
; TAPS           ; 122         ; Signed Integer                                             ;
+----------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom ;
+----------------+-------------+------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                   ;
+----------------+-------------+------------------------------------------------------------------------+
; MifFile        ; coefL8F.mif ; String                                                                 ;
+----------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; coefL8F.mif          ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_f991      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G ;
+----------------+-------------+------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                       ;
+----------------+-------------+------------------------------------------------------------+
; MifFile        ; coefL8G.mif ; String                                                     ;
; ABITS          ; 24          ; Signed Integer                                             ;
; TAPS           ; 122         ; Signed Integer                                             ;
+----------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom ;
+----------------+-------------+------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                   ;
+----------------+-------------+------------------------------------------------------------------------+
; MifFile        ; coefL8G.mif ; String                                                                 ;
+----------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; coefL8G.mif          ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_g991      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H ;
+----------------+-------------+------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                       ;
+----------------+-------------+------------------------------------------------------------+
; MifFile        ; coefL8H.mif ; String                                                     ;
; ABITS          ; 24          ; Signed Integer                                             ;
; TAPS           ; 122         ; Signed Integer                                             ;
+----------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom ;
+----------------+-------------+------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                   ;
+----------------+-------------+------------------------------------------------------------------------+
; MifFile        ; coefL8H.mif ; String                                                                 ;
+----------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; coefL8H.mif          ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_h991      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------+
; Parameter Name          ; Value       ; Type                                            ;
+-------------------------+-------------+-------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                         ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH               ; 48          ; Signed Integer                                  ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                  ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                         ;
; USE_EAB                 ; ON          ; Untyped                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                         ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                         ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                         ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                  ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                         ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                         ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                         ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                         ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                         ;
; CBXI_PARAMETER          ; dcfifo_rph1 ; Untyped                                         ;
+-------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; pllclock:pllclock_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances                ; 16                                                                                        ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 18                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 36                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 36                                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 18                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 36                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 36                                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 18                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 36                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 36                                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 18                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 36                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 36                                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 18                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 36                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 36                                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 18                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 36                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 36                                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 18                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 36                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 36                                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 18                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 36                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 36                                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                            ;
+----------------------------+--------------------------------------------+
; Name                       ; Value                                      ;
+----------------------------+--------------------------------------------+
; Number of entity instances ; 1                                          ;
; Entity Instance            ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                 ;
;     -- LPM_WIDTH           ; 48                                         ;
;     -- LPM_NUMWORDS        ; 2048                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                        ;
;     -- USE_EAB             ; ON                                         ;
+----------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rxFIFO:rxFIFO_inst"                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst|varcic:varcic_inst_Q1" ;
+------------+--------+----------+-----------------------------------------+
; Port       ; Type   ; Severity ; Details                                 ;
+------------+--------+----------+-----------------------------------------+
; out_strobe ; Output ; Info     ; Explicitly unconnected                  ;
+------------+--------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst"            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst|cic:cic_inst_Q2" ;
+------------+--------+----------+-----------------------------------+
; Port       ; Type   ; Severity ; Details                           ;
+------------+--------+----------+-----------------------------------+
; in_strobe  ; Input  ; Info     ; Stuck at VCC                      ;
; out_strobe ; Output ; Info     ; Explicitly unconnected            ;
+------------+--------+----------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst"                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[12..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst|cic:cic_inst_I2" ;
+-----------+-------+----------+-------------------------------------+
; Port      ; Type  ; Severity ; Details                             ;
+-----------+-------+----------+-------------------------------------+
; in_strobe ; Input ; Info     ; Stuck at VCC                        ;
+-----------+-------+----------+-------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst" ;
+------------+-------+----------+--------------------+
; Port       ; Type  ; Severity ; Details            ;
+------------+-------+----------+--------------------+
; rate[4..3] ; Input ; Info     ; Stuck at VCC       ;
; rate[2..0] ; Input ; Info     ; Stuck at GND       ;
; rate[5]    ; Input ; Info     ; Stuck at GND       ;
+------------+-------+----------+--------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pllclock:pllclock_inst"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan 17 12:13:53 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RadioBerry -c radioberry
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file cic_comb.v
    Info (12023): Found entity 1: cic_comb
Info (12021): Found 1 design units, including 1 entities, in source file cic_integrator.v
    Info (12023): Found entity 1: cic_integrator
Info (12021): Found 1 design units, including 1 entities, in source file varcic.v
    Info (12023): Found entity 1: varcic
Info (12021): Found 1 design units, including 1 entities, in source file cic.v
    Info (12023): Found entity 1: cic
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/firromi_1024.v
    Info (12023): Found entity 1: firromI_1024
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/firromh.v
    Info (12023): Found entity 1: firromH
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/firram36i_1024.v
    Info (12023): Found entity 1: firram36I_1024
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/firram36.v
    Info (12023): Found entity 1: firram36
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/firinterp8_1024.v
    Info (12023): Found entity 1: FirInterp8_1024
Info (12021): Found 2 design units, including 2 entities, in source file polyphase_fir/firfilt.v
    Info (12023): Found entity 1: firX8R8
    Info (12023): Found entity 2: fir256
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/cicinterpm5.v
    Info (12023): Found entity 1: CicInterpM5
Info (12021): Found 1 design units, including 1 entities, in source file receiver.v
    Info (12023): Found entity 1: receiver
Info (12021): Found 1 design units, including 1 entities, in source file cordic.v
    Info (12023): Found entity 1: cordic
Info (12021): Found 0 design units, including 0 entities, in source file timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file reset_handler.v
    Info (12023): Found entity 1: reset_handler
Info (12021): Found 1 design units, including 1 entities, in source file radioberry.v
    Info (12023): Found entity 1: radioberry
Info (12021): Found 1 design units, including 1 entities, in source file spi_slave.v
    Info (12023): Found entity 1: spi_slave
Info (12127): Elaborating entity "radioberry" for the top level hierarchy
Warning (10034): Output port "ad9866_sclk" at radioberry.v(36) has no driver
Warning (10034): Output port "ad9866_sdio" at radioberry.v(37) has no driver
Warning (10034): Output port "ad9866_sen_n" at radioberry.v(39) has no driver
Warning (10034): Output port "ad9866_rst_n" at radioberry.v(40) has no driver
Warning (10034): Output port "ad9866_mode" at radioberry.v(41) has no driver
Warning (10034): Output port "spi_miso" at radioberry.v(47) has no driver
Warning (12125): Using design file pllclock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pllclock
Info (12128): Elaborating entity "pllclock" for hierarchy "pllclock:pllclock_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pllclock:pllclock_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pllclock:pllclock_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pllclock:pllclock_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "8"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "59"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pllclock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pllclock_altpll.v
    Info (12023): Found entity 1: pllclock_altpll
Info (12128): Elaborating entity "pllclock_altpll" for hierarchy "pllclock:pllclock_inst|altpll:altpll_component|pllclock_altpll:auto_generated"
Info (12128): Elaborating entity "reset_handler" for hierarchy "reset_handler:reset_handler_inst"
Warning (10230): Verilog HDL assignment warning at reset_handler.v(27): truncated value with size 32 to match size of target (24)
Info (10648): Verilog HDL Display System Task info at reset_handler.v(38): Reset handler initialization done
Info (12128): Elaborating entity "receiver" for hierarchy "receiver:receiver_inst"
Info (12128): Elaborating entity "cordic" for hierarchy "receiver:receiver_inst|cordic:cordic_inst"
Info (12128): Elaborating entity "cic" for hierarchy "receiver:receiver_inst|cic:cic_inst_I2"
Info (12128): Elaborating entity "cic_integrator" for hierarchy "receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst"
Info (12128): Elaborating entity "cic_comb" for hierarchy "receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst"
Info (12128): Elaborating entity "varcic" for hierarchy "receiver:receiver_inst|varcic:varcic_inst_I1"
Info (12128): Elaborating entity "cic_integrator" for hierarchy "receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst"
Info (12128): Elaborating entity "cic_comb" for hierarchy "receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst"
Info (12128): Elaborating entity "firX8R8" for hierarchy "receiver:receiver_inst|firX8R8:fir2"
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:A"
Warning (10230): Verilog HDL assignment warning at firfilt.v(211): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8A.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a991.tdf
    Info (12023): Found entity 1: altsyncram_a991
Info (12128): Elaborating entity "altsyncram_a991" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated"
Info (12128): Elaborating entity "firram36" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nhn1.tdf
    Info (12023): Found entity 1: altsyncram_nhn1
Info (12128): Elaborating entity "altsyncram_nhn1" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated"
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:B"
Warning (10230): Verilog HDL assignment warning at firfilt.v(211): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8B.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b991.tdf
    Info (12023): Found entity 1: altsyncram_b991
Info (12128): Elaborating entity "altsyncram_b991" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated"
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:C"
Warning (10230): Verilog HDL assignment warning at firfilt.v(211): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8C.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c991.tdf
    Info (12023): Found entity 1: altsyncram_c991
Info (12128): Elaborating entity "altsyncram_c991" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated"
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:D"
Warning (10230): Verilog HDL assignment warning at firfilt.v(211): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8D.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d991.tdf
    Info (12023): Found entity 1: altsyncram_d991
Info (12128): Elaborating entity "altsyncram_d991" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated"
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:E"
Warning (10230): Verilog HDL assignment warning at firfilt.v(211): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8E.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e991.tdf
    Info (12023): Found entity 1: altsyncram_e991
Info (12128): Elaborating entity "altsyncram_e991" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated"
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:F"
Warning (10230): Verilog HDL assignment warning at firfilt.v(211): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8F.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f991.tdf
    Info (12023): Found entity 1: altsyncram_f991
Info (12128): Elaborating entity "altsyncram_f991" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated"
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:G"
Warning (10230): Verilog HDL assignment warning at firfilt.v(211): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8G.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g991.tdf
    Info (12023): Found entity 1: altsyncram_g991
Info (12128): Elaborating entity "altsyncram_g991" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated"
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:H"
Warning (10230): Verilog HDL assignment warning at firfilt.v(211): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8H.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h991.tdf
    Info (12023): Found entity 1: altsyncram_h991
Info (12128): Elaborating entity "altsyncram_h991" for hierarchy "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated"
Warning (12125): Using design file rxfifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: rxFIFO
Info (12128): Elaborating entity "rxFIFO" for hierarchy "rxFIFO:rxFIFO_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "48"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_rph1.tdf
    Info (12023): Found entity 1: dcfifo_rph1
Info (12128): Elaborating entity "dcfifo_rph1" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_u57.tdf
    Info (12023): Found entity 1: a_graycounter_u57
Info (12128): Elaborating entity "a_graycounter_u57" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qjc.tdf
    Info (12023): Found entity 1: a_graycounter_qjc
Info (12128): Elaborating entity "a_graycounter_qjc" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hl31.tdf
    Info (12023): Found entity 1: altsyncram_hl31
Info (12128): Elaborating entity "altsyncram_hl31" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g66.tdf
    Info (12023): Found entity 1: cmpr_g66
Info (12128): Elaborating entity "cmpr_g66" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|cmpr_g66:rdempty_eq_comp"
Info (12128): Elaborating entity "cmpr_g66" for hierarchy "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|cmpr_g66:wrfull_eq_comp"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[31]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[32]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[33]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[34]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[35]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[31]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[32]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[33]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[34]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[35]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[31]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[32]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[33]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[34]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[35]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[31]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[32]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[33]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[34]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[35]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[31]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[32]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[33]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[34]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[35]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[31]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[32]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[33]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[34]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[35]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[31]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[32]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[33]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[34]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[35]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[31]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[32]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[33]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[34]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|q_b[35]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[17]"
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pllclock:pllclock_inst|altpll:altpll_component|pllclock_altpll:auto_generated|wire_pll1_clk[0]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]"
        Warning (14320): Synthesized away node "rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]"
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "ad9866_adio[0]" has no driver
    Warning (13040): Bidir "ad9866_adio[1]" has no driver
    Warning (13040): Bidir "ad9866_adio[2]" has no driver
    Warning (13040): Bidir "ad9866_adio[3]" has no driver
    Warning (13040): Bidir "ad9866_adio[4]" has no driver
    Warning (13040): Bidir "ad9866_adio[5]" has no driver
    Warning (13040): Bidir "ad9866_adio[6]" has no driver
    Warning (13040): Bidir "ad9866_adio[7]" has no driver
    Warning (13040): Bidir "ad9866_adio[8]" has no driver
    Warning (13040): Bidir "ad9866_adio[9]" has no driver
    Warning (13040): Bidir "ad9866_adio[10]" has no driver
    Warning (13040): Bidir "ad9866_adio[11]" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ad9866_rxen" is stuck at VCC
    Warning (13410): Pin "ad9866_txen" is stuck at GND
    Warning (13410): Pin "ad9866_sclk" is stuck at GND
    Warning (13410): Pin "ad9866_sdio" is stuck at GND
    Warning (13410): Pin "ad9866_sen_n" is stuck at GND
    Warning (13410): Pin "ad9866_rst_n" is stuck at GND
    Warning (13410): Pin "ad9866_mode" is stuck at GND
    Warning (13410): Pin "ad9866_pga[0]" is stuck at VCC
    Warning (13410): Pin "ad9866_pga[1]" is stuck at VCC
    Warning (13410): Pin "ad9866_pga[2]" is stuck at VCC
    Warning (13410): Pin "ad9866_pga[3]" is stuck at VCC
    Warning (13410): Pin "ad9866_pga[4]" is stuck at VCC
    Warning (13410): Pin "ad9866_pga[5]" is stuck at GND
    Warning (13410): Pin "spi_miso" is stuck at GND
    Warning (13410): Pin "DEBUG_LED3" is stuck at GND
    Warning (13410): Pin "DEBUG_LED4" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3921 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/dev/RadioBerry/Firmware/output_files/radioberry.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ad9866_sdo"
    Warning (15610): No output dependent on input pin "spi_sck"
    Warning (15610): No output dependent on input pin "spi_mosi"
    Warning (15610): No output dependent on input pin "spi_ce[0]"
    Warning (15610): No output dependent on input pin "spi_ce[1]"
Info (21057): Implemented 96 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 20 output pins
    Info (21060): Implemented 12 bidirectional pins
    Info (21061): Implemented 57 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 539 warnings
    Info: Peak virtual memory: 535 megabytes
    Info: Processing ended: Sun Jan 17 12:14:10 2016
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/dev/RadioBerry/Firmware/output_files/radioberry.map.smsg.


