###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       189927   # Number of WRITE/WRITEP commands
num_reads_done                 =      1397164   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1110659   # Number of read row buffer hits
num_read_cmds                  =      1397154   # Number of READ/READP commands
num_writes_done                =       189931   # Number of read requests issued
num_write_row_hits             =       127121   # Number of write row buffer hits
num_act_cmds                   =       351930   # Number of ACT commands
num_pre_cmds                   =       351901   # Number of PRE commands
num_ondemand_pres              =       326855   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9533660   # Cyles of rank active rank.0
rank_active_cycles.1           =      9325268   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       466340   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       674732   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1510329   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        26400   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6864   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5942   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5348   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3279   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3903   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1510   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          900   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          902   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21719   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           16   # Write cmd latency (cycles)
write_latency[20-39]           =           44   # Write cmd latency (cycles)
write_latency[40-59]           =          104   # Write cmd latency (cycles)
write_latency[60-79]           =          147   # Write cmd latency (cycles)
write_latency[80-99]           =          243   # Write cmd latency (cycles)
write_latency[100-119]         =          418   # Write cmd latency (cycles)
write_latency[120-139]         =          592   # Write cmd latency (cycles)
write_latency[140-159]         =          854   # Write cmd latency (cycles)
write_latency[160-179]         =         1252   # Write cmd latency (cycles)
write_latency[180-199]         =         1741   # Write cmd latency (cycles)
write_latency[200-]            =       184516   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       336350   # Read request latency (cycles)
read_latency[40-59]            =       135077   # Read request latency (cycles)
read_latency[60-79]            =       135151   # Read request latency (cycles)
read_latency[80-99]            =        83562   # Read request latency (cycles)
read_latency[100-119]          =        69955   # Read request latency (cycles)
read_latency[120-139]          =        61641   # Read request latency (cycles)
read_latency[140-159]          =        50547   # Read request latency (cycles)
read_latency[160-179]          =        43388   # Read request latency (cycles)
read_latency[180-199]          =        38095   # Read request latency (cycles)
read_latency[200-]             =       443387   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.48116e+08   # Write energy
read_energy                    =  5.63332e+09   # Read energy
act_energy                     =   9.6288e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.23843e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.23871e+08   # Precharge standby energy rank.1
act_stb_energy.0               =    5.949e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81897e+09   # Active standby energy rank.1
average_read_latency           =      223.451   # Average read request latency (cycles)
average_interarrival           =      6.30063   # Average request interarrival latency (cycles)
total_energy                   =  2.05647e+10   # Total energy (pJ)
average_power                  =      2056.47   # Average power (mW)
average_bandwidth              =      13.5432   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       180348   # Number of WRITE/WRITEP commands
num_reads_done                 =      1395374   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1073850   # Number of read row buffer hits
num_read_cmds                  =      1395371   # Number of READ/READP commands
num_writes_done                =       180348   # Number of read requests issued
num_write_row_hits             =       121878   # Number of write row buffer hits
num_act_cmds                   =       382666   # Number of ACT commands
num_pre_cmds                   =       382639   # Number of PRE commands
num_ondemand_pres              =       358303   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9432826   # Cyles of rank active rank.0
rank_active_cycles.1           =      9417074   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       567174   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       582926   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1497851   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27136   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6976   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6081   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5277   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3305   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3895   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1615   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          918   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          941   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21728   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           20   # Write cmd latency (cycles)
write_latency[20-39]           =           57   # Write cmd latency (cycles)
write_latency[40-59]           =           81   # Write cmd latency (cycles)
write_latency[60-79]           =          162   # Write cmd latency (cycles)
write_latency[80-99]           =          225   # Write cmd latency (cycles)
write_latency[100-119]         =          339   # Write cmd latency (cycles)
write_latency[120-139]         =          524   # Write cmd latency (cycles)
write_latency[140-159]         =          834   # Write cmd latency (cycles)
write_latency[160-179]         =         1250   # Write cmd latency (cycles)
write_latency[180-199]         =         1712   # Write cmd latency (cycles)
write_latency[200-]            =       175144   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       335591   # Read request latency (cycles)
read_latency[40-59]            =       134517   # Read request latency (cycles)
read_latency[60-79]            =       149424   # Read request latency (cycles)
read_latency[80-99]            =        89770   # Read request latency (cycles)
read_latency[100-119]          =        74117   # Read request latency (cycles)
read_latency[120-139]          =        65532   # Read request latency (cycles)
read_latency[140-159]          =        52521   # Read request latency (cycles)
read_latency[160-179]          =        44497   # Read request latency (cycles)
read_latency[180-199]          =        38211   # Read request latency (cycles)
read_latency[200-]             =       411190   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.00297e+08   # Write energy
read_energy                    =  5.62614e+09   # Read energy
act_energy                     =  1.04697e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.72244e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.79804e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88608e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87625e+09   # Active standby energy rank.1
average_read_latency           =      210.564   # Average read request latency (cycles)
average_interarrival           =      6.34611   # Average request interarrival latency (cycles)
total_energy                   =  2.05924e+10   # Total energy (pJ)
average_power                  =      2059.24   # Average power (mW)
average_bandwidth              =      13.4462   # Average bandwidth
