// Seed: 3473317590
module module_0 (
    input id_0,
    output reg id_1,
    input logic id_2,
    input uwire id_3,
    input id_4,
    input logic id_5
);
  type_10(
      id_5 << id_2, id_3[""]
  );
  assign id_1 = 1;
  always @(posedge "") begin
    id_1 <= (id_0);
  end
endmodule
