Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun 18 15:17:53 2024
| Host         : NP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file final_top_timing_summary_routed.rpt -pb final_top_timing_summary_routed.pb -rpx final_top_timing_summary_routed.rpx -warn_on_violation
| Design       : final_top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           735         
SYNTH-14   Warning           DSP cannot absorb non-zero init register              1           
TIMING-18  Warning           Missing input or output delay                         4           
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           
XDCC-8     Warning           User Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (735)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5089)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (735)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[10]/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[1]/Q (HIGH)

 There are 213 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5089)
---------------------------------------------------
 There are 5089 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.311        0.000                      0                  426        0.118        0.000                      0                  426        4.600        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             6.311        0.000                      0                  426        0.118        0.000                      0                  426        4.600        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.845ns (22.974%)  route 2.833ns (77.026%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 13.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.224     4.239    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.223     4.462 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.507     5.969    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.062 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.326     7.388    clkdiv_inst/counter_BUFG[1]
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.698 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.751 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.751    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.917 r  clkdiv_inst/div_res_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.917    clkdiv_inst/div_res_reg[8]_i_1_n_6
    SLICE_X60Y104        FDCE                                         r  clkdiv_inst/div_res_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093    13.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y104        FDCE                                         r  clkdiv_inst/div_res_reg[9]/C
                         clock pessimism              0.346    14.214    
                         clock uncertainty           -0.035    14.179    
    SLICE_X60Y104        FDCE (Setup_fdce_C_D)        0.049    14.228    clkdiv_inst/div_res_reg[9]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.792ns (21.848%)  route 2.833ns (78.152%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 13.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.224     4.239    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.223     4.462 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.507     5.969    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.062 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.326     7.388    clkdiv_inst/counter_BUFG[1]
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.698 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.864 r  clkdiv_inst/div_res_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.864    clkdiv_inst/div_res_reg[4]_i_1_n_6
    SLICE_X60Y103        FDCE                                         r  clkdiv_inst/div_res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093    13.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y103        FDCE                                         r  clkdiv_inst/div_res_reg[5]/C
                         clock pessimism              0.346    14.214    
                         clock uncertainty           -0.035    14.179    
    SLICE_X60Y103        FDCE (Setup_fdce_C_D)        0.049    14.228    clkdiv_inst/div_res_reg[5]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.790ns (21.805%)  route 2.833ns (78.195%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 13.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.224     4.239    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.223     4.462 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.507     5.969    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.062 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.326     7.388    clkdiv_inst/counter_BUFG[1]
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.698 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.751 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.751    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.862 r  clkdiv_inst/div_res_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.862    clkdiv_inst/div_res_reg[8]_i_1_n_5
    SLICE_X60Y104        FDCE                                         r  clkdiv_inst/div_res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093    13.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y104        FDCE                                         r  clkdiv_inst/div_res_reg[10]/C
                         clock pessimism              0.346    14.214    
                         clock uncertainty           -0.035    14.179    
    SLICE_X60Y104        FDCE (Setup_fdce_C_D)        0.049    14.228    clkdiv_inst/div_res_reg[10]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.790ns (21.805%)  route 2.833ns (78.195%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 13.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.224     4.239    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.223     4.462 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.507     5.969    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.062 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.326     7.388    clkdiv_inst/counter_BUFG[1]
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.698 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.751 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.751    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.862 r  clkdiv_inst/div_res_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.862    clkdiv_inst/div_res_reg[8]_i_1_n_7
    SLICE_X60Y104        FDCE                                         r  clkdiv_inst/div_res_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093    13.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y104        FDCE                                         r  clkdiv_inst/div_res_reg[8]/C
                         clock pessimism              0.346    14.214    
                         clock uncertainty           -0.035    14.179    
    SLICE_X60Y104        FDCE (Setup_fdce_C_D)        0.049    14.228    clkdiv_inst/div_res_reg[8]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.775ns (21.480%)  route 2.833ns (78.520%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 13.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.224     4.239    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.223     4.462 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.507     5.969    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.062 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.326     7.388    clkdiv_inst/counter_BUFG[1]
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.698 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.847 r  clkdiv_inst/div_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.847    clkdiv_inst/div_res_reg[4]_i_1_n_4
    SLICE_X60Y103        FDCE                                         r  clkdiv_inst/div_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093    13.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y103        FDCE                                         r  clkdiv_inst/div_res_reg[7]/C
                         clock pessimism              0.346    14.214    
                         clock uncertainty           -0.035    14.179    
    SLICE_X60Y103        FDCE (Setup_fdce_C_D)        0.049    14.228    clkdiv_inst/div_res_reg[7]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.737ns (20.644%)  route 2.833ns (79.356%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 13.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.224     4.239    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.223     4.462 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.507     5.969    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.062 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.326     7.388    clkdiv_inst/counter_BUFG[1]
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.698 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.809 r  clkdiv_inst/div_res_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.809    clkdiv_inst/div_res_reg[4]_i_1_n_7
    SLICE_X60Y103        FDCE                                         r  clkdiv_inst/div_res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093    13.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y103        FDCE                                         r  clkdiv_inst/div_res_reg[4]/C
                         clock pessimism              0.346    14.214    
                         clock uncertainty           -0.035    14.179    
    SLICE_X60Y103        FDCE (Setup_fdce_C_D)        0.049    14.228    clkdiv_inst/div_res_reg[4]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.737ns (20.644%)  route 2.833ns (79.356%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 13.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.224     4.239    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.223     4.462 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.507     5.969    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.062 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.326     7.388    clkdiv_inst/counter_BUFG[1]
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.698 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.809 r  clkdiv_inst/div_res_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.809    clkdiv_inst/div_res_reg[4]_i_1_n_5
    SLICE_X60Y103        FDCE                                         r  clkdiv_inst/div_res_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093    13.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y103        FDCE                                         r  clkdiv_inst/div_res_reg[6]/C
                         clock pessimism              0.346    14.214    
                         clock uncertainty           -0.035    14.179    
    SLICE_X60Y103        FDCE (Setup_fdce_C_D)        0.049    14.228    clkdiv_inst/div_res_reg[6]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.671ns (19.149%)  route 2.833ns (80.851%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 13.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.224     4.239    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.223     4.462 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.507     5.969    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.062 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.326     7.388    clkdiv_inst/counter_BUFG[1]
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.355     7.743 r  clkdiv_inst/div_res_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.743    clkdiv_inst/div_res_reg[0]_i_1_n_4
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093    13.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[3]/C
                         clock pessimism              0.371    14.239    
                         clock uncertainty           -0.035    14.204    
    SLICE_X60Y102        FDCE (Setup_fdce_C_D)        0.049    14.253    clkdiv_inst/div_res_reg[3]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.641ns (18.451%)  route 2.833ns (81.549%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 13.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.224     4.239    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.223     4.462 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.507     5.969    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.062 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.326     7.388    clkdiv_inst/counter_BUFG[1]
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.325     7.713 r  clkdiv_inst/div_res_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.713    clkdiv_inst/div_res_reg[0]_i_1_n_5
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093    13.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[2]/C
                         clock pessimism              0.371    14.239    
                         clock uncertainty           -0.035    14.204    
    SLICE_X60Y102        FDCE (Setup_fdce_C_D)        0.049    14.253    clkdiv_inst/div_res_reg[2]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.713ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.468ns (14.177%)  route 2.833ns (85.823%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 13.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.224     4.239    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.223     4.462 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           1.507     5.969    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.062 r  counter_BUFG[1]_inst/O
                         net (fo=833, routed)         1.326     7.388    clkdiv_inst/counter_BUFG[1]
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.152     7.540 r  clkdiv_inst/div_res_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.540    clkdiv_inst/div_res_reg[0]_i_1_n_6
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093    13.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
                         clock pessimism              0.371    14.239    
                         clock uncertainty           -0.035    14.204    
    SLICE_X60Y102        FDCE (Setup_fdce_C_D)        0.049    14.253    clkdiv_inst/div_res_reg[1]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  6.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 buzzer_inst/tone_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer_inst/tone_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.755%)  route 0.240ns (65.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.597     1.843    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  buzzer_inst/tone_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.100     1.943 r  buzzer_inst/tone_active_reg/Q
                         net (fo=10, routed)          0.097     2.040    buzzer_inst/tone_active
    SLICE_X49Y54         LUT6 (Prop_lut6_I3_O)        0.028     2.068 r  buzzer_inst/tone_counter[0]_i_1/O
                         net (fo=32, routed)          0.143     2.211    buzzer_inst/tone_counter[0]_i_1_n_0
    SLICE_X48Y48         FDRE                                         r  buzzer_inst/tone_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.889     2.374    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  buzzer_inst/tone_counter_reg[10]/C
                         clock pessimism             -0.267     2.107    
    SLICE_X48Y48         FDRE (Hold_fdre_C_R)        -0.014     2.093    buzzer_inst/tone_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 buzzer_inst/tone_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer_inst/tone_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.755%)  route 0.240ns (65.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.597     1.843    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  buzzer_inst/tone_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.100     1.943 r  buzzer_inst/tone_active_reg/Q
                         net (fo=10, routed)          0.097     2.040    buzzer_inst/tone_active
    SLICE_X49Y54         LUT6 (Prop_lut6_I3_O)        0.028     2.068 r  buzzer_inst/tone_counter[0]_i_1/O
                         net (fo=32, routed)          0.143     2.211    buzzer_inst/tone_counter[0]_i_1_n_0
    SLICE_X48Y48         FDRE                                         r  buzzer_inst/tone_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.889     2.374    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  buzzer_inst/tone_counter_reg[11]/C
                         clock pessimism             -0.267     2.107    
    SLICE_X48Y48         FDRE (Hold_fdre_C_R)        -0.014     2.093    buzzer_inst/tone_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 buzzer_inst/tone_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer_inst/tone_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.755%)  route 0.240ns (65.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.597     1.843    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  buzzer_inst/tone_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.100     1.943 r  buzzer_inst/tone_active_reg/Q
                         net (fo=10, routed)          0.097     2.040    buzzer_inst/tone_active
    SLICE_X49Y54         LUT6 (Prop_lut6_I3_O)        0.028     2.068 r  buzzer_inst/tone_counter[0]_i_1/O
                         net (fo=32, routed)          0.143     2.211    buzzer_inst/tone_counter[0]_i_1_n_0
    SLICE_X48Y48         FDRE                                         r  buzzer_inst/tone_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.889     2.374    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  buzzer_inst/tone_counter_reg[8]/C
                         clock pessimism             -0.267     2.107    
    SLICE_X48Y48         FDRE (Hold_fdre_C_R)        -0.014     2.093    buzzer_inst/tone_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 buzzer_inst/tone_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer_inst/tone_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.755%)  route 0.240ns (65.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.597     1.843    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  buzzer_inst/tone_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.100     1.943 r  buzzer_inst/tone_active_reg/Q
                         net (fo=10, routed)          0.097     2.040    buzzer_inst/tone_active
    SLICE_X49Y54         LUT6 (Prop_lut6_I3_O)        0.028     2.068 r  buzzer_inst/tone_counter[0]_i_1/O
                         net (fo=32, routed)          0.143     2.211    buzzer_inst/tone_counter[0]_i_1_n_0
    SLICE_X48Y48         FDRE                                         r  buzzer_inst/tone_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.889     2.374    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  buzzer_inst/tone_counter_reg[9]/C
                         clock pessimism             -0.267     2.107    
    SLICE_X48Y48         FDRE (Hold_fdre_C_R)        -0.014     2.093    buzzer_inst/tone_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 PS2_inst/data_break_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.599     1.845    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  PS2_inst/data_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.100     1.945 r  PS2_inst/data_break_reg/Q
                         net (fo=2, routed)           0.101     2.046    PS2_inst/data_break_reg_n_0
    SLICE_X40Y64         FDRE                                         r  PS2_inst/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.817     2.302    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  PS2_inst/data_reg[8]/C
                         clock pessimism             -0.446     1.856    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.045     1.901    PS2_inst/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.100ns (45.109%)  route 0.122ns (54.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.599     1.845    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  PS2_inst/temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.100     1.945 r  PS2_inst/temp_data_reg[0]/Q
                         net (fo=2, routed)           0.122     2.066    PS2_inst/temp_data[0]
    SLICE_X40Y64         FDRE                                         r  PS2_inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.817     2.302    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  PS2_inst/data_reg[0]/C
                         clock pessimism             -0.444     1.858    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.063     1.921    PS2_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 buzzer_inst/note_duration_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer_inst/note_duration_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.266ns (69.807%)  route 0.115ns (30.193%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.648     1.894    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  buzzer_inst/note_duration_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.118     2.012 r  buzzer_inst/note_duration_counter_reg[2]/Q
                         net (fo=3, routed)           0.114     2.126    buzzer_inst/note_duration_counter_reg[2]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.233 r  buzzer_inst/note_duration_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.234    buzzer_inst/note_duration_counter_reg[0]_i_3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.275 r  buzzer_inst/note_duration_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.275    buzzer_inst/note_duration_counter_reg[4]_i_1_n_7
    SLICE_X50Y50         FDRE                                         r  buzzer_inst/note_duration_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.815     2.300    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  buzzer_inst/note_duration_counter_reg[4]/C
                         clock pessimism             -0.267     2.033    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.092     2.125    buzzer_inst/note_duration_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 buzzer_inst/note_index_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer_inst/note_index_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.253ns (69.895%)  route 0.109ns (30.105%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.654     1.900    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  buzzer_inst/note_index_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.100     2.000 r  buzzer_inst/note_index_reg_rep[3]/Q
                         net (fo=4, routed)           0.108     2.108    buzzer_inst/note_index_reg_rep[3]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.220 r  buzzer_inst/note_index_reg_rep[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.221    buzzer_inst/note_index_reg_rep[0]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.262 r  buzzer_inst/note_index_reg_rep[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.262    buzzer_inst/note_index_reg_rep[4]_i_1_n_7
    SLICE_X45Y50         FDRE                                         r  buzzer_inst/note_index_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.821     2.306    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  buzzer_inst/note_index_reg_rep[4]/C
                         clock pessimism             -0.267     2.039    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.071     2.110    buzzer_inst/note_index_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 PS2_inst/ps2_clk_falg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/negedge_ps2_clk_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.157ns (72.236%)  route 0.060ns (27.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.600     1.846    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  PS2_inst/ps2_clk_falg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.091     1.937 r  PS2_inst/ps2_clk_falg2_reg/Q
                         net (fo=2, routed)           0.060     1.997    PS2_inst/ps2_clk_falg2
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.066     2.063 r  PS2_inst/negedge_ps2_clk_shift_i_1/O
                         net (fo=1, routed)           0.000     2.063    PS2_inst/negedge_ps2_clk
    SLICE_X39Y62         FDRE                                         r  PS2_inst/negedge_ps2_clk_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.818     2.303    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  PS2_inst/negedge_ps2_clk_shift_reg/C
                         clock pessimism             -0.457     1.846    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.060     1.906    PS2_inst/negedge_ps2_clk_shift_reg
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 buzzer_inst/note_index_reg_rep_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer_inst/current_tone_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.671%)  route 0.130ns (50.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.602     1.848    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  buzzer_inst/note_index_reg_rep_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.100     1.948 r  buzzer_inst/note_index_reg_rep_rep[6]/Q
                         net (fo=19, routed)          0.130     2.077    buzzer_inst/note_index_reg_rep_rep_n_0_[6]
    SLICE_X46Y50         LUT4 (Prop_lut4_I1_O)        0.028     2.105 r  buzzer_inst/current_tone[16]_i_1/O
                         net (fo=1, routed)           0.000     2.105    buzzer_inst/current_tone[16]_i_1_n_0
    SLICE_X46Y50         FDRE                                         r  buzzer_inst/current_tone_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.821     2.306    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  buzzer_inst/current_tone_reg[16]/C
                         clock pessimism             -0.447     1.859    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.087     1.946    buzzer_inst/current_tone_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X40Y64   PS2_inst/data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X40Y64   PS2_inst/data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X40Y64   PS2_inst/data_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X40Y64   PS2_inst/data_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X38Y63   PS2_inst/num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X38Y63   PS2_inst/num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X39Y62   PS2_inst/ps2_clk_falg2_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X41Y64   PS2_inst/data_break_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X41Y64   PS2_inst/data_expand_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X40Y64   PS2_inst/data_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X40Y64   PS2_inst/data_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X40Y64   PS2_inst/data_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X40Y64   PS2_inst/data_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X40Y64   PS2_inst/data_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X40Y64   PS2_inst/data_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X40Y64   PS2_inst/data_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X40Y64   PS2_inst/data_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X38Y63   PS2_inst/num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X38Y63   PS2_inst/num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X41Y64   PS2_inst/data_break_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X41Y64   PS2_inst/data_break_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X41Y64   PS2_inst/data_expand_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X41Y64   PS2_inst/data_expand_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X40Y64   PS2_inst/data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X40Y64   PS2_inst/data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X40Y65   PS2_inst/data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X40Y65   PS2_inst/data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X40Y64   PS2_inst/data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X40Y64   PS2_inst/data_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5102 Endpoints
Min Delay          5102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 total_number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/pixel_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.955ns  (logic 6.252ns (28.476%)  route 15.703ns (71.524%))
  Logic Levels:           46  (CARRY4=24 FDRE=1 LUT2=4 LUT3=6 LUT4=5 LUT5=3 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE                         0.000     0.000 r  total_number_reg[0]/C
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[0]/Q
                         net (fo=23, routed)          1.637     1.860    page_game_inst/pixel_data_reg[11]_i_92_0[0]
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.043     1.903 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.903    page_game_inst/addra[7]_i_34_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.170 r  page_game_inst/addra_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.170    page_game_inst/addra_reg[7]_i_25_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.281 r  page_game_inst/addra_reg[14]_i_39/O[0]
                         net (fo=4, routed)           0.765     3.046    page_game_inst/addra_reg[14]_i_39_n_7
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.342     3.388 r  page_game_inst/addra_reg[14]_i_22/O[1]
                         net (fo=6, routed)           0.875     4.263    vga_inst/left_boundry[5]
    SLICE_X67Y68         LUT2 (Prop_lut2_I1_O)        0.123     4.386 r  vga_inst/p_1_out_i_494/O
                         net (fo=1, routed)           0.000     4.386    vga_inst/p_1_out_i_494_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     4.698 r  vga_inst/p_1_out_i_400/O[3]
                         net (fo=25, routed)          1.060     5.758    page_game_inst/pixel_data7[10]
    SLICE_X66Y66         LUT3 (Prop_lut3_I2_O)        0.127     5.885 r  page_game_inst/p_1_out_i_216/O
                         net (fo=4, routed)           0.542     6.426    page_game_inst/p_1_out_i_216_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.134     6.560 r  page_game_inst/p_1_out_i_567/O
                         net (fo=1, routed)           0.000     6.560    page_game_inst/p_1_out_i_567_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.819 r  page_game_inst/p_1_out_i_463/CO[3]
                         net (fo=1, routed)           0.000     6.819    page_game_inst/p_1_out_i_463_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.872 r  page_game_inst/p_1_out_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.872    page_game_inst/p_1_out_i_367_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.925 r  page_game_inst/p_1_out_i_403/CO[3]
                         net (fo=1, routed)           0.000     6.925    page_game_inst/p_1_out_i_403_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.036 r  page_game_inst/p_1_out_i_402/O[0]
                         net (fo=2, routed)           0.571     7.607    page_game_inst/p_1_out_i_402_n_7
    SLICE_X60Y68         LUT3 (Prop_lut3_I2_O)        0.132     7.739 r  page_game_inst/p_1_out_i_223/O
                         net (fo=2, routed)           0.469     8.209    page_game_inst/p_1_out_i_223_n_0
    SLICE_X64Y68         LUT4 (Prop_lut4_I3_O)        0.136     8.345 r  page_game_inst/p_1_out_i_227/O
                         net (fo=1, routed)           0.000     8.345    page_game_inst/p_1_out_i_227_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     8.653 r  page_game_inst/p_1_out_i_134/O[3]
                         net (fo=3, routed)           0.648     9.301    page_game_inst/p_1_out_i_134_n_4
    SLICE_X73Y69         LUT3 (Prop_lut3_I2_O)        0.120     9.421 r  page_game_inst/p_1_out_i_138/O
                         net (fo=2, routed)           0.553     9.974    page_game_inst/p_1_out_i_138_n_0
    SLICE_X74Y69         LUT5 (Prop_lut5_I4_O)        0.047    10.021 r  page_game_inst/p_1_out_i_81/O
                         net (fo=2, routed)           0.614    10.635    page_game_inst/p_1_out_i_81_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I0_O)        0.134    10.769 r  page_game_inst/p_1_out_i_85/O
                         net (fo=1, routed)           0.000    10.769    page_game_inst/p_1_out_i_85_n_0
    SLICE_X69Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.947 r  page_game_inst/p_1_out_i_45/O[3]
                         net (fo=9, routed)           1.040    11.987    page_game_inst/p_1_out_i_87_0[1]
    SLICE_X68Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366    12.353 r  page_game_inst/p_1_out_i_529/CO[3]
                         net (fo=1, routed)           0.000    12.353    page_game_inst/p_1_out_i_529_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.461 r  page_game_inst/p_1_out_i_419/O[0]
                         net (fo=3, routed)           0.734    13.195    page_game_inst/p_1_out_i_419_n_7
    SLICE_X72Y67         LUT4 (Prop_lut4_I2_O)        0.123    13.318 r  page_game_inst/p_1_out_i_528/O
                         net (fo=1, routed)           0.000    13.318    page_game_inst/p_1_out_i_528_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.564 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000    13.564    page_game_inst/p_1_out_i_406_n_0
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.618 r  page_game_inst/p_1_out_i_301/CO[3]
                         net (fo=1, routed)           0.000    13.618    page_game_inst/p_1_out_i_301_n_0
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.672 r  page_game_inst/p_1_out_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.672    page_game_inst/p_1_out_i_153_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.726 r  page_game_inst/p_1_out_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.726    page_game_inst/p_1_out_i_96_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.780 r  page_game_inst/p_1_out_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.780    page_game_inst/p_1_out_i_64_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.890 f  page_game_inst/p_1_out_i_42/CO[2]
                         net (fo=57, routed)          1.045    14.936    vga_inst/p_1_out_1[0]
    SLICE_X58Y77         LUT3 (Prop_lut3_I0_O)        0.128    15.064 r  vga_inst/p_1_out_i_61/O
                         net (fo=36, routed)          1.047    16.111    page_game_inst/pixel_data_reg[11]_i_138
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.043    16.154 r  page_game_inst/addra[7]_i_29/O
                         net (fo=1, routed)           0.000    16.154    vga_inst/addra[7]_i_13_0[1]
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    16.332 f  vga_inst/addra_reg[7]_i_21/O[3]
                         net (fo=2, routed)           0.442    16.774    vga_inst/addra_reg[7]_i_21_n_4
    SLICE_X60Y68         LUT3 (Prop_lut3_I1_O)        0.120    16.894 r  vga_inst/addra[11]_i_14/O
                         net (fo=2, routed)           0.702    17.596    vga_inst/addra[11]_i_14_n_0
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.043    17.639 r  vga_inst/addra[11]_i_18/O
                         net (fo=1, routed)           0.000    17.639    vga_inst/addra[11]_i_18_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.895 r  vga_inst/addra_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.895    vga_inst/addra_reg[11]_i_11_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.949 r  vga_inst/addra_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.949    vga_inst/addra_reg[14]_i_10_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    18.100 f  vga_inst/pixel_data_reg[11]_i_128/O[3]
                         net (fo=6, routed)           0.903    19.003    vga_inst/page_game_inst/pixel_data6[19]
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.120    19.123 r  vga_inst/pixel_data[3]_i_48/O
                         net (fo=1, routed)           0.000    19.123    vga_inst/pixel_data[3]_i_48_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.382 r  vga_inst/pixel_data_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.382    vga_inst/pixel_data_reg[3]_i_27_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    19.492 r  vga_inst/pixel_data_reg[3]_i_12/CO[2]
                         net (fo=2, routed)           0.553    20.045    vga_inst/page_game_inst/pixel_data50_in
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.129    20.174 r  vga_inst/pixel_data[11]_i_28/O
                         net (fo=1, routed)           0.108    20.282    vga_inst/pixel_data[11]_i_28_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I0_O)        0.043    20.325 r  vga_inst/pixel_data[11]_i_11/O
                         net (fo=1, routed)           0.476    20.801    vga_inst/page_game_inst/pixel_data37_out
    SLICE_X57Y78         LUT4 (Prop_lut4_I3_O)        0.043    20.844 r  vga_inst/pixel_data[11]_i_3__0/O
                         net (fo=5, routed)           0.556    21.399    vga_inst/page_game_inst/pixel_data115_out
    SLICE_X60Y79         LUT2 (Prop_lut2_I0_O)        0.043    21.442 r  vga_inst/pixel_data[3]_i_3/O
                         net (fo=2, routed)           0.363    21.805    vga_inst/pixel_data[3]_i_3_n_0
    SLICE_X60Y79         LUT5 (Prop_lut5_I0_O)        0.043    21.848 r  vga_inst/pixel_data[2]_i_2/O
                         net (fo=1, routed)           0.000    21.848    vga_inst/pixel_data[2]_i_2_n_0
    SLICE_X60Y79         MUXF7 (Prop_muxf7_I0_O)      0.107    21.955 r  vga_inst/pixel_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    21.955    page_game_inst/pixel_data_reg[2]_6
    SLICE_X60Y79         FDRE                                         r  page_game_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/pixel_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.652ns  (logic 6.145ns (28.380%)  route 15.507ns (71.620%))
  Logic Levels:           45  (CARRY4=24 FDRE=1 LUT2=4 LUT3=6 LUT4=5 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE                         0.000     0.000 r  total_number_reg[0]/C
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[0]/Q
                         net (fo=23, routed)          1.637     1.860    page_game_inst/pixel_data_reg[11]_i_92_0[0]
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.043     1.903 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.903    page_game_inst/addra[7]_i_34_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.170 r  page_game_inst/addra_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.170    page_game_inst/addra_reg[7]_i_25_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.281 r  page_game_inst/addra_reg[14]_i_39/O[0]
                         net (fo=4, routed)           0.765     3.046    page_game_inst/addra_reg[14]_i_39_n_7
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.342     3.388 r  page_game_inst/addra_reg[14]_i_22/O[1]
                         net (fo=6, routed)           0.875     4.263    vga_inst/left_boundry[5]
    SLICE_X67Y68         LUT2 (Prop_lut2_I1_O)        0.123     4.386 r  vga_inst/p_1_out_i_494/O
                         net (fo=1, routed)           0.000     4.386    vga_inst/p_1_out_i_494_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     4.698 r  vga_inst/p_1_out_i_400/O[3]
                         net (fo=25, routed)          1.060     5.758    page_game_inst/pixel_data7[10]
    SLICE_X66Y66         LUT3 (Prop_lut3_I2_O)        0.127     5.885 r  page_game_inst/p_1_out_i_216/O
                         net (fo=4, routed)           0.542     6.426    page_game_inst/p_1_out_i_216_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.134     6.560 r  page_game_inst/p_1_out_i_567/O
                         net (fo=1, routed)           0.000     6.560    page_game_inst/p_1_out_i_567_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.819 r  page_game_inst/p_1_out_i_463/CO[3]
                         net (fo=1, routed)           0.000     6.819    page_game_inst/p_1_out_i_463_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.872 r  page_game_inst/p_1_out_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.872    page_game_inst/p_1_out_i_367_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.925 r  page_game_inst/p_1_out_i_403/CO[3]
                         net (fo=1, routed)           0.000     6.925    page_game_inst/p_1_out_i_403_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.036 r  page_game_inst/p_1_out_i_402/O[0]
                         net (fo=2, routed)           0.571     7.607    page_game_inst/p_1_out_i_402_n_7
    SLICE_X60Y68         LUT3 (Prop_lut3_I2_O)        0.132     7.739 r  page_game_inst/p_1_out_i_223/O
                         net (fo=2, routed)           0.469     8.209    page_game_inst/p_1_out_i_223_n_0
    SLICE_X64Y68         LUT4 (Prop_lut4_I3_O)        0.136     8.345 r  page_game_inst/p_1_out_i_227/O
                         net (fo=1, routed)           0.000     8.345    page_game_inst/p_1_out_i_227_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     8.653 r  page_game_inst/p_1_out_i_134/O[3]
                         net (fo=3, routed)           0.648     9.301    page_game_inst/p_1_out_i_134_n_4
    SLICE_X73Y69         LUT3 (Prop_lut3_I2_O)        0.120     9.421 r  page_game_inst/p_1_out_i_138/O
                         net (fo=2, routed)           0.553     9.974    page_game_inst/p_1_out_i_138_n_0
    SLICE_X74Y69         LUT5 (Prop_lut5_I4_O)        0.047    10.021 r  page_game_inst/p_1_out_i_81/O
                         net (fo=2, routed)           0.614    10.635    page_game_inst/p_1_out_i_81_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I0_O)        0.134    10.769 r  page_game_inst/p_1_out_i_85/O
                         net (fo=1, routed)           0.000    10.769    page_game_inst/p_1_out_i_85_n_0
    SLICE_X69Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.947 r  page_game_inst/p_1_out_i_45/O[3]
                         net (fo=9, routed)           1.040    11.987    page_game_inst/p_1_out_i_87_0[1]
    SLICE_X68Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366    12.353 r  page_game_inst/p_1_out_i_529/CO[3]
                         net (fo=1, routed)           0.000    12.353    page_game_inst/p_1_out_i_529_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.461 r  page_game_inst/p_1_out_i_419/O[0]
                         net (fo=3, routed)           0.734    13.195    page_game_inst/p_1_out_i_419_n_7
    SLICE_X72Y67         LUT4 (Prop_lut4_I2_O)        0.123    13.318 r  page_game_inst/p_1_out_i_528/O
                         net (fo=1, routed)           0.000    13.318    page_game_inst/p_1_out_i_528_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.564 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000    13.564    page_game_inst/p_1_out_i_406_n_0
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.618 r  page_game_inst/p_1_out_i_301/CO[3]
                         net (fo=1, routed)           0.000    13.618    page_game_inst/p_1_out_i_301_n_0
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.672 r  page_game_inst/p_1_out_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.672    page_game_inst/p_1_out_i_153_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.726 r  page_game_inst/p_1_out_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.726    page_game_inst/p_1_out_i_96_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.780 r  page_game_inst/p_1_out_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.780    page_game_inst/p_1_out_i_64_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.890 f  page_game_inst/p_1_out_i_42/CO[2]
                         net (fo=57, routed)          1.045    14.936    vga_inst/p_1_out_1[0]
    SLICE_X58Y77         LUT3 (Prop_lut3_I0_O)        0.128    15.064 r  vga_inst/p_1_out_i_61/O
                         net (fo=36, routed)          1.047    16.111    page_game_inst/pixel_data_reg[11]_i_138
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.043    16.154 r  page_game_inst/addra[7]_i_29/O
                         net (fo=1, routed)           0.000    16.154    vga_inst/addra[7]_i_13_0[1]
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    16.332 f  vga_inst/addra_reg[7]_i_21/O[3]
                         net (fo=2, routed)           0.442    16.774    vga_inst/addra_reg[7]_i_21_n_4
    SLICE_X60Y68         LUT3 (Prop_lut3_I1_O)        0.120    16.894 r  vga_inst/addra[11]_i_14/O
                         net (fo=2, routed)           0.702    17.596    vga_inst/addra[11]_i_14_n_0
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.043    17.639 r  vga_inst/addra[11]_i_18/O
                         net (fo=1, routed)           0.000    17.639    vga_inst/addra[11]_i_18_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.895 r  vga_inst/addra_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.895    vga_inst/addra_reg[11]_i_11_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.949 r  vga_inst/addra_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.949    vga_inst/addra_reg[14]_i_10_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    18.100 f  vga_inst/pixel_data_reg[11]_i_128/O[3]
                         net (fo=6, routed)           0.903    19.003    vga_inst/page_game_inst/pixel_data6[19]
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.120    19.123 r  vga_inst/pixel_data[3]_i_48/O
                         net (fo=1, routed)           0.000    19.123    vga_inst/pixel_data[3]_i_48_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.382 r  vga_inst/pixel_data_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.382    vga_inst/pixel_data_reg[3]_i_27_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    19.492 r  vga_inst/pixel_data_reg[3]_i_12/CO[2]
                         net (fo=2, routed)           0.553    20.045    vga_inst/page_game_inst/pixel_data50_in
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.129    20.174 r  vga_inst/pixel_data[11]_i_28/O
                         net (fo=1, routed)           0.108    20.282    vga_inst/pixel_data[11]_i_28_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I0_O)        0.043    20.325 r  vga_inst/pixel_data[11]_i_11/O
                         net (fo=1, routed)           0.476    20.801    vga_inst/page_game_inst/pixel_data37_out
    SLICE_X57Y78         LUT4 (Prop_lut4_I3_O)        0.043    20.844 r  vga_inst/pixel_data[11]_i_3__0/O
                         net (fo=5, routed)           0.556    21.399    vga_inst/page_game_inst/pixel_data115_out
    SLICE_X60Y79         LUT2 (Prop_lut2_I0_O)        0.043    21.442 r  vga_inst/pixel_data[3]_i_3/O
                         net (fo=2, routed)           0.167    21.609    vga_inst/pixel_data[3]_i_3_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I2_O)        0.043    21.652 r  vga_inst/pixel_data[3]_i_1__0/O
                         net (fo=1, routed)           0.000    21.652    page_game_inst/pixel_data_reg[3]_4
    SLICE_X60Y79         FDRE                                         r  page_game_inst/pixel_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/pixel_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.586ns  (logic 6.207ns (28.754%)  route 15.379ns (71.246%))
  Logic Levels:           44  (CARRY4=24 FDRE=1 LUT2=4 LUT3=5 LUT4=4 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE                         0.000     0.000 r  total_number_reg[0]/C
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[0]/Q
                         net (fo=23, routed)          1.637     1.860    page_game_inst/pixel_data_reg[11]_i_92_0[0]
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.043     1.903 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.903    page_game_inst/addra[7]_i_34_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.170 r  page_game_inst/addra_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.170    page_game_inst/addra_reg[7]_i_25_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.281 r  page_game_inst/addra_reg[14]_i_39/O[0]
                         net (fo=4, routed)           0.765     3.046    page_game_inst/addra_reg[14]_i_39_n_7
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.342     3.388 r  page_game_inst/addra_reg[14]_i_22/O[1]
                         net (fo=6, routed)           0.875     4.263    vga_inst/left_boundry[5]
    SLICE_X67Y68         LUT2 (Prop_lut2_I1_O)        0.123     4.386 r  vga_inst/p_1_out_i_494/O
                         net (fo=1, routed)           0.000     4.386    vga_inst/p_1_out_i_494_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     4.698 r  vga_inst/p_1_out_i_400/O[3]
                         net (fo=25, routed)          1.060     5.758    page_game_inst/pixel_data7[10]
    SLICE_X66Y66         LUT3 (Prop_lut3_I2_O)        0.127     5.885 r  page_game_inst/p_1_out_i_216/O
                         net (fo=4, routed)           0.542     6.426    page_game_inst/p_1_out_i_216_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.134     6.560 r  page_game_inst/p_1_out_i_567/O
                         net (fo=1, routed)           0.000     6.560    page_game_inst/p_1_out_i_567_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.819 r  page_game_inst/p_1_out_i_463/CO[3]
                         net (fo=1, routed)           0.000     6.819    page_game_inst/p_1_out_i_463_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.872 r  page_game_inst/p_1_out_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.872    page_game_inst/p_1_out_i_367_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.925 r  page_game_inst/p_1_out_i_403/CO[3]
                         net (fo=1, routed)           0.000     6.925    page_game_inst/p_1_out_i_403_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.036 r  page_game_inst/p_1_out_i_402/O[0]
                         net (fo=2, routed)           0.571     7.607    page_game_inst/p_1_out_i_402_n_7
    SLICE_X60Y68         LUT3 (Prop_lut3_I2_O)        0.132     7.739 r  page_game_inst/p_1_out_i_223/O
                         net (fo=2, routed)           0.469     8.209    page_game_inst/p_1_out_i_223_n_0
    SLICE_X64Y68         LUT4 (Prop_lut4_I3_O)        0.136     8.345 r  page_game_inst/p_1_out_i_227/O
                         net (fo=1, routed)           0.000     8.345    page_game_inst/p_1_out_i_227_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     8.653 r  page_game_inst/p_1_out_i_134/O[3]
                         net (fo=3, routed)           0.648     9.301    page_game_inst/p_1_out_i_134_n_4
    SLICE_X73Y69         LUT3 (Prop_lut3_I2_O)        0.120     9.421 r  page_game_inst/p_1_out_i_138/O
                         net (fo=2, routed)           0.553     9.974    page_game_inst/p_1_out_i_138_n_0
    SLICE_X74Y69         LUT5 (Prop_lut5_I4_O)        0.047    10.021 r  page_game_inst/p_1_out_i_81/O
                         net (fo=2, routed)           0.614    10.635    page_game_inst/p_1_out_i_81_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I0_O)        0.134    10.769 r  page_game_inst/p_1_out_i_85/O
                         net (fo=1, routed)           0.000    10.769    page_game_inst/p_1_out_i_85_n_0
    SLICE_X69Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.947 r  page_game_inst/p_1_out_i_45/O[3]
                         net (fo=9, routed)           1.040    11.987    page_game_inst/p_1_out_i_87_0[1]
    SLICE_X68Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366    12.353 r  page_game_inst/p_1_out_i_529/CO[3]
                         net (fo=1, routed)           0.000    12.353    page_game_inst/p_1_out_i_529_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.461 r  page_game_inst/p_1_out_i_419/O[0]
                         net (fo=3, routed)           0.734    13.195    page_game_inst/p_1_out_i_419_n_7
    SLICE_X72Y67         LUT4 (Prop_lut4_I2_O)        0.123    13.318 r  page_game_inst/p_1_out_i_528/O
                         net (fo=1, routed)           0.000    13.318    page_game_inst/p_1_out_i_528_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.564 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000    13.564    page_game_inst/p_1_out_i_406_n_0
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.618 r  page_game_inst/p_1_out_i_301/CO[3]
                         net (fo=1, routed)           0.000    13.618    page_game_inst/p_1_out_i_301_n_0
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.672 r  page_game_inst/p_1_out_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.672    page_game_inst/p_1_out_i_153_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.726 r  page_game_inst/p_1_out_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.726    page_game_inst/p_1_out_i_96_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.780 r  page_game_inst/p_1_out_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.780    page_game_inst/p_1_out_i_64_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.890 f  page_game_inst/p_1_out_i_42/CO[2]
                         net (fo=57, routed)          1.045    14.936    vga_inst/p_1_out_1[0]
    SLICE_X58Y77         LUT3 (Prop_lut3_I0_O)        0.128    15.064 r  vga_inst/p_1_out_i_61/O
                         net (fo=36, routed)          1.047    16.111    page_game_inst/pixel_data_reg[11]_i_138
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.043    16.154 r  page_game_inst/addra[7]_i_29/O
                         net (fo=1, routed)           0.000    16.154    vga_inst/addra[7]_i_13_0[1]
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    16.332 f  vga_inst/addra_reg[7]_i_21/O[3]
                         net (fo=2, routed)           0.442    16.774    vga_inst/addra_reg[7]_i_21_n_4
    SLICE_X60Y68         LUT3 (Prop_lut3_I1_O)        0.120    16.894 r  vga_inst/addra[11]_i_14/O
                         net (fo=2, routed)           0.702    17.596    vga_inst/addra[11]_i_14_n_0
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.043    17.639 r  vga_inst/addra[11]_i_18/O
                         net (fo=1, routed)           0.000    17.639    vga_inst/addra[11]_i_18_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.895 r  vga_inst/addra_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.895    vga_inst/addra_reg[11]_i_11_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.949 r  vga_inst/addra_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.949    vga_inst/addra_reg[14]_i_10_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    18.100 f  vga_inst/pixel_data_reg[11]_i_128/O[3]
                         net (fo=6, routed)           0.903    19.003    vga_inst/page_game_inst/pixel_data6[19]
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.120    19.123 r  vga_inst/pixel_data[3]_i_48/O
                         net (fo=1, routed)           0.000    19.123    vga_inst/pixel_data[3]_i_48_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.382 r  vga_inst/pixel_data_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.382    vga_inst/pixel_data_reg[3]_i_27_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    19.492 f  vga_inst/pixel_data_reg[3]_i_12/CO[2]
                         net (fo=2, routed)           0.467    19.959    vga_inst/page_game_inst/pixel_data50_in
    SLICE_X64Y78         LUT6 (Prop_lut6_I3_O)        0.129    20.088 f  vga_inst/pixel_data[3]_i_6/O
                         net (fo=1, routed)           0.482    20.570    vga_inst/pixel_data[3]_i_6_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.043    20.613 f  vga_inst/pixel_data[3]_i_2/O
                         net (fo=3, routed)           0.370    20.983    vga_inst/page_game_inst/pixel_data112_out
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.054    21.037 r  vga_inst/pixel_data[11]_i_5/O
                         net (fo=4, routed)           0.412    21.449    vga_inst/pixel_data[11]_i_5_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I5_O)        0.137    21.586 r  vga_inst/pixel_data[6]_i_1__0/O
                         net (fo=1, routed)           0.000    21.586    page_game_inst/pixel_data_reg[6]_1
    SLICE_X57Y79         FDRE                                         r  page_game_inst/pixel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/pixel_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.586ns  (logic 6.207ns (28.754%)  route 15.379ns (71.246%))
  Logic Levels:           44  (CARRY4=24 FDRE=1 LUT2=4 LUT3=5 LUT4=4 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE                         0.000     0.000 r  total_number_reg[0]/C
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[0]/Q
                         net (fo=23, routed)          1.637     1.860    page_game_inst/pixel_data_reg[11]_i_92_0[0]
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.043     1.903 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.903    page_game_inst/addra[7]_i_34_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.170 r  page_game_inst/addra_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.170    page_game_inst/addra_reg[7]_i_25_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.281 r  page_game_inst/addra_reg[14]_i_39/O[0]
                         net (fo=4, routed)           0.765     3.046    page_game_inst/addra_reg[14]_i_39_n_7
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.342     3.388 r  page_game_inst/addra_reg[14]_i_22/O[1]
                         net (fo=6, routed)           0.875     4.263    vga_inst/left_boundry[5]
    SLICE_X67Y68         LUT2 (Prop_lut2_I1_O)        0.123     4.386 r  vga_inst/p_1_out_i_494/O
                         net (fo=1, routed)           0.000     4.386    vga_inst/p_1_out_i_494_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     4.698 r  vga_inst/p_1_out_i_400/O[3]
                         net (fo=25, routed)          1.060     5.758    page_game_inst/pixel_data7[10]
    SLICE_X66Y66         LUT3 (Prop_lut3_I2_O)        0.127     5.885 r  page_game_inst/p_1_out_i_216/O
                         net (fo=4, routed)           0.542     6.426    page_game_inst/p_1_out_i_216_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.134     6.560 r  page_game_inst/p_1_out_i_567/O
                         net (fo=1, routed)           0.000     6.560    page_game_inst/p_1_out_i_567_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.819 r  page_game_inst/p_1_out_i_463/CO[3]
                         net (fo=1, routed)           0.000     6.819    page_game_inst/p_1_out_i_463_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.872 r  page_game_inst/p_1_out_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.872    page_game_inst/p_1_out_i_367_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.925 r  page_game_inst/p_1_out_i_403/CO[3]
                         net (fo=1, routed)           0.000     6.925    page_game_inst/p_1_out_i_403_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.036 r  page_game_inst/p_1_out_i_402/O[0]
                         net (fo=2, routed)           0.571     7.607    page_game_inst/p_1_out_i_402_n_7
    SLICE_X60Y68         LUT3 (Prop_lut3_I2_O)        0.132     7.739 r  page_game_inst/p_1_out_i_223/O
                         net (fo=2, routed)           0.469     8.209    page_game_inst/p_1_out_i_223_n_0
    SLICE_X64Y68         LUT4 (Prop_lut4_I3_O)        0.136     8.345 r  page_game_inst/p_1_out_i_227/O
                         net (fo=1, routed)           0.000     8.345    page_game_inst/p_1_out_i_227_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     8.653 r  page_game_inst/p_1_out_i_134/O[3]
                         net (fo=3, routed)           0.648     9.301    page_game_inst/p_1_out_i_134_n_4
    SLICE_X73Y69         LUT3 (Prop_lut3_I2_O)        0.120     9.421 r  page_game_inst/p_1_out_i_138/O
                         net (fo=2, routed)           0.553     9.974    page_game_inst/p_1_out_i_138_n_0
    SLICE_X74Y69         LUT5 (Prop_lut5_I4_O)        0.047    10.021 r  page_game_inst/p_1_out_i_81/O
                         net (fo=2, routed)           0.614    10.635    page_game_inst/p_1_out_i_81_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I0_O)        0.134    10.769 r  page_game_inst/p_1_out_i_85/O
                         net (fo=1, routed)           0.000    10.769    page_game_inst/p_1_out_i_85_n_0
    SLICE_X69Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.947 r  page_game_inst/p_1_out_i_45/O[3]
                         net (fo=9, routed)           1.040    11.987    page_game_inst/p_1_out_i_87_0[1]
    SLICE_X68Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366    12.353 r  page_game_inst/p_1_out_i_529/CO[3]
                         net (fo=1, routed)           0.000    12.353    page_game_inst/p_1_out_i_529_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.461 r  page_game_inst/p_1_out_i_419/O[0]
                         net (fo=3, routed)           0.734    13.195    page_game_inst/p_1_out_i_419_n_7
    SLICE_X72Y67         LUT4 (Prop_lut4_I2_O)        0.123    13.318 r  page_game_inst/p_1_out_i_528/O
                         net (fo=1, routed)           0.000    13.318    page_game_inst/p_1_out_i_528_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.564 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000    13.564    page_game_inst/p_1_out_i_406_n_0
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.618 r  page_game_inst/p_1_out_i_301/CO[3]
                         net (fo=1, routed)           0.000    13.618    page_game_inst/p_1_out_i_301_n_0
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.672 r  page_game_inst/p_1_out_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.672    page_game_inst/p_1_out_i_153_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.726 r  page_game_inst/p_1_out_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.726    page_game_inst/p_1_out_i_96_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.780 r  page_game_inst/p_1_out_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.780    page_game_inst/p_1_out_i_64_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.890 f  page_game_inst/p_1_out_i_42/CO[2]
                         net (fo=57, routed)          1.045    14.936    vga_inst/p_1_out_1[0]
    SLICE_X58Y77         LUT3 (Prop_lut3_I0_O)        0.128    15.064 r  vga_inst/p_1_out_i_61/O
                         net (fo=36, routed)          1.047    16.111    page_game_inst/pixel_data_reg[11]_i_138
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.043    16.154 r  page_game_inst/addra[7]_i_29/O
                         net (fo=1, routed)           0.000    16.154    vga_inst/addra[7]_i_13_0[1]
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    16.332 f  vga_inst/addra_reg[7]_i_21/O[3]
                         net (fo=2, routed)           0.442    16.774    vga_inst/addra_reg[7]_i_21_n_4
    SLICE_X60Y68         LUT3 (Prop_lut3_I1_O)        0.120    16.894 r  vga_inst/addra[11]_i_14/O
                         net (fo=2, routed)           0.702    17.596    vga_inst/addra[11]_i_14_n_0
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.043    17.639 r  vga_inst/addra[11]_i_18/O
                         net (fo=1, routed)           0.000    17.639    vga_inst/addra[11]_i_18_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.895 r  vga_inst/addra_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.895    vga_inst/addra_reg[11]_i_11_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.949 r  vga_inst/addra_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.949    vga_inst/addra_reg[14]_i_10_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    18.100 f  vga_inst/pixel_data_reg[11]_i_128/O[3]
                         net (fo=6, routed)           0.903    19.003    vga_inst/page_game_inst/pixel_data6[19]
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.120    19.123 r  vga_inst/pixel_data[3]_i_48/O
                         net (fo=1, routed)           0.000    19.123    vga_inst/pixel_data[3]_i_48_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.382 r  vga_inst/pixel_data_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.382    vga_inst/pixel_data_reg[3]_i_27_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    19.492 f  vga_inst/pixel_data_reg[3]_i_12/CO[2]
                         net (fo=2, routed)           0.467    19.959    vga_inst/page_game_inst/pixel_data50_in
    SLICE_X64Y78         LUT6 (Prop_lut6_I3_O)        0.129    20.088 f  vga_inst/pixel_data[3]_i_6/O
                         net (fo=1, routed)           0.482    20.570    vga_inst/pixel_data[3]_i_6_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.043    20.613 f  vga_inst/pixel_data[3]_i_2/O
                         net (fo=3, routed)           0.370    20.983    vga_inst/page_game_inst/pixel_data112_out
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.054    21.037 r  vga_inst/pixel_data[11]_i_5/O
                         net (fo=4, routed)           0.412    21.449    vga_inst/pixel_data[11]_i_5_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I5_O)        0.137    21.586 r  vga_inst/pixel_data[7]_i_1__0/O
                         net (fo=1, routed)           0.000    21.586    page_game_inst/pixel_data_reg[7]_1
    SLICE_X57Y79         FDRE                                         r  page_game_inst/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/pixel_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.547ns  (logic 6.207ns (28.807%)  route 15.340ns (71.193%))
  Logic Levels:           44  (CARRY4=24 FDRE=1 LUT2=4 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE                         0.000     0.000 r  total_number_reg[0]/C
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[0]/Q
                         net (fo=23, routed)          1.637     1.860    page_game_inst/pixel_data_reg[11]_i_92_0[0]
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.043     1.903 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.903    page_game_inst/addra[7]_i_34_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.170 r  page_game_inst/addra_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.170    page_game_inst/addra_reg[7]_i_25_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.281 r  page_game_inst/addra_reg[14]_i_39/O[0]
                         net (fo=4, routed)           0.765     3.046    page_game_inst/addra_reg[14]_i_39_n_7
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.342     3.388 r  page_game_inst/addra_reg[14]_i_22/O[1]
                         net (fo=6, routed)           0.875     4.263    vga_inst/left_boundry[5]
    SLICE_X67Y68         LUT2 (Prop_lut2_I1_O)        0.123     4.386 r  vga_inst/p_1_out_i_494/O
                         net (fo=1, routed)           0.000     4.386    vga_inst/p_1_out_i_494_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     4.698 r  vga_inst/p_1_out_i_400/O[3]
                         net (fo=25, routed)          1.060     5.758    page_game_inst/pixel_data7[10]
    SLICE_X66Y66         LUT3 (Prop_lut3_I2_O)        0.127     5.885 r  page_game_inst/p_1_out_i_216/O
                         net (fo=4, routed)           0.542     6.426    page_game_inst/p_1_out_i_216_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.134     6.560 r  page_game_inst/p_1_out_i_567/O
                         net (fo=1, routed)           0.000     6.560    page_game_inst/p_1_out_i_567_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.819 r  page_game_inst/p_1_out_i_463/CO[3]
                         net (fo=1, routed)           0.000     6.819    page_game_inst/p_1_out_i_463_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.872 r  page_game_inst/p_1_out_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.872    page_game_inst/p_1_out_i_367_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.925 r  page_game_inst/p_1_out_i_403/CO[3]
                         net (fo=1, routed)           0.000     6.925    page_game_inst/p_1_out_i_403_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.036 r  page_game_inst/p_1_out_i_402/O[0]
                         net (fo=2, routed)           0.571     7.607    page_game_inst/p_1_out_i_402_n_7
    SLICE_X60Y68         LUT3 (Prop_lut3_I2_O)        0.132     7.739 r  page_game_inst/p_1_out_i_223/O
                         net (fo=2, routed)           0.469     8.209    page_game_inst/p_1_out_i_223_n_0
    SLICE_X64Y68         LUT4 (Prop_lut4_I3_O)        0.136     8.345 r  page_game_inst/p_1_out_i_227/O
                         net (fo=1, routed)           0.000     8.345    page_game_inst/p_1_out_i_227_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     8.653 r  page_game_inst/p_1_out_i_134/O[3]
                         net (fo=3, routed)           0.648     9.301    page_game_inst/p_1_out_i_134_n_4
    SLICE_X73Y69         LUT3 (Prop_lut3_I2_O)        0.120     9.421 r  page_game_inst/p_1_out_i_138/O
                         net (fo=2, routed)           0.553     9.974    page_game_inst/p_1_out_i_138_n_0
    SLICE_X74Y69         LUT5 (Prop_lut5_I4_O)        0.047    10.021 r  page_game_inst/p_1_out_i_81/O
                         net (fo=2, routed)           0.614    10.635    page_game_inst/p_1_out_i_81_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I0_O)        0.134    10.769 r  page_game_inst/p_1_out_i_85/O
                         net (fo=1, routed)           0.000    10.769    page_game_inst/p_1_out_i_85_n_0
    SLICE_X69Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.947 r  page_game_inst/p_1_out_i_45/O[3]
                         net (fo=9, routed)           1.040    11.987    page_game_inst/p_1_out_i_87_0[1]
    SLICE_X68Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366    12.353 r  page_game_inst/p_1_out_i_529/CO[3]
                         net (fo=1, routed)           0.000    12.353    page_game_inst/p_1_out_i_529_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.461 r  page_game_inst/p_1_out_i_419/O[0]
                         net (fo=3, routed)           0.734    13.195    page_game_inst/p_1_out_i_419_n_7
    SLICE_X72Y67         LUT4 (Prop_lut4_I2_O)        0.123    13.318 r  page_game_inst/p_1_out_i_528/O
                         net (fo=1, routed)           0.000    13.318    page_game_inst/p_1_out_i_528_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.564 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000    13.564    page_game_inst/p_1_out_i_406_n_0
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.618 r  page_game_inst/p_1_out_i_301/CO[3]
                         net (fo=1, routed)           0.000    13.618    page_game_inst/p_1_out_i_301_n_0
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.672 r  page_game_inst/p_1_out_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.672    page_game_inst/p_1_out_i_153_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.726 r  page_game_inst/p_1_out_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.726    page_game_inst/p_1_out_i_96_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.780 r  page_game_inst/p_1_out_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.780    page_game_inst/p_1_out_i_64_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.890 f  page_game_inst/p_1_out_i_42/CO[2]
                         net (fo=57, routed)          1.045    14.936    vga_inst/p_1_out_1[0]
    SLICE_X58Y77         LUT3 (Prop_lut3_I0_O)        0.128    15.064 r  vga_inst/p_1_out_i_61/O
                         net (fo=36, routed)          1.047    16.111    page_game_inst/pixel_data_reg[11]_i_138
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.043    16.154 r  page_game_inst/addra[7]_i_29/O
                         net (fo=1, routed)           0.000    16.154    vga_inst/addra[7]_i_13_0[1]
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    16.332 f  vga_inst/addra_reg[7]_i_21/O[3]
                         net (fo=2, routed)           0.442    16.774    vga_inst/addra_reg[7]_i_21_n_4
    SLICE_X60Y68         LUT3 (Prop_lut3_I1_O)        0.120    16.894 r  vga_inst/addra[11]_i_14/O
                         net (fo=2, routed)           0.702    17.596    vga_inst/addra[11]_i_14_n_0
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.043    17.639 r  vga_inst/addra[11]_i_18/O
                         net (fo=1, routed)           0.000    17.639    vga_inst/addra[11]_i_18_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.895 r  vga_inst/addra_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.895    vga_inst/addra_reg[11]_i_11_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.949 r  vga_inst/addra_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.949    vga_inst/addra_reg[14]_i_10_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    18.100 f  vga_inst/pixel_data_reg[11]_i_128/O[3]
                         net (fo=6, routed)           0.903    19.003    vga_inst/page_game_inst/pixel_data6[19]
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.120    19.123 r  vga_inst/pixel_data[3]_i_48/O
                         net (fo=1, routed)           0.000    19.123    vga_inst/pixel_data[3]_i_48_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.382 r  vga_inst/pixel_data_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.382    vga_inst/pixel_data_reg[3]_i_27_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    19.492 f  vga_inst/pixel_data_reg[3]_i_12/CO[2]
                         net (fo=2, routed)           0.467    19.959    vga_inst/page_game_inst/pixel_data50_in
    SLICE_X64Y78         LUT6 (Prop_lut6_I3_O)        0.129    20.088 f  vga_inst/pixel_data[3]_i_6/O
                         net (fo=1, routed)           0.482    20.570    vga_inst/pixel_data[3]_i_6_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.043    20.613 f  vga_inst/pixel_data[3]_i_2/O
                         net (fo=3, routed)           0.370    20.983    vga_inst/page_game_inst/pixel_data112_out
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.054    21.037 r  vga_inst/pixel_data[11]_i_5/O
                         net (fo=4, routed)           0.373    21.410    vga_inst/pixel_data[11]_i_5_n_0
    SLICE_X58Y79         LUT5 (Prop_lut5_I4_O)        0.137    21.547 r  vga_inst/pixel_data[11]_i_1__0/O
                         net (fo=1, routed)           0.000    21.547    page_game_inst/pixel_data_reg[11]_4
    SLICE_X58Y79         FDRE                                         r  page_game_inst/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/pixel_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.546ns  (logic 6.207ns (28.808%)  route 15.339ns (71.192%))
  Logic Levels:           44  (CARRY4=24 FDRE=1 LUT2=4 LUT3=5 LUT4=4 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE                         0.000     0.000 r  total_number_reg[0]/C
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[0]/Q
                         net (fo=23, routed)          1.637     1.860    page_game_inst/pixel_data_reg[11]_i_92_0[0]
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.043     1.903 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.903    page_game_inst/addra[7]_i_34_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.170 r  page_game_inst/addra_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.170    page_game_inst/addra_reg[7]_i_25_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.281 r  page_game_inst/addra_reg[14]_i_39/O[0]
                         net (fo=4, routed)           0.765     3.046    page_game_inst/addra_reg[14]_i_39_n_7
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.342     3.388 r  page_game_inst/addra_reg[14]_i_22/O[1]
                         net (fo=6, routed)           0.875     4.263    vga_inst/left_boundry[5]
    SLICE_X67Y68         LUT2 (Prop_lut2_I1_O)        0.123     4.386 r  vga_inst/p_1_out_i_494/O
                         net (fo=1, routed)           0.000     4.386    vga_inst/p_1_out_i_494_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     4.698 r  vga_inst/p_1_out_i_400/O[3]
                         net (fo=25, routed)          1.060     5.758    page_game_inst/pixel_data7[10]
    SLICE_X66Y66         LUT3 (Prop_lut3_I2_O)        0.127     5.885 r  page_game_inst/p_1_out_i_216/O
                         net (fo=4, routed)           0.542     6.426    page_game_inst/p_1_out_i_216_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.134     6.560 r  page_game_inst/p_1_out_i_567/O
                         net (fo=1, routed)           0.000     6.560    page_game_inst/p_1_out_i_567_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.819 r  page_game_inst/p_1_out_i_463/CO[3]
                         net (fo=1, routed)           0.000     6.819    page_game_inst/p_1_out_i_463_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.872 r  page_game_inst/p_1_out_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.872    page_game_inst/p_1_out_i_367_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.925 r  page_game_inst/p_1_out_i_403/CO[3]
                         net (fo=1, routed)           0.000     6.925    page_game_inst/p_1_out_i_403_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.036 r  page_game_inst/p_1_out_i_402/O[0]
                         net (fo=2, routed)           0.571     7.607    page_game_inst/p_1_out_i_402_n_7
    SLICE_X60Y68         LUT3 (Prop_lut3_I2_O)        0.132     7.739 r  page_game_inst/p_1_out_i_223/O
                         net (fo=2, routed)           0.469     8.209    page_game_inst/p_1_out_i_223_n_0
    SLICE_X64Y68         LUT4 (Prop_lut4_I3_O)        0.136     8.345 r  page_game_inst/p_1_out_i_227/O
                         net (fo=1, routed)           0.000     8.345    page_game_inst/p_1_out_i_227_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     8.653 r  page_game_inst/p_1_out_i_134/O[3]
                         net (fo=3, routed)           0.648     9.301    page_game_inst/p_1_out_i_134_n_4
    SLICE_X73Y69         LUT3 (Prop_lut3_I2_O)        0.120     9.421 r  page_game_inst/p_1_out_i_138/O
                         net (fo=2, routed)           0.553     9.974    page_game_inst/p_1_out_i_138_n_0
    SLICE_X74Y69         LUT5 (Prop_lut5_I4_O)        0.047    10.021 r  page_game_inst/p_1_out_i_81/O
                         net (fo=2, routed)           0.614    10.635    page_game_inst/p_1_out_i_81_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I0_O)        0.134    10.769 r  page_game_inst/p_1_out_i_85/O
                         net (fo=1, routed)           0.000    10.769    page_game_inst/p_1_out_i_85_n_0
    SLICE_X69Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.947 r  page_game_inst/p_1_out_i_45/O[3]
                         net (fo=9, routed)           1.040    11.987    page_game_inst/p_1_out_i_87_0[1]
    SLICE_X68Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366    12.353 r  page_game_inst/p_1_out_i_529/CO[3]
                         net (fo=1, routed)           0.000    12.353    page_game_inst/p_1_out_i_529_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.461 r  page_game_inst/p_1_out_i_419/O[0]
                         net (fo=3, routed)           0.734    13.195    page_game_inst/p_1_out_i_419_n_7
    SLICE_X72Y67         LUT4 (Prop_lut4_I2_O)        0.123    13.318 r  page_game_inst/p_1_out_i_528/O
                         net (fo=1, routed)           0.000    13.318    page_game_inst/p_1_out_i_528_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.564 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000    13.564    page_game_inst/p_1_out_i_406_n_0
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.618 r  page_game_inst/p_1_out_i_301/CO[3]
                         net (fo=1, routed)           0.000    13.618    page_game_inst/p_1_out_i_301_n_0
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.672 r  page_game_inst/p_1_out_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.672    page_game_inst/p_1_out_i_153_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.726 r  page_game_inst/p_1_out_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.726    page_game_inst/p_1_out_i_96_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.780 r  page_game_inst/p_1_out_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.780    page_game_inst/p_1_out_i_64_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.890 f  page_game_inst/p_1_out_i_42/CO[2]
                         net (fo=57, routed)          1.045    14.936    vga_inst/p_1_out_1[0]
    SLICE_X58Y77         LUT3 (Prop_lut3_I0_O)        0.128    15.064 r  vga_inst/p_1_out_i_61/O
                         net (fo=36, routed)          1.047    16.111    page_game_inst/pixel_data_reg[11]_i_138
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.043    16.154 r  page_game_inst/addra[7]_i_29/O
                         net (fo=1, routed)           0.000    16.154    vga_inst/addra[7]_i_13_0[1]
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    16.332 f  vga_inst/addra_reg[7]_i_21/O[3]
                         net (fo=2, routed)           0.442    16.774    vga_inst/addra_reg[7]_i_21_n_4
    SLICE_X60Y68         LUT3 (Prop_lut3_I1_O)        0.120    16.894 r  vga_inst/addra[11]_i_14/O
                         net (fo=2, routed)           0.702    17.596    vga_inst/addra[11]_i_14_n_0
    SLICE_X62Y70         LUT4 (Prop_lut4_I0_O)        0.043    17.639 r  vga_inst/addra[11]_i_18/O
                         net (fo=1, routed)           0.000    17.639    vga_inst/addra[11]_i_18_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.895 r  vga_inst/addra_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.895    vga_inst/addra_reg[11]_i_11_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.949 r  vga_inst/addra_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.949    vga_inst/addra_reg[14]_i_10_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    18.100 f  vga_inst/pixel_data_reg[11]_i_128/O[3]
                         net (fo=6, routed)           0.903    19.003    vga_inst/page_game_inst/pixel_data6[19]
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.120    19.123 r  vga_inst/pixel_data[3]_i_48/O
                         net (fo=1, routed)           0.000    19.123    vga_inst/pixel_data[3]_i_48_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.382 r  vga_inst/pixel_data_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.382    vga_inst/pixel_data_reg[3]_i_27_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    19.492 f  vga_inst/pixel_data_reg[3]_i_12/CO[2]
                         net (fo=2, routed)           0.467    19.959    vga_inst/page_game_inst/pixel_data50_in
    SLICE_X64Y78         LUT6 (Prop_lut6_I3_O)        0.129    20.088 f  vga_inst/pixel_data[3]_i_6/O
                         net (fo=1, routed)           0.482    20.570    vga_inst/pixel_data[3]_i_6_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.043    20.613 f  vga_inst/pixel_data[3]_i_2/O
                         net (fo=3, routed)           0.370    20.983    vga_inst/page_game_inst/pixel_data112_out
    SLICE_X59Y79         LUT2 (Prop_lut2_I1_O)        0.054    21.037 r  vga_inst/pixel_data[11]_i_5/O
                         net (fo=4, routed)           0.372    21.409    vga_inst/pixel_data[11]_i_5_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.137    21.546 r  vga_inst/pixel_data[10]_i_1__0/O
                         net (fo=1, routed)           0.000    21.546    page_game_inst/pixel_data_reg[10]_1
    SLICE_X58Y79         FDRE                                         r  page_game_inst/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/addra_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.811ns  (logic 6.502ns (31.243%)  route 14.309ns (68.757%))
  Logic Levels:           39  (CARRY4=22 DSP48E1=1 FDRE=1 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE                         0.000     0.000 r  total_number_reg[0]/C
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[0]/Q
                         net (fo=23, routed)          1.637     1.860    page_game_inst/pixel_data_reg[11]_i_92_0[0]
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.043     1.903 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.903    page_game_inst/addra[7]_i_34_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.170 r  page_game_inst/addra_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.170    page_game_inst/addra_reg[7]_i_25_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.281 r  page_game_inst/addra_reg[14]_i_39/O[0]
                         net (fo=4, routed)           0.765     3.046    page_game_inst/addra_reg[14]_i_39_n_7
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.342     3.388 r  page_game_inst/addra_reg[14]_i_22/O[1]
                         net (fo=6, routed)           0.875     4.263    vga_inst/left_boundry[5]
    SLICE_X67Y68         LUT2 (Prop_lut2_I1_O)        0.123     4.386 r  vga_inst/p_1_out_i_494/O
                         net (fo=1, routed)           0.000     4.386    vga_inst/p_1_out_i_494_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     4.698 r  vga_inst/p_1_out_i_400/O[3]
                         net (fo=25, routed)          1.060     5.758    page_game_inst/pixel_data7[10]
    SLICE_X66Y66         LUT3 (Prop_lut3_I2_O)        0.127     5.885 r  page_game_inst/p_1_out_i_216/O
                         net (fo=4, routed)           0.542     6.426    page_game_inst/p_1_out_i_216_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.134     6.560 r  page_game_inst/p_1_out_i_567/O
                         net (fo=1, routed)           0.000     6.560    page_game_inst/p_1_out_i_567_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.819 r  page_game_inst/p_1_out_i_463/CO[3]
                         net (fo=1, routed)           0.000     6.819    page_game_inst/p_1_out_i_463_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.872 r  page_game_inst/p_1_out_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.872    page_game_inst/p_1_out_i_367_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.925 r  page_game_inst/p_1_out_i_403/CO[3]
                         net (fo=1, routed)           0.000     6.925    page_game_inst/p_1_out_i_403_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.036 r  page_game_inst/p_1_out_i_402/O[0]
                         net (fo=2, routed)           0.571     7.607    page_game_inst/p_1_out_i_402_n_7
    SLICE_X60Y68         LUT3 (Prop_lut3_I2_O)        0.132     7.739 r  page_game_inst/p_1_out_i_223/O
                         net (fo=2, routed)           0.469     8.209    page_game_inst/p_1_out_i_223_n_0
    SLICE_X64Y68         LUT4 (Prop_lut4_I3_O)        0.136     8.345 r  page_game_inst/p_1_out_i_227/O
                         net (fo=1, routed)           0.000     8.345    page_game_inst/p_1_out_i_227_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     8.653 r  page_game_inst/p_1_out_i_134/O[3]
                         net (fo=3, routed)           0.648     9.301    page_game_inst/p_1_out_i_134_n_4
    SLICE_X73Y69         LUT3 (Prop_lut3_I2_O)        0.120     9.421 r  page_game_inst/p_1_out_i_138/O
                         net (fo=2, routed)           0.553     9.974    page_game_inst/p_1_out_i_138_n_0
    SLICE_X74Y69         LUT5 (Prop_lut5_I4_O)        0.047    10.021 r  page_game_inst/p_1_out_i_81/O
                         net (fo=2, routed)           0.614    10.635    page_game_inst/p_1_out_i_81_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I0_O)        0.134    10.769 r  page_game_inst/p_1_out_i_85/O
                         net (fo=1, routed)           0.000    10.769    page_game_inst/p_1_out_i_85_n_0
    SLICE_X69Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.947 r  page_game_inst/p_1_out_i_45/O[3]
                         net (fo=9, routed)           1.040    11.987    page_game_inst/p_1_out_i_87_0[1]
    SLICE_X68Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366    12.353 r  page_game_inst/p_1_out_i_529/CO[3]
                         net (fo=1, routed)           0.000    12.353    page_game_inst/p_1_out_i_529_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.461 r  page_game_inst/p_1_out_i_419/O[0]
                         net (fo=3, routed)           0.734    13.195    page_game_inst/p_1_out_i_419_n_7
    SLICE_X72Y67         LUT4 (Prop_lut4_I2_O)        0.123    13.318 r  page_game_inst/p_1_out_i_528/O
                         net (fo=1, routed)           0.000    13.318    page_game_inst/p_1_out_i_528_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.564 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000    13.564    page_game_inst/p_1_out_i_406_n_0
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.618 r  page_game_inst/p_1_out_i_301/CO[3]
                         net (fo=1, routed)           0.000    13.618    page_game_inst/p_1_out_i_301_n_0
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.672 r  page_game_inst/p_1_out_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.672    page_game_inst/p_1_out_i_153_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.726 r  page_game_inst/p_1_out_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.726    page_game_inst/p_1_out_i_96_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.780 r  page_game_inst/p_1_out_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.780    page_game_inst/p_1_out_i_64_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.890 r  page_game_inst/p_1_out_i_42/CO[2]
                         net (fo=57, routed)          1.328    15.218    vga_inst/p_1_out_1[0]
    SLICE_X60Y68         LUT5 (Prop_lut5_I1_O)        0.128    15.346 r  vga_inst/p_1_out_i_20/O
                         net (fo=18, routed)          1.330    16.675    vga_inst/p_1_out_i_20_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.043    16.718 r  vga_inst/p_1_out_i_50/O
                         net (fo=1, routed)           0.429    17.148    page_game_inst/p_1_out_5
    SLICE_X61Y63         LUT6 (Prop_lut6_I1_O)        0.043    17.191 r  page_game_inst/p_1_out_i_25/O
                         net (fo=1, routed)           0.355    17.546    vga_inst/p_1_out_7
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.043    17.589 r  vga_inst/p_1_out_i_11/O
                         net (fo=1, routed)           0.890    18.479    page_game_inst/C[2]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_C[7]_P[1])
                                                      1.291    19.770 r  page_game_inst/p_1_out/P[1]
                         net (fo=1, routed)           0.469    20.239    vga_inst/addra_reg[14][1]
    SLICE_X66Y80         LUT2 (Prop_lut2_I1_O)        0.043    20.282 r  vga_inst/addra[3]_i_5/O
                         net (fo=1, routed)           0.000    20.282    vga_inst/addra[3]_i_5_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.538 r  vga_inst/addra_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.538    vga_inst/addra_reg[3]_i_1_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.592 r  vga_inst/addra_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.592    vga_inst/addra_reg[7]_i_1_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.646 r  vga_inst/addra_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.646    vga_inst/addra_reg[11]_i_1_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.811 r  vga_inst/addra_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.000    20.811    page_game_inst/addra_reg[14]_1[13]
    SLICE_X66Y83         FDRE                                         r  page_game_inst/addra_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/addra_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.758ns  (logic 6.449ns (31.067%)  route 14.309ns (68.933%))
  Logic Levels:           39  (CARRY4=22 DSP48E1=1 FDRE=1 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE                         0.000     0.000 r  total_number_reg[0]/C
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[0]/Q
                         net (fo=23, routed)          1.637     1.860    page_game_inst/pixel_data_reg[11]_i_92_0[0]
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.043     1.903 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.903    page_game_inst/addra[7]_i_34_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.170 r  page_game_inst/addra_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.170    page_game_inst/addra_reg[7]_i_25_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.281 r  page_game_inst/addra_reg[14]_i_39/O[0]
                         net (fo=4, routed)           0.765     3.046    page_game_inst/addra_reg[14]_i_39_n_7
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.342     3.388 r  page_game_inst/addra_reg[14]_i_22/O[1]
                         net (fo=6, routed)           0.875     4.263    vga_inst/left_boundry[5]
    SLICE_X67Y68         LUT2 (Prop_lut2_I1_O)        0.123     4.386 r  vga_inst/p_1_out_i_494/O
                         net (fo=1, routed)           0.000     4.386    vga_inst/p_1_out_i_494_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     4.698 r  vga_inst/p_1_out_i_400/O[3]
                         net (fo=25, routed)          1.060     5.758    page_game_inst/pixel_data7[10]
    SLICE_X66Y66         LUT3 (Prop_lut3_I2_O)        0.127     5.885 r  page_game_inst/p_1_out_i_216/O
                         net (fo=4, routed)           0.542     6.426    page_game_inst/p_1_out_i_216_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.134     6.560 r  page_game_inst/p_1_out_i_567/O
                         net (fo=1, routed)           0.000     6.560    page_game_inst/p_1_out_i_567_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.819 r  page_game_inst/p_1_out_i_463/CO[3]
                         net (fo=1, routed)           0.000     6.819    page_game_inst/p_1_out_i_463_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.872 r  page_game_inst/p_1_out_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.872    page_game_inst/p_1_out_i_367_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.925 r  page_game_inst/p_1_out_i_403/CO[3]
                         net (fo=1, routed)           0.000     6.925    page_game_inst/p_1_out_i_403_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.036 r  page_game_inst/p_1_out_i_402/O[0]
                         net (fo=2, routed)           0.571     7.607    page_game_inst/p_1_out_i_402_n_7
    SLICE_X60Y68         LUT3 (Prop_lut3_I2_O)        0.132     7.739 r  page_game_inst/p_1_out_i_223/O
                         net (fo=2, routed)           0.469     8.209    page_game_inst/p_1_out_i_223_n_0
    SLICE_X64Y68         LUT4 (Prop_lut4_I3_O)        0.136     8.345 r  page_game_inst/p_1_out_i_227/O
                         net (fo=1, routed)           0.000     8.345    page_game_inst/p_1_out_i_227_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     8.653 r  page_game_inst/p_1_out_i_134/O[3]
                         net (fo=3, routed)           0.648     9.301    page_game_inst/p_1_out_i_134_n_4
    SLICE_X73Y69         LUT3 (Prop_lut3_I2_O)        0.120     9.421 r  page_game_inst/p_1_out_i_138/O
                         net (fo=2, routed)           0.553     9.974    page_game_inst/p_1_out_i_138_n_0
    SLICE_X74Y69         LUT5 (Prop_lut5_I4_O)        0.047    10.021 r  page_game_inst/p_1_out_i_81/O
                         net (fo=2, routed)           0.614    10.635    page_game_inst/p_1_out_i_81_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I0_O)        0.134    10.769 r  page_game_inst/p_1_out_i_85/O
                         net (fo=1, routed)           0.000    10.769    page_game_inst/p_1_out_i_85_n_0
    SLICE_X69Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.947 r  page_game_inst/p_1_out_i_45/O[3]
                         net (fo=9, routed)           1.040    11.987    page_game_inst/p_1_out_i_87_0[1]
    SLICE_X68Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366    12.353 r  page_game_inst/p_1_out_i_529/CO[3]
                         net (fo=1, routed)           0.000    12.353    page_game_inst/p_1_out_i_529_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.461 r  page_game_inst/p_1_out_i_419/O[0]
                         net (fo=3, routed)           0.734    13.195    page_game_inst/p_1_out_i_419_n_7
    SLICE_X72Y67         LUT4 (Prop_lut4_I2_O)        0.123    13.318 r  page_game_inst/p_1_out_i_528/O
                         net (fo=1, routed)           0.000    13.318    page_game_inst/p_1_out_i_528_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.564 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000    13.564    page_game_inst/p_1_out_i_406_n_0
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.618 r  page_game_inst/p_1_out_i_301/CO[3]
                         net (fo=1, routed)           0.000    13.618    page_game_inst/p_1_out_i_301_n_0
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.672 r  page_game_inst/p_1_out_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.672    page_game_inst/p_1_out_i_153_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.726 r  page_game_inst/p_1_out_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.726    page_game_inst/p_1_out_i_96_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.780 r  page_game_inst/p_1_out_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.780    page_game_inst/p_1_out_i_64_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.890 r  page_game_inst/p_1_out_i_42/CO[2]
                         net (fo=57, routed)          1.328    15.218    vga_inst/p_1_out_1[0]
    SLICE_X60Y68         LUT5 (Prop_lut5_I1_O)        0.128    15.346 r  vga_inst/p_1_out_i_20/O
                         net (fo=18, routed)          1.330    16.675    vga_inst/p_1_out_i_20_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.043    16.718 r  vga_inst/p_1_out_i_50/O
                         net (fo=1, routed)           0.429    17.148    page_game_inst/p_1_out_5
    SLICE_X61Y63         LUT6 (Prop_lut6_I1_O)        0.043    17.191 r  page_game_inst/p_1_out_i_25/O
                         net (fo=1, routed)           0.355    17.546    vga_inst/p_1_out_7
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.043    17.589 r  vga_inst/p_1_out_i_11/O
                         net (fo=1, routed)           0.890    18.479    page_game_inst/C[2]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_C[7]_P[1])
                                                      1.291    19.770 r  page_game_inst/p_1_out/P[1]
                         net (fo=1, routed)           0.469    20.239    vga_inst/addra_reg[14][1]
    SLICE_X66Y80         LUT2 (Prop_lut2_I1_O)        0.043    20.282 r  vga_inst/addra[3]_i_5/O
                         net (fo=1, routed)           0.000    20.282    vga_inst/addra[3]_i_5_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.538 r  vga_inst/addra_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.538    vga_inst/addra_reg[3]_i_1_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.592 r  vga_inst/addra_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.592    vga_inst/addra_reg[7]_i_1_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.646 r  vga_inst/addra_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.646    vga_inst/addra_reg[11]_i_1_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    20.758 r  vga_inst/addra_reg[14]_i_2/O[2]
                         net (fo=1, routed)           0.000    20.758    page_game_inst/addra_reg[14]_1[14]
    SLICE_X66Y83         FDRE                                         r  page_game_inst/addra_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/addra_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.757ns  (logic 6.448ns (31.064%)  route 14.309ns (68.936%))
  Logic Levels:           38  (CARRY4=21 DSP48E1=1 FDRE=1 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE                         0.000     0.000 r  total_number_reg[0]/C
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[0]/Q
                         net (fo=23, routed)          1.637     1.860    page_game_inst/pixel_data_reg[11]_i_92_0[0]
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.043     1.903 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.903    page_game_inst/addra[7]_i_34_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.170 r  page_game_inst/addra_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.170    page_game_inst/addra_reg[7]_i_25_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.281 r  page_game_inst/addra_reg[14]_i_39/O[0]
                         net (fo=4, routed)           0.765     3.046    page_game_inst/addra_reg[14]_i_39_n_7
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.342     3.388 r  page_game_inst/addra_reg[14]_i_22/O[1]
                         net (fo=6, routed)           0.875     4.263    vga_inst/left_boundry[5]
    SLICE_X67Y68         LUT2 (Prop_lut2_I1_O)        0.123     4.386 r  vga_inst/p_1_out_i_494/O
                         net (fo=1, routed)           0.000     4.386    vga_inst/p_1_out_i_494_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     4.698 r  vga_inst/p_1_out_i_400/O[3]
                         net (fo=25, routed)          1.060     5.758    page_game_inst/pixel_data7[10]
    SLICE_X66Y66         LUT3 (Prop_lut3_I2_O)        0.127     5.885 r  page_game_inst/p_1_out_i_216/O
                         net (fo=4, routed)           0.542     6.426    page_game_inst/p_1_out_i_216_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.134     6.560 r  page_game_inst/p_1_out_i_567/O
                         net (fo=1, routed)           0.000     6.560    page_game_inst/p_1_out_i_567_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.819 r  page_game_inst/p_1_out_i_463/CO[3]
                         net (fo=1, routed)           0.000     6.819    page_game_inst/p_1_out_i_463_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.872 r  page_game_inst/p_1_out_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.872    page_game_inst/p_1_out_i_367_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.925 r  page_game_inst/p_1_out_i_403/CO[3]
                         net (fo=1, routed)           0.000     6.925    page_game_inst/p_1_out_i_403_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.036 r  page_game_inst/p_1_out_i_402/O[0]
                         net (fo=2, routed)           0.571     7.607    page_game_inst/p_1_out_i_402_n_7
    SLICE_X60Y68         LUT3 (Prop_lut3_I2_O)        0.132     7.739 r  page_game_inst/p_1_out_i_223/O
                         net (fo=2, routed)           0.469     8.209    page_game_inst/p_1_out_i_223_n_0
    SLICE_X64Y68         LUT4 (Prop_lut4_I3_O)        0.136     8.345 r  page_game_inst/p_1_out_i_227/O
                         net (fo=1, routed)           0.000     8.345    page_game_inst/p_1_out_i_227_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     8.653 r  page_game_inst/p_1_out_i_134/O[3]
                         net (fo=3, routed)           0.648     9.301    page_game_inst/p_1_out_i_134_n_4
    SLICE_X73Y69         LUT3 (Prop_lut3_I2_O)        0.120     9.421 r  page_game_inst/p_1_out_i_138/O
                         net (fo=2, routed)           0.553     9.974    page_game_inst/p_1_out_i_138_n_0
    SLICE_X74Y69         LUT5 (Prop_lut5_I4_O)        0.047    10.021 r  page_game_inst/p_1_out_i_81/O
                         net (fo=2, routed)           0.614    10.635    page_game_inst/p_1_out_i_81_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I0_O)        0.134    10.769 r  page_game_inst/p_1_out_i_85/O
                         net (fo=1, routed)           0.000    10.769    page_game_inst/p_1_out_i_85_n_0
    SLICE_X69Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.947 r  page_game_inst/p_1_out_i_45/O[3]
                         net (fo=9, routed)           1.040    11.987    page_game_inst/p_1_out_i_87_0[1]
    SLICE_X68Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366    12.353 r  page_game_inst/p_1_out_i_529/CO[3]
                         net (fo=1, routed)           0.000    12.353    page_game_inst/p_1_out_i_529_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.461 r  page_game_inst/p_1_out_i_419/O[0]
                         net (fo=3, routed)           0.734    13.195    page_game_inst/p_1_out_i_419_n_7
    SLICE_X72Y67         LUT4 (Prop_lut4_I2_O)        0.123    13.318 r  page_game_inst/p_1_out_i_528/O
                         net (fo=1, routed)           0.000    13.318    page_game_inst/p_1_out_i_528_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.564 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000    13.564    page_game_inst/p_1_out_i_406_n_0
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.618 r  page_game_inst/p_1_out_i_301/CO[3]
                         net (fo=1, routed)           0.000    13.618    page_game_inst/p_1_out_i_301_n_0
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.672 r  page_game_inst/p_1_out_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.672    page_game_inst/p_1_out_i_153_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.726 r  page_game_inst/p_1_out_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.726    page_game_inst/p_1_out_i_96_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.780 r  page_game_inst/p_1_out_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.780    page_game_inst/p_1_out_i_64_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.890 r  page_game_inst/p_1_out_i_42/CO[2]
                         net (fo=57, routed)          1.328    15.218    vga_inst/p_1_out_1[0]
    SLICE_X60Y68         LUT5 (Prop_lut5_I1_O)        0.128    15.346 r  vga_inst/p_1_out_i_20/O
                         net (fo=18, routed)          1.330    16.675    vga_inst/p_1_out_i_20_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.043    16.718 r  vga_inst/p_1_out_i_50/O
                         net (fo=1, routed)           0.429    17.148    page_game_inst/p_1_out_5
    SLICE_X61Y63         LUT6 (Prop_lut6_I1_O)        0.043    17.191 r  page_game_inst/p_1_out_i_25/O
                         net (fo=1, routed)           0.355    17.546    vga_inst/p_1_out_7
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.043    17.589 r  vga_inst/p_1_out_i_11/O
                         net (fo=1, routed)           0.890    18.479    page_game_inst/C[2]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_C[7]_P[1])
                                                      1.291    19.770 r  page_game_inst/p_1_out/P[1]
                         net (fo=1, routed)           0.469    20.239    vga_inst/addra_reg[14][1]
    SLICE_X66Y80         LUT2 (Prop_lut2_I1_O)        0.043    20.282 r  vga_inst/addra[3]_i_5/O
                         net (fo=1, routed)           0.000    20.282    vga_inst/addra[3]_i_5_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.538 r  vga_inst/addra_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.538    vga_inst/addra_reg[3]_i_1_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.592 r  vga_inst/addra_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.592    vga_inst/addra_reg[7]_i_1_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.757 r  vga_inst/addra_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.757    page_game_inst/addra_reg[14]_1[9]
    SLICE_X66Y82         FDRE                                         r  page_game_inst/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_game_inst/addra_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.754ns  (logic 6.445ns (31.054%)  route 14.309ns (68.946%))
  Logic Levels:           39  (CARRY4=22 DSP48E1=1 FDRE=1 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE                         0.000     0.000 r  total_number_reg[0]/C
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  total_number_reg[0]/Q
                         net (fo=23, routed)          1.637     1.860    page_game_inst/pixel_data_reg[11]_i_92_0[0]
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.043     1.903 r  page_game_inst/addra[7]_i_34/O
                         net (fo=1, routed)           0.000     1.903    page_game_inst/addra[7]_i_34_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.170 r  page_game_inst/addra_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.170    page_game_inst/addra_reg[7]_i_25_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.281 r  page_game_inst/addra_reg[14]_i_39/O[0]
                         net (fo=4, routed)           0.765     3.046    page_game_inst/addra_reg[14]_i_39_n_7
    SLICE_X59Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.342     3.388 r  page_game_inst/addra_reg[14]_i_22/O[1]
                         net (fo=6, routed)           0.875     4.263    vga_inst/left_boundry[5]
    SLICE_X67Y68         LUT2 (Prop_lut2_I1_O)        0.123     4.386 r  vga_inst/p_1_out_i_494/O
                         net (fo=1, routed)           0.000     4.386    vga_inst/p_1_out_i_494_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     4.698 r  vga_inst/p_1_out_i_400/O[3]
                         net (fo=25, routed)          1.060     5.758    page_game_inst/pixel_data7[10]
    SLICE_X66Y66         LUT3 (Prop_lut3_I2_O)        0.127     5.885 r  page_game_inst/p_1_out_i_216/O
                         net (fo=4, routed)           0.542     6.426    page_game_inst/p_1_out_i_216_n_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.134     6.560 r  page_game_inst/p_1_out_i_567/O
                         net (fo=1, routed)           0.000     6.560    page_game_inst/p_1_out_i_567_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.819 r  page_game_inst/p_1_out_i_463/CO[3]
                         net (fo=1, routed)           0.000     6.819    page_game_inst/p_1_out_i_463_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.872 r  page_game_inst/p_1_out_i_367/CO[3]
                         net (fo=1, routed)           0.000     6.872    page_game_inst/p_1_out_i_367_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.925 r  page_game_inst/p_1_out_i_403/CO[3]
                         net (fo=1, routed)           0.000     6.925    page_game_inst/p_1_out_i_403_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.036 r  page_game_inst/p_1_out_i_402/O[0]
                         net (fo=2, routed)           0.571     7.607    page_game_inst/p_1_out_i_402_n_7
    SLICE_X60Y68         LUT3 (Prop_lut3_I2_O)        0.132     7.739 r  page_game_inst/p_1_out_i_223/O
                         net (fo=2, routed)           0.469     8.209    page_game_inst/p_1_out_i_223_n_0
    SLICE_X64Y68         LUT4 (Prop_lut4_I3_O)        0.136     8.345 r  page_game_inst/p_1_out_i_227/O
                         net (fo=1, routed)           0.000     8.345    page_game_inst/p_1_out_i_227_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     8.653 r  page_game_inst/p_1_out_i_134/O[3]
                         net (fo=3, routed)           0.648     9.301    page_game_inst/p_1_out_i_134_n_4
    SLICE_X73Y69         LUT3 (Prop_lut3_I2_O)        0.120     9.421 r  page_game_inst/p_1_out_i_138/O
                         net (fo=2, routed)           0.553     9.974    page_game_inst/p_1_out_i_138_n_0
    SLICE_X74Y69         LUT5 (Prop_lut5_I4_O)        0.047    10.021 r  page_game_inst/p_1_out_i_81/O
                         net (fo=2, routed)           0.614    10.635    page_game_inst/p_1_out_i_81_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I0_O)        0.134    10.769 r  page_game_inst/p_1_out_i_85/O
                         net (fo=1, routed)           0.000    10.769    page_game_inst/p_1_out_i_85_n_0
    SLICE_X69Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.947 r  page_game_inst/p_1_out_i_45/O[3]
                         net (fo=9, routed)           1.040    11.987    page_game_inst/p_1_out_i_87_0[1]
    SLICE_X68Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366    12.353 r  page_game_inst/p_1_out_i_529/CO[3]
                         net (fo=1, routed)           0.000    12.353    page_game_inst/p_1_out_i_529_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.461 r  page_game_inst/p_1_out_i_419/O[0]
                         net (fo=3, routed)           0.734    13.195    page_game_inst/p_1_out_i_419_n_7
    SLICE_X72Y67         LUT4 (Prop_lut4_I2_O)        0.123    13.318 r  page_game_inst/p_1_out_i_528/O
                         net (fo=1, routed)           0.000    13.318    page_game_inst/p_1_out_i_528_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.564 r  page_game_inst/p_1_out_i_406/CO[3]
                         net (fo=1, routed)           0.000    13.564    page_game_inst/p_1_out_i_406_n_0
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.618 r  page_game_inst/p_1_out_i_301/CO[3]
                         net (fo=1, routed)           0.000    13.618    page_game_inst/p_1_out_i_301_n_0
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.672 r  page_game_inst/p_1_out_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.672    page_game_inst/p_1_out_i_153_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.726 r  page_game_inst/p_1_out_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.726    page_game_inst/p_1_out_i_96_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.780 r  page_game_inst/p_1_out_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.780    page_game_inst/p_1_out_i_64_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.890 r  page_game_inst/p_1_out_i_42/CO[2]
                         net (fo=57, routed)          1.328    15.218    vga_inst/p_1_out_1[0]
    SLICE_X60Y68         LUT5 (Prop_lut5_I1_O)        0.128    15.346 r  vga_inst/p_1_out_i_20/O
                         net (fo=18, routed)          1.330    16.675    vga_inst/p_1_out_i_20_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.043    16.718 r  vga_inst/p_1_out_i_50/O
                         net (fo=1, routed)           0.429    17.148    page_game_inst/p_1_out_5
    SLICE_X61Y63         LUT6 (Prop_lut6_I1_O)        0.043    17.191 r  page_game_inst/p_1_out_i_25/O
                         net (fo=1, routed)           0.355    17.546    vga_inst/p_1_out_7
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.043    17.589 r  vga_inst/p_1_out_i_11/O
                         net (fo=1, routed)           0.890    18.479    page_game_inst/C[2]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_C[7]_P[1])
                                                      1.291    19.770 r  page_game_inst/p_1_out/P[1]
                         net (fo=1, routed)           0.469    20.239    vga_inst/addra_reg[14][1]
    SLICE_X66Y80         LUT2 (Prop_lut2_I1_O)        0.043    20.282 r  vga_inst/addra[3]_i_5/O
                         net (fo=1, routed)           0.000    20.282    vga_inst/addra[3]_i_5_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.538 r  vga_inst/addra_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.538    vga_inst/addra_reg[3]_i_1_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.592 r  vga_inst/addra_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.592    vga_inst/addra_reg[7]_i_1_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.646 r  vga_inst/addra_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.646    vga_inst/addra_reg[11]_i_1_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    20.754 r  vga_inst/addra_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.000    20.754    page_game_inst/addra_reg[14]_1[12]
    SLICE_X66Y83         FDRE                                         r  page_game_inst/addra_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 page_game_inst/pixel_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/pixel_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.128ns (67.559%)  route 0.061ns (32.441%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE                         0.000     0.000 r  page_game_inst/pixel_data_reg[3]/C
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  page_game_inst/pixel_data_reg[3]/Q
                         net (fo=2, routed)           0.061     0.161    page_help_inst/pixel_data_reg[1]_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I1_O)        0.028     0.189 r  page_help_inst/pixel_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.189    vga_inst/data_in[1]
    SLICE_X61Y79         FDRE                                         r  vga_inst/pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.107ns (52.301%)  route 0.098ns (47.699%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE                         0.000     0.000 r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.107     0.107 r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.098     0.205    page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X52Y38         FDRE                                         r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.107ns (52.301%)  route 0.098ns (47.699%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE                         0.000     0.000 r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.107     0.107 r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.098     0.205    page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X60Y57         FDRE                                         r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.107ns (51.532%)  route 0.101ns (48.468%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE                         0.000     0.000 r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=1, routed)           0.101     0.208    page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X60Y145        FDRE                                         r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/read_pixel_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.128ns (60.897%)  route 0.082ns (39.103%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[8]/C
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.100     0.100 f  vga_inst/v_count_reg[8]/Q
                         net (fo=6, routed)           0.082     0.182    vga_inst/v_count_reg_n_0_[8]
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.028     0.210 r  vga_inst/read_pixel_i_1/O
                         net (fo=1, routed)           0.000     0.210    vga_inst/read_pixel_i_1_n_0
    SLICE_X62Y93         FDRE                                         r  vga_inst/read_pixel_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.107ns (49.945%)  route 0.107ns (50.055%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE                         0.000     0.000 r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.107     0.107 r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.107     0.214    page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X49Y58         FDRE                                         r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.107ns (49.945%)  route 0.107ns (50.055%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE                         0.000     0.000 r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.107     0.107 r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.107     0.214    page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y58         FDRE                                         r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.107ns (49.656%)  route 0.108ns (50.344%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE                         0.000     0.000 r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.108     0.215    page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X61Y145        FDRE                                         r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_game_inst/pixel_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/pixel_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.128ns (59.184%)  route 0.088ns (40.816%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE                         0.000     0.000 r  page_game_inst/pixel_data_reg[2]/C
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  page_game_inst/pixel_data_reg[2]/Q
                         net (fo=2, routed)           0.088     0.188    page_game_inst/pixel_data_reg[2]_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I0_O)        0.028     0.216 r  page_game_inst/pixel_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.216    vga_inst/data_in[2]
    SLICE_X61Y79         FDRE                                         r  vga_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.107ns (49.407%)  route 0.110ns (50.593%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y145        FDRE                         0.000     0.000 r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
    SLICE_X60Y145        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.110     0.217    page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X61Y145        FDRE                                         r  page_config_inst/config_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay           344 Endpoints
Min Delay           344 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buzzer_inst/buzzer_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.617ns  (logic 3.541ns (53.519%)  route 3.075ns (46.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.401     4.416    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  buzzer_inst/buzzer_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.223     4.639 r  buzzer_inst/buzzer_pin_reg/Q
                         net (fo=2, routed)           3.075     7.715    buzzer_pin_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         3.318    11.033 r  buzzer_pin_OBUF_inst/O
                         net (fo=0)                   0.000    11.033    buzzer_pin
    AF25                                                              r  buzzer_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero1_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.115ns  (logic 0.401ns (7.839%)  route 4.714ns (92.161%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.400     4.415    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.223     4.638 f  PS2_inst/left_reg/Q
                         net (fo=66, routed)          1.087     5.725    PS2_inst/keys[1]
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.768 f  PS2_inst/page_status[1]_i_4/O
                         net (fo=7, routed)           1.008     6.776    PS2_inst/page_status[1]_i_4_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.043     6.819 r  PS2_inst/selecting_i_2/O
                         net (fo=2, routed)           0.392     7.212    PS2_inst/selecting_i_2_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.043     7.255 r  PS2_inst/add_zero[1]_i_3/O
                         net (fo=38, routed)          0.789     8.044    PS2_inst/add_zero[1]_i_3_n_0
    SLICE_X52Y63         LUT4 (Prop_lut4_I3_O)        0.049     8.093 r  PS2_inst/add_zero[1]_i_1/O
                         net (fo=69, routed)          1.438     9.531    zero2
    SLICE_X52Y78         FDRE                                         r  zero1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero1_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.115ns  (logic 0.401ns (7.839%)  route 4.714ns (92.161%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.400     4.415    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.223     4.638 f  PS2_inst/left_reg/Q
                         net (fo=66, routed)          1.087     5.725    PS2_inst/keys[1]
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.768 f  PS2_inst/page_status[1]_i_4/O
                         net (fo=7, routed)           1.008     6.776    PS2_inst/page_status[1]_i_4_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.043     6.819 r  PS2_inst/selecting_i_2/O
                         net (fo=2, routed)           0.392     7.212    PS2_inst/selecting_i_2_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.043     7.255 r  PS2_inst/add_zero[1]_i_3/O
                         net (fo=38, routed)          0.789     8.044    PS2_inst/add_zero[1]_i_3_n_0
    SLICE_X52Y63         LUT4 (Prop_lut4_I3_O)        0.049     8.093 r  PS2_inst/add_zero[1]_i_1/O
                         net (fo=69, routed)          1.438     9.531    zero2
    SLICE_X52Y78         FDRE                                         r  zero1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero1_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.115ns  (logic 0.401ns (7.839%)  route 4.714ns (92.161%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.400     4.415    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.223     4.638 f  PS2_inst/left_reg/Q
                         net (fo=66, routed)          1.087     5.725    PS2_inst/keys[1]
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.768 f  PS2_inst/page_status[1]_i_4/O
                         net (fo=7, routed)           1.008     6.776    PS2_inst/page_status[1]_i_4_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.043     6.819 r  PS2_inst/selecting_i_2/O
                         net (fo=2, routed)           0.392     7.212    PS2_inst/selecting_i_2_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.043     7.255 r  PS2_inst/add_zero[1]_i_3/O
                         net (fo=38, routed)          0.789     8.044    PS2_inst/add_zero[1]_i_3_n_0
    SLICE_X52Y63         LUT4 (Prop_lut4_I3_O)        0.049     8.093 r  PS2_inst/add_zero[1]_i_1/O
                         net (fo=69, routed)          1.438     9.531    zero2
    SLICE_X52Y78         FDRE                                         r  zero1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero1_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.115ns  (logic 0.401ns (7.839%)  route 4.714ns (92.161%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.400     4.415    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.223     4.638 f  PS2_inst/left_reg/Q
                         net (fo=66, routed)          1.087     5.725    PS2_inst/keys[1]
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.768 f  PS2_inst/page_status[1]_i_4/O
                         net (fo=7, routed)           1.008     6.776    PS2_inst/page_status[1]_i_4_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.043     6.819 r  PS2_inst/selecting_i_2/O
                         net (fo=2, routed)           0.392     7.212    PS2_inst/selecting_i_2_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.043     7.255 r  PS2_inst/add_zero[1]_i_3/O
                         net (fo=38, routed)          0.789     8.044    PS2_inst/add_zero[1]_i_3_n_0
    SLICE_X52Y63         LUT4 (Prop_lut4_I3_O)        0.049     8.093 r  PS2_inst/add_zero[1]_i_1/O
                         net (fo=69, routed)          1.438     9.531    zero2
    SLICE_X52Y78         FDRE                                         r  zero1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.030ns  (logic 0.438ns (8.707%)  route 4.592ns (91.293%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.400     4.415    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.223     4.638 r  PS2_inst/left_reg/Q
                         net (fo=66, routed)          1.087     5.725    PS2_inst/keys[1]
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.768 r  PS2_inst/page_status[1]_i_4/O
                         net (fo=7, routed)           1.008     6.776    PS2_inst/page_status[1]_i_4_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.043     6.819 f  PS2_inst/selecting_i_2/O
                         net (fo=2, routed)           0.392     7.212    PS2_inst/selecting_i_2_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.043     7.255 f  PS2_inst/add_zero[1]_i_3/O
                         net (fo=38, routed)          1.664     8.919    PS2_inst/add_zero[1]_i_3_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.043     8.962 r  PS2_inst/status[24]_i_3/O
                         net (fo=1, routed)           0.441     9.403    PS2_inst/status[24]_i_3_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I3_O)        0.043     9.446 r  PS2_inst/status[24]_i_1/O
                         net (fo=1, routed)           0.000     9.446    PS2_inst_n_20
    SLICE_X53Y61         FDRE                                         r  status_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero1_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.029ns  (logic 0.401ns (7.974%)  route 4.628ns (92.026%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.400     4.415    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.223     4.638 f  PS2_inst/left_reg/Q
                         net (fo=66, routed)          1.087     5.725    PS2_inst/keys[1]
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.768 f  PS2_inst/page_status[1]_i_4/O
                         net (fo=7, routed)           1.008     6.776    PS2_inst/page_status[1]_i_4_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.043     6.819 r  PS2_inst/selecting_i_2/O
                         net (fo=2, routed)           0.392     7.212    PS2_inst/selecting_i_2_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.043     7.255 r  PS2_inst/add_zero[1]_i_3/O
                         net (fo=38, routed)          0.789     8.044    PS2_inst/add_zero[1]_i_3_n_0
    SLICE_X52Y63         LUT4 (Prop_lut4_I3_O)        0.049     8.093 r  PS2_inst/add_zero[1]_i_1/O
                         net (fo=69, routed)          1.351     9.444    zero2
    SLICE_X52Y77         FDRE                                         r  zero1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero1_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.029ns  (logic 0.401ns (7.974%)  route 4.628ns (92.026%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.400     4.415    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.223     4.638 f  PS2_inst/left_reg/Q
                         net (fo=66, routed)          1.087     5.725    PS2_inst/keys[1]
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.768 f  PS2_inst/page_status[1]_i_4/O
                         net (fo=7, routed)           1.008     6.776    PS2_inst/page_status[1]_i_4_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.043     6.819 r  PS2_inst/selecting_i_2/O
                         net (fo=2, routed)           0.392     7.212    PS2_inst/selecting_i_2_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.043     7.255 r  PS2_inst/add_zero[1]_i_3/O
                         net (fo=38, routed)          0.789     8.044    PS2_inst/add_zero[1]_i_3_n_0
    SLICE_X52Y63         LUT4 (Prop_lut4_I3_O)        0.049     8.093 r  PS2_inst/add_zero[1]_i_1/O
                         net (fo=69, routed)          1.351     9.444    zero2
    SLICE_X52Y77         FDRE                                         r  zero1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero1_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.029ns  (logic 0.401ns (7.974%)  route 4.628ns (92.026%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.400     4.415    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.223     4.638 f  PS2_inst/left_reg/Q
                         net (fo=66, routed)          1.087     5.725    PS2_inst/keys[1]
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.768 f  PS2_inst/page_status[1]_i_4/O
                         net (fo=7, routed)           1.008     6.776    PS2_inst/page_status[1]_i_4_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.043     6.819 r  PS2_inst/selecting_i_2/O
                         net (fo=2, routed)           0.392     7.212    PS2_inst/selecting_i_2_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.043     7.255 r  PS2_inst/add_zero[1]_i_3/O
                         net (fo=38, routed)          0.789     8.044    PS2_inst/add_zero[1]_i_3_n_0
    SLICE_X52Y63         LUT4 (Prop_lut4_I3_O)        0.049     8.093 r  PS2_inst/add_zero[1]_i_1/O
                         net (fo=69, routed)          1.351     9.444    zero2
    SLICE_X52Y77         FDRE                                         r  zero1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero1_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.029ns  (logic 0.401ns (7.974%)  route 4.628ns (92.026%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.400     4.415    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.223     4.638 f  PS2_inst/left_reg/Q
                         net (fo=66, routed)          1.087     5.725    PS2_inst/keys[1]
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.043     5.768 f  PS2_inst/page_status[1]_i_4/O
                         net (fo=7, routed)           1.008     6.776    PS2_inst/page_status[1]_i_4_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.043     6.819 r  PS2_inst/selecting_i_2/O
                         net (fo=2, routed)           0.392     7.212    PS2_inst/selecting_i_2_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.043     7.255 r  PS2_inst/add_zero[1]_i_3/O
                         net (fo=38, routed)          0.789     8.044    PS2_inst/add_zero[1]_i_3_n_0
    SLICE_X52Y63         LUT4 (Prop_lut4_I3_O)        0.049     8.093 r  PS2_inst/add_zero[1]_i_1/O
                         net (fo=69, routed)          1.351     9.444    zero2
    SLICE_X52Y77         FDRE                                         r  zero1_reg[27]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_inst/space_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_keys_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.100ns (47.169%)  route 0.112ns (52.831%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.598     1.844    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  PS2_inst/space_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.100     1.944 r  PS2_inst/space_reg/Q
                         net (fo=5, routed)           0.112     2.056    keys[4]
    SLICE_X39Y67         FDRE                                         r  prev_keys_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_keys_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.100ns (30.006%)  route 0.233ns (69.994%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.598     1.844    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  PS2_inst/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.100     1.944 r  PS2_inst/up_reg/Q
                         net (fo=3, routed)           0.233     2.177    keys[0]
    SLICE_X32Y68         FDRE                                         r  prev_keys_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_status_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.198ns (47.981%)  route 0.215ns (52.019%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.598     1.844    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  PS2_inst/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.100     1.944 r  PS2_inst/down_reg/Q
                         net (fo=33, routed)          0.149     2.093    PS2_inst/keys[3]
    SLICE_X38Y67         LUT4 (Prop_lut4_I1_O)        0.030     2.123 r  PS2_inst/page_status[1]_i_3/O
                         net (fo=3, routed)           0.065     2.188    PS2_inst/page_status[1]_i_3_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.068     2.256 r  PS2_inst/page_status[0]_i_1/O
                         net (fo=1, routed)           0.000     2.256    PS2_inst_n_1
    SLICE_X38Y67         FDRE                                         r  page_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_keys_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.118ns (23.930%)  route 0.375ns (76.070%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.598     1.844    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.118     1.962 r  PS2_inst/right_reg/Q
                         net (fo=39, routed)          0.375     2.337    keys[2]
    SLICE_X44Y68         FDRE                                         r  prev_keys_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cur_select_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.156ns (28.370%)  route 0.394ns (71.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.599     1.845    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.100     1.945 r  PS2_inst/left_reg/Q
                         net (fo=66, routed)          0.274     2.219    PS2_inst/keys[1]
    SLICE_X38Y69         LUT6 (Prop_lut6_I3_O)        0.028     2.247 r  PS2_inst/cur_select[12]_i_4/O
                         net (fo=1, routed)           0.120     2.367    PS2_inst/cur_select[12]_i_4_n_0
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.028     2.395 r  PS2_inst/cur_select[12]_i_1/O
                         net (fo=1, routed)           0.000     2.395    PS2_inst_n_64
    SLICE_X38Y70         FDRE                                         r  cur_select_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_keys_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.100ns (18.126%)  route 0.452ns (81.874%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.598     1.844    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  PS2_inst/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.100     1.944 r  PS2_inst/down_reg/Q
                         net (fo=33, routed)          0.452     2.395    keys[3]
    SLICE_X40Y72         FDRE                                         r  prev_keys_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cur_select_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.156ns (28.267%)  route 0.396ns (71.733%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.599     1.845    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.100     1.945 r  PS2_inst/left_reg/Q
                         net (fo=66, routed)          0.275     2.220    PS2_inst/keys[1]
    SLICE_X38Y69         LUT6 (Prop_lut6_I3_O)        0.028     2.248 r  PS2_inst/cur_select[9]_i_2/O
                         net (fo=1, routed)           0.121     2.369    PS2_inst/cur_select[9]_i_2_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.028     2.397 r  PS2_inst/cur_select[9]_i_1/O
                         net (fo=1, routed)           0.000     2.397    PS2_inst_n_67
    SLICE_X38Y69         FDRE                                         r  cur_select_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cur_select_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.156ns (28.118%)  route 0.399ns (71.882%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.598     1.844    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  PS2_inst/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.100     1.944 f  PS2_inst/down_reg/Q
                         net (fo=33, routed)          0.149     2.093    PS2_inst/keys[3]
    SLICE_X38Y67         LUT4 (Prop_lut4_I3_O)        0.028     2.121 r  PS2_inst/cur_select[0]_i_3/O
                         net (fo=2, routed)           0.249     2.371    PS2_inst/cur_select[0]_i_3_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I3_O)        0.028     2.399 r  PS2_inst/cur_select[0]_i_1/O
                         net (fo=1, routed)           0.000     2.399    PS2_inst_n_76
    SLICE_X44Y66         FDRE                                         r  cur_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_status_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.198ns (33.745%)  route 0.389ns (66.255%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.598     1.844    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  PS2_inst/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.100     1.944 f  PS2_inst/down_reg/Q
                         net (fo=33, routed)          0.149     2.093    PS2_inst/keys[3]
    SLICE_X38Y67         LUT4 (Prop_lut4_I1_O)        0.030     2.123 f  PS2_inst/page_status[1]_i_3/O
                         net (fo=3, routed)           0.239     2.363    PS2_inst/page_status[1]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.068     2.431 r  PS2_inst/page_status[1]_i_1/O
                         net (fo=1, routed)           0.000     2.431    PS2_inst_n_0
    SLICE_X38Y68         FDRE                                         r  page_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cur_select_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.202ns (33.884%)  route 0.394ns (66.116%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.598     1.844    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.118     1.962 r  PS2_inst/right_reg/Q
                         net (fo=39, routed)          0.192     2.153    PS2_inst/keys[2]
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.028     2.181 r  PS2_inst/cur_select[5]_i_3/O
                         net (fo=1, routed)           0.082     2.263    PS2_inst/cur_select[5]_i_3_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.028     2.291 r  PS2_inst/cur_select[5]_i_2/O
                         net (fo=1, routed)           0.121     2.412    PS2_inst/cur_select[5]_i_2_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I4_O)        0.028     2.440 r  PS2_inst/cur_select[5]_i_1/O
                         net (fo=1, routed)           0.000     2.440    PS2_inst_n_71
    SLICE_X42Y67         FDRE                                         r  cur_select_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           267 Endpoints
Min Delay           267 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.613ns  (logic 0.770ns (21.312%)  route 2.843ns (78.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          2.843     3.613    clkdiv_inst/AR[0]
    SLICE_X60Y104        FDCE                                         f  clkdiv_inst/div_res_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093     3.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y104        FDCE                                         r  clkdiv_inst/div_res_reg[10]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.613ns  (logic 0.770ns (21.312%)  route 2.843ns (78.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          2.843     3.613    clkdiv_inst/AR[0]
    SLICE_X60Y104        FDCE                                         f  clkdiv_inst/div_res_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093     3.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y104        FDCE                                         r  clkdiv_inst/div_res_reg[8]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.613ns  (logic 0.770ns (21.312%)  route 2.843ns (78.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          2.843     3.613    clkdiv_inst/AR[0]
    SLICE_X60Y104        FDCE                                         f  clkdiv_inst/div_res_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093     3.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y104        FDCE                                         r  clkdiv_inst/div_res_reg[9]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.528ns  (logic 0.770ns (21.828%)  route 2.758ns (78.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          2.758     3.528    clkdiv_inst/AR[0]
    SLICE_X60Y103        FDCE                                         f  clkdiv_inst/div_res_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093     3.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y103        FDCE                                         r  clkdiv_inst/div_res_reg[4]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.528ns  (logic 0.770ns (21.828%)  route 2.758ns (78.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          2.758     3.528    clkdiv_inst/AR[0]
    SLICE_X60Y103        FDCE                                         f  clkdiv_inst/div_res_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093     3.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y103        FDCE                                         r  clkdiv_inst/div_res_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.528ns  (logic 0.770ns (21.828%)  route 2.758ns (78.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          2.758     3.528    clkdiv_inst/AR[0]
    SLICE_X60Y103        FDCE                                         f  clkdiv_inst/div_res_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093     3.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y103        FDCE                                         r  clkdiv_inst/div_res_reg[6]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.528ns  (logic 0.770ns (21.828%)  route 2.758ns (78.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          2.758     3.528    clkdiv_inst/AR[0]
    SLICE_X60Y103        FDCE                                         f  clkdiv_inst/div_res_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093     3.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y103        FDCE                                         r  clkdiv_inst/div_res_reg[7]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.439ns  (logic 0.770ns (22.396%)  route 2.668ns (77.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          2.668     3.439    clkdiv_inst/AR[0]
    SLICE_X60Y102        FDCE                                         f  clkdiv_inst/div_res_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093     3.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.439ns  (logic 0.770ns (22.396%)  route 2.668ns (77.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          2.668     3.439    clkdiv_inst/AR[0]
    SLICE_X60Y102        FDCE                                         f  clkdiv_inst/div_res_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093     3.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[1]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.439ns  (logic 0.770ns (22.396%)  route 2.668ns (77.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=22, routed)          2.668     3.439    clkdiv_inst/AR[0]
    SLICE_X60Y102        FDCE                                         f  clkdiv_inst/div_res_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.093     3.868    clkdiv_inst/sys_clk_IBUF_BUFG
    SLICE_X60Y102        FDCE                                         r  clkdiv_inst/div_res_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_end_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzer_inst/rest_period_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.128ns (29.063%)  route 0.312ns (70.937%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE                         0.000     0.000 r  game_end_reg[0]/C
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  game_end_reg[0]/Q
                         net (fo=26, routed)          0.312     0.412    buzzer_inst/tone_active_reg_0
    SLICE_X49Y54         LUT5 (Prop_lut5_I3_O)        0.028     0.440 r  buzzer_inst/rest_period_i_1/O
                         net (fo=1, routed)           0.000     0.440    buzzer_inst/rest_period_i_1_n_0
    SLICE_X49Y54         FDRE                                         r  buzzer_inst/rest_period_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.816     2.301    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X49Y54         FDRE                                         r  buzzer_inst/rest_period_reg/C

Slack:                    inf
  Source:                 game_end_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzer_inst/tone_active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.370%)  route 0.323ns (71.630%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE                         0.000     0.000 r  game_end_reg[0]/C
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  game_end_reg[0]/Q
                         net (fo=26, routed)          0.323     0.423    buzzer_inst/tone_active_reg_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I0_O)        0.028     0.451 r  buzzer_inst/tone_active_i_1/O
                         net (fo=1, routed)           0.000     0.451    buzzer_inst/tone_active_i_1_n_0
    SLICE_X48Y54         FDRE                                         r  buzzer_inst/tone_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.816     2.301    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  buzzer_inst/tone_active_reg/C

Slack:                    inf
  Source:                 game_end_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzer_inst/tone_counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.130ns (20.185%)  route 0.514ns (79.815%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE                         0.000     0.000 r  game_end_reg[0]/C
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  game_end_reg[0]/Q
                         net (fo=26, routed)          0.366     0.466    buzzer_inst/tone_active_reg_0
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.030     0.496 r  buzzer_inst/tone_counter[0]_i_2/O
                         net (fo=32, routed)          0.148     0.644    buzzer_inst/tone_counter[0]_i_2_n_0
    SLICE_X48Y53         FDRE                                         r  buzzer_inst/tone_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.816     2.301    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  buzzer_inst/tone_counter_reg[28]/C

Slack:                    inf
  Source:                 game_end_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzer_inst/tone_counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.130ns (20.185%)  route 0.514ns (79.815%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE                         0.000     0.000 r  game_end_reg[0]/C
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  game_end_reg[0]/Q
                         net (fo=26, routed)          0.366     0.466    buzzer_inst/tone_active_reg_0
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.030     0.496 r  buzzer_inst/tone_counter[0]_i_2/O
                         net (fo=32, routed)          0.148     0.644    buzzer_inst/tone_counter[0]_i_2_n_0
    SLICE_X48Y53         FDRE                                         r  buzzer_inst/tone_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.816     2.301    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  buzzer_inst/tone_counter_reg[29]/C

Slack:                    inf
  Source:                 game_end_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzer_inst/tone_counter_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.130ns (20.185%)  route 0.514ns (79.815%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE                         0.000     0.000 r  game_end_reg[0]/C
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  game_end_reg[0]/Q
                         net (fo=26, routed)          0.366     0.466    buzzer_inst/tone_active_reg_0
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.030     0.496 r  buzzer_inst/tone_counter[0]_i_2/O
                         net (fo=32, routed)          0.148     0.644    buzzer_inst/tone_counter[0]_i_2_n_0
    SLICE_X48Y53         FDRE                                         r  buzzer_inst/tone_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.816     2.301    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  buzzer_inst/tone_counter_reg[30]/C

Slack:                    inf
  Source:                 game_end_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzer_inst/tone_counter_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.130ns (20.185%)  route 0.514ns (79.815%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE                         0.000     0.000 r  game_end_reg[0]/C
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  game_end_reg[0]/Q
                         net (fo=26, routed)          0.366     0.466    buzzer_inst/tone_active_reg_0
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.030     0.496 r  buzzer_inst/tone_counter[0]_i_2/O
                         net (fo=32, routed)          0.148     0.644    buzzer_inst/tone_counter[0]_i_2_n_0
    SLICE_X48Y53         FDRE                                         r  buzzer_inst/tone_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.816     2.301    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  buzzer_inst/tone_counter_reg[31]/C

Slack:                    inf
  Source:                 game_end_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzer_inst/note_duration_counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.128ns (19.528%)  route 0.527ns (80.472%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE                         0.000     0.000 r  game_end_reg[0]/C
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  game_end_reg[0]/Q
                         net (fo=26, routed)          0.366     0.466    buzzer_inst/tone_active_reg_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.028     0.494 r  buzzer_inst/note_duration_counter[0]_i_2/O
                         net (fo=33, routed)          0.161     0.655    buzzer_inst/note_duration_counter[0]_i_2_n_0
    SLICE_X50Y54         FDRE                                         r  buzzer_inst/note_duration_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.814     2.299    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y54         FDRE                                         r  buzzer_inst/note_duration_counter_reg[20]/C

Slack:                    inf
  Source:                 game_end_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzer_inst/note_duration_counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.128ns (19.528%)  route 0.527ns (80.472%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE                         0.000     0.000 r  game_end_reg[0]/C
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  game_end_reg[0]/Q
                         net (fo=26, routed)          0.366     0.466    buzzer_inst/tone_active_reg_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.028     0.494 r  buzzer_inst/note_duration_counter[0]_i_2/O
                         net (fo=33, routed)          0.161     0.655    buzzer_inst/note_duration_counter[0]_i_2_n_0
    SLICE_X50Y54         FDRE                                         r  buzzer_inst/note_duration_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.814     2.299    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y54         FDRE                                         r  buzzer_inst/note_duration_counter_reg[21]/C

Slack:                    inf
  Source:                 game_end_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzer_inst/note_duration_counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.128ns (19.528%)  route 0.527ns (80.472%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE                         0.000     0.000 r  game_end_reg[0]/C
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  game_end_reg[0]/Q
                         net (fo=26, routed)          0.366     0.466    buzzer_inst/tone_active_reg_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.028     0.494 r  buzzer_inst/note_duration_counter[0]_i_2/O
                         net (fo=33, routed)          0.161     0.655    buzzer_inst/note_duration_counter[0]_i_2_n_0
    SLICE_X50Y54         FDRE                                         r  buzzer_inst/note_duration_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.814     2.299    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y54         FDRE                                         r  buzzer_inst/note_duration_counter_reg[22]/C

Slack:                    inf
  Source:                 game_end_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzer_inst/note_duration_counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.128ns (19.528%)  route 0.527ns (80.472%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE                         0.000     0.000 r  game_end_reg[0]/C
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  game_end_reg[0]/Q
                         net (fo=26, routed)          0.366     0.466    buzzer_inst/tone_active_reg_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.028     0.494 r  buzzer_inst/note_duration_counter[0]_i_2/O
                         net (fo=33, routed)          0.161     0.655    buzzer_inst/note_duration_counter[0]_i_2_n_0
    SLICE_X50Y54         FDRE                                         r  buzzer_inst/note_duration_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.814     2.299    buzzer_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y54         FDRE                                         r  buzzer_inst/note_duration_counter_reg[23]/C





