{"references": [{"fullname_first_author": "Yao Lai", "paper_title": "Analogcoder: Analog circuit design via training-free code generation", "publication_date": "2024-05-14", "reason": "This paper proposes a novel analog circuit design method that does not require training, which is relevant to the paper's exploration of training-free approaches in floorplanning."}, {"fullname_first_author": "Lei Chen", "paper_title": "Large circuit models: opportunities and challenges", "publication_date": "2024", "reason": "This paper discusses the opportunities and challenges of large circuit models, which provides context for the 3D floorplanning problem addressed in the main paper."}, {"fullname_first_author": "Chen Wang", "paper_title": "An efficient approach for power delivery network design with closed-form expressions for parasitic interconnect inductances", "publication_date": "2006", "reason": "This paper addresses power delivery network design, a crucial downstream task of floorplanning, making it important to the context of the main paper's focus on floorplanning's impact on final PPA."}, {"fullname_first_author": "Chung-Kuan Cheng", "paper_title": "Replace: Advancing solution quality and routability validation in global placement", "publication_date": "2018", "reason": "This paper addresses global placement, a closely related task to floorplanning, making it relevant to the paper's exploration of advanced techniques in chip layout optimization."}, {"fullname_first_author": "Ximeng Li", "paper_title": "PEF: Poisson's equation based large-scale fixed-outline floorplanning", "publication_date": "2022", "reason": "This paper presents a state-of-the-art floorplanning method that serves as a key baseline for comparison in the main paper's evaluation."}]}