#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Oct 27 14:12:34 2024
# Process ID: 23964
# Current directory: E:/vivado/Mul_Table
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4620 E:\vivado\Mul_Table\Mul_Table.xpr
# Log file: E:/vivado/Mul_Table/vivado.log
# Journal file: E:/vivado/Mul_Table\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/Mul_Table/Mul_Table.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Gyro/Mul_Table' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_project E:/vivado/DEC_Adder/DEC_Adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
current_project Mul_Table
current_project DEC_Adder
current_project Mul_Table
file mkdir E:/vivado/Mul_Table/Mul_Table.srcs/constrs_1
add_files -fileset constrs_1 -norecurse E:/vivado/Nexys4DDR_Master.xdc
add_files -norecurse E:/vivado/DEC_Adder/DEC_Adder.srcs/sources_1/new/Bin2BCD.sv
update_compile_order -fileset sources_1
current_project DEC_Adder
current_project Mul_Table
export_ip_user_files -of_objects  [get_files E:/vivado/DEC_Adder/DEC_Adder.srcs/sources_1/new/Bin2BCD.sv] -no_script -reset -force -quiet
remove_files  E:/vivado/DEC_Adder/DEC_Adder.srcs/sources_1/new/Bin2BCD.sv
close [ open E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/new/Bin2BCD.sv w ]
add_files E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/new/Bin2BCD.sv
update_compile_order -fileset sources_1
current_project DEC_Adder
current_project Mul_Table
update_compile_order -fileset sources_1
close [ open E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/new/Hex7Seg.sv w ]
add_files E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/new/Hex7Seg.sv
close [ open E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/new/x7seg.sv w ]
add_files E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/new/x7seg.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Oct 27 14:51:18 2024] Launched synth_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/synth_1/runme.log
[Sun Oct 27 14:51:18 2024] Launched impl_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Oct 27 14:52:03 2024] Launched synth_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/synth_1/runme.log
[Sun Oct 27 14:52:04 2024] Launched impl_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Oct 27 14:53:25 2024] Launched synth_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/synth_1/runme.log
[Sun Oct 27 14:53:25 2024] Launched impl_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1291.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1983.758 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1983.758 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1983.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2196.262 ; gain = 1183.105
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2228.016 ; gain = 20.859
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B4069CA
set_property PROGRAM.FILE {E:/vivado/Mul_Table/Mul_Table.runs/impl_1/Mult_Top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado/Mul_Table/Mul_Table.runs/impl_1/Mult_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Oct 27 14:58:39 2024] Launched synth_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/synth_1/runme.log
[Sun Oct 27 14:58:39 2024] Launched impl_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado/Mul_Table/Mul_Table.runs/impl_1/Mult_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.PortAType {Signed} CONFIG.PortBType {Signed}] [get_ips mult_gen_0]
generate_target all [get_files  E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
reset_run mult_gen_0_synth_1
launch_runs -jobs 10 mult_gen_0_synth_1
[Sun Oct 27 15:06:37 2024] Launched mult_gen_0_synth_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/mult_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory E:/vivado/Mul_Table/Mul_Table.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado/Mul_Table/Mul_Table.ip_user_files -ipstatic_source_dir E:/vivado/Mul_Table/Mul_Table.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado/Mul_Table/Mul_Table.cache/compile_simlib/modelsim} {questa=E:/vivado/Mul_Table/Mul_Table.cache/compile_simlib/questa} {riviera=E:/vivado/Mul_Table/Mul_Table.cache/compile_simlib/riviera} {activehdl=E:/vivado/Mul_Table/Mul_Table.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/vivado/Mul_Table/Mul_Table.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Oct 27 15:07:07 2024] Launched synth_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/synth_1/runme.log
[Sun Oct 27 15:07:07 2024] Launched impl_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado/Mul_Table/Mul_Table.runs/impl_1/Mult_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.PortAType {Unsigned} CONFIG.PortBType {Unsigned}] [get_ips mult_gen_0]
generate_target all [get_files  E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mult_gen_0, cache-ID = 2dbb2d1112e81f1a; cache size = 0.249 MB.
catch { [ delete_ip_run [get_ips -all mult_gen_0] ] }
INFO: [Project 1-386] Moving file 'E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci' from fileset 'mult_gen_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci'
export_simulation -of_objects [get_files E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory E:/vivado/Mul_Table/Mul_Table.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado/Mul_Table/Mul_Table.ip_user_files -ipstatic_source_dir E:/vivado/Mul_Table/Mul_Table.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado/Mul_Table/Mul_Table.cache/compile_simlib/modelsim} {questa=E:/vivado/Mul_Table/Mul_Table.cache/compile_simlib/questa} {riviera=E:/vivado/Mul_Table/Mul_Table.cache/compile_simlib/riviera} {activehdl=E:/vivado/Mul_Table/Mul_Table.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci' is already up-to-date
[Sun Oct 27 15:15:32 2024] Launched synth_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/synth_1/runme.log
[Sun Oct 27 15:15:32 2024] Launched impl_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado/Mul_Table/Mul_Table.runs/impl_1/Mult_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci' is already up-to-date
[Sun Oct 27 15:22:10 2024] Launched synth_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/synth_1/runme.log
[Sun Oct 27 15:22:10 2024] Launched impl_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado/Mul_Table/Mul_Table.runs/impl_1/Mult_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci' is already up-to-date
[Sun Oct 27 15:24:53 2024] Launched synth_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/synth_1/runme.log
[Sun Oct 27 15:24:53 2024] Launched impl_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado/Mul_Table/Mul_Table.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'm0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3574.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/vivado/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/vivado/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3621.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Oct 27 15:39:42 2024] Launched synth_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/synth_1/runme.log
[Sun Oct 27 15:39:42 2024] Launched impl_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado/Mul_Table/Mul_Table.runs/impl_1/Mult_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Oct 27 15:43:27 2024] Launched synth_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/synth_1/runme.log
[Sun Oct 27 15:43:27 2024] Launched impl_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Oct 27 15:44:10 2024] Launched synth_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/synth_1/runme.log
[Sun Oct 27 15:44:10 2024] Launched impl_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/vivado/Mul_Table/Mul_Table.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Oct 27 15:45:12 2024] Launched synth_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/synth_1/runme.log
[Sun Oct 27 15:45:12 2024] Launched impl_1...
Run output will be captured here: E:/vivado/Mul_Table/Mul_Table.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado/Mul_Table/Mul_Table.runs/impl_1/Mult_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/vivado/Mul_Table/Mul_Table.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 27 15:48:27 2024...
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 27 18:44:18 2024...
