

================================================================
== Vitis HLS Report for 'kernel_gemver_Pipeline_L3'
================================================================
* Date:           Thu Dec 12 19:58:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_gemver
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       96|       96|  0.384 us|  0.384 us|   96|   96|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L3      |       94|       94|        71|          1|          1|    25|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2454|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|      786|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      786|     2517|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+------+------------+------------+
    |       Variable Name       | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+------+------------+------------+
    |add_ln95_fu_197_p2         |         +|   0|  0|    71|          64|          64|
    |i_fu_171_p2                |         +|   0|  0|    12|           5|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|     2|           1|           1|
    |icmp_ln1488_fu_165_p2      |      icmp|   0|  0|    12|           5|           4|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|     2|           1|           1|
    |shl_ln95_1_fu_274_p2       |       shl|   0|  0|  2171|         512|         512|
    |shl_ln95_fu_257_p2         |       shl|   0|  0|   182|          16|          64|
    |ap_enable_pp0              |       xor|   0|  0|     2|           1|           2|
    +---------------------------+----------+----+---+------+------------+------------+
    |Total                      |          |   0|  0|  2454|         605|         649|
    +---------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_8                      |   9|          2|    5|         10|
    |index2_fu_80                              |   9|          2|    5|         10|
    |merlin_gmem_kernel_gemver_128_x_blk_n_AW  |   9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_128_x_blk_n_B   |   9|          2|    1|          2|
    |merlin_gmem_kernel_gemver_128_x_blk_n_W   |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  63|         14|   15|         30|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |    1|   0|    1|          0|
    |index2_fu_80                       |    5|   0|    5|          0|
    |shl_ln95_1_reg_337                 |  512|   0|  512|          0|
    |shl_ln95_reg_332                   |   64|   0|   64|          0|
    |trunc_ln95_1_reg_327               |   58|   0|   58|          0|
    |trunc_ln95_reg_321                 |    6|   0|    6|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  786|   0|  786|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+------------+---------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                                          |   in|    1|  ap_ctrl_hs|        kernel_gemver_Pipeline_L3|  return value|
|ap_rst                                          |   in|    1|  ap_ctrl_hs|        kernel_gemver_Pipeline_L3|  return value|
|ap_start                                        |   in|    1|  ap_ctrl_hs|        kernel_gemver_Pipeline_L3|  return value|
|ap_done                                         |  out|    1|  ap_ctrl_hs|        kernel_gemver_Pipeline_L3|  return value|
|ap_idle                                         |  out|    1|  ap_ctrl_hs|        kernel_gemver_Pipeline_L3|  return value|
|ap_ready                                        |  out|    1|  ap_ctrl_hs|        kernel_gemver_Pipeline_L3|  return value|
|m_axi_merlin_gmem_kernel_gemver_128_x_AWVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_AWREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_AWADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_AWID      |  out|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_AWLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_AWSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_AWBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_AWLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_AWCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_AWPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_AWQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_AWREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_AWUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_WVALID    |  out|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_WREADY    |   in|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_WDATA     |  out|  512|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_WSTRB     |  out|   64|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_WLAST     |  out|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_WID       |  out|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_WUSER     |  out|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_ARVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_ARREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_ARADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_ARID      |  out|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_ARLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_ARSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_ARBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_ARLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_ARCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_ARPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_ARQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_ARREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_ARUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_RVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_RREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_RDATA     |   in|  512|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_RLAST     |   in|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_RID       |   in|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_RFIFONUM  |   in|    9|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_RUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_RRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_BVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_BREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_BRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_BID       |   in|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|m_axi_merlin_gmem_kernel_gemver_128_x_BUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_gemver_128_x|       pointer|
|x_buf_address0                                  |  out|    5|   ap_memory|                            x_buf|         array|
|x_buf_ce0                                       |  out|    1|   ap_memory|                            x_buf|         array|
|x_buf_q0                                        |   in|   32|   ap_memory|                            x_buf|         array|
|x_buf_4_address0                                |  out|    5|   ap_memory|                          x_buf_4|         array|
|x_buf_4_ce0                                     |  out|    1|   ap_memory|                          x_buf_4|         array|
|x_buf_4_q0                                      |   in|   32|   ap_memory|                          x_buf_4|         array|
|x_buf_5_address0                                |  out|    5|   ap_memory|                          x_buf_5|         array|
|x_buf_5_ce0                                     |  out|    1|   ap_memory|                          x_buf_5|         array|
|x_buf_5_q0                                      |   in|   32|   ap_memory|                          x_buf_5|         array|
|x_buf_6_address0                                |  out|    5|   ap_memory|                          x_buf_6|         array|
|x_buf_6_ce0                                     |  out|    1|   ap_memory|                          x_buf_6|         array|
|x_buf_6_q0                                      |   in|   32|   ap_memory|                          x_buf_6|         array|
|add_ln193                                       |   in|   64|     ap_none|                        add_ln193|        scalar|
+------------------------------------------------+-----+-----+------------+---------------------------------+--------------+

