0.6
2018.2
Jun 14 2018
20:41:02
C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/AESL_automem_in_r.v,1769624441,systemVerilog,,,,AESL_automem_in_r,E:/Vivado/2018.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/AESL_automem_kernel.v,1769624441,systemVerilog,,,,AESL_automem_kernel,E:/Vivado/2018.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/AESL_automem_out_r.v,1769624441,systemVerilog,,,,AESL_automem_out_r,E:/Vivado/2018.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/conv2d.autotb.v,1769624441,systemVerilog,,,,apatb_conv2d_top,E:/Vivado/2018.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/FPGA/test_fpga/hls_test/solution1/sim/verilog/conv2d.v,1769624361,systemVerilog,,,,conv2d,E:/Vivado/2018.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
