# RISCv-FPGA lab
TASK 1: The complete workflow was executed using GitHub Codespace.
