#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000003692d0 .scope module, "test" "test" 2 24;
 .timescale 0 0;
v0000000000362480_0 .net "clk", 0 0, v0000000000360f40_0;  1 drivers
v0000000000362520_0 .var "data", 0 0;
v00000000003625c0_0 .net "found", 0 0, L_0000000000366ad0;  1 drivers
E_000000000035b840 .event posedge, v0000000000360f40_0;
S_0000000000350450 .scope module, "clock1" "clock" 2 30, 3 10 0, S_00000000003692d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
v0000000000360f40_0 .var "clk", 0 0;
S_00000000003505d0 .scope module, "m_1101" "mealy_1101" 2 32, 2 10 0, S_00000000003692d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /OUTPUT 1 "found"
L_0000000000366ad0 .functor AND 1, L_00000000003c5c70, L_00000000003c5d10, L_00000000003c5db0, L_00000000003c5e50;
v0000000000361ee0_0 .net *"_s41", 0 0, L_00000000003c5c70;  1 drivers
v0000000000361f80_0 .net *"_s43", 0 0, L_00000000003c5d10;  1 drivers
v0000000000362020_0 .net *"_s45", 0 0, L_00000000003c5db0;  1 drivers
v00000000003620c0_0 .net *"_s47", 0 0, L_00000000003c5e50;  1 drivers
v0000000000362160_0 .net "clock", 0 0, v0000000000360f40_0;  alias, 1 drivers
v0000000000362200_0 .net "data", 0 0, v0000000000362520_0;  1 drivers
v00000000003622a0_0 .net "flip_flops_data", 3 0, L_00000000003c5b30;  1 drivers
v0000000000362340_0 .net "flip_flops_negated_data", 3 0, L_00000000003c5bd0;  1 drivers
v00000000003623e0_0 .net "found", 0 0, L_0000000000366ad0;  alias, 1 drivers
L_00000000003c5950 .part L_00000000003c5b30, 0, 1;
L_00000000003c59f0 .part L_00000000003c5b30, 1, 1;
L_00000000003c5a90 .part L_00000000003c5b30, 2, 1;
L_00000000003c5b30 .concat8 [ 1 1 1 1], v0000000000361120_0, v00000000003614e0_0, v00000000003618a0_0, v0000000000361c60_0;
L_00000000003c5bd0 .concat8 [ 1 1 1 1], v00000000003611c0_0, v0000000000361580_0, v0000000000361940_0, v0000000000361d00_0;
L_00000000003c5c70 .part L_00000000003c5b30, 0, 1;
L_00000000003c5d10 .part L_00000000003c5bd0, 1, 1;
L_00000000003c5db0 .part L_00000000003c5b30, 2, 1;
L_00000000003c5e50 .part L_00000000003c5b30, 3, 1;
S_000000000034d010 .scope module, "ff1" "non_blocking_flip_flop_d" 2 15, 4 15 0, S_00000000003505d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "preset"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 1 "last_saved_data"
    .port_info 5 /OUTPUT 1 "last_saved_data_negated"
v0000000000360fe0_0 .net "clock", 0 0, v0000000000360f40_0;  alias, 1 drivers
v0000000000361080_0 .net "data", 0 0, v0000000000362520_0;  alias, 1 drivers
v0000000000361120_0 .var "last_saved_data", 0 0;
v00000000003611c0_0 .var "last_saved_data_negated", 0 0;
L_0000000001ef0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000361260_0 .net "preset", 0 0, L_0000000001ef0088;  1 drivers
L_0000000001ef00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000361300_0 .net "reset", 0 0, L_0000000001ef00d0;  1 drivers
E_000000000035bd80 .event posedge, v0000000000361300_0, v0000000000360f40_0;
S_000000000034d190 .scope module, "ff2" "non_blocking_flip_flop_d" 2 16, 4 15 0, S_00000000003505d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "preset"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 1 "last_saved_data"
    .port_info 5 /OUTPUT 1 "last_saved_data_negated"
v00000000003613a0_0 .net "clock", 0 0, v0000000000360f40_0;  alias, 1 drivers
v0000000000361440_0 .net "data", 0 0, L_00000000003c5950;  1 drivers
v00000000003614e0_0 .var "last_saved_data", 0 0;
v0000000000361580_0 .var "last_saved_data_negated", 0 0;
L_0000000001ef0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000361620_0 .net "preset", 0 0, L_0000000001ef0118;  1 drivers
L_0000000001ef0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000003616c0_0 .net "reset", 0 0, L_0000000001ef0160;  1 drivers
E_000000000035bd40 .event posedge, v00000000003616c0_0, v0000000000360f40_0;
S_00000000003fe060 .scope module, "ff3" "non_blocking_flip_flop_d" 2 17, 4 15 0, S_00000000003505d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "preset"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 1 "last_saved_data"
    .port_info 5 /OUTPUT 1 "last_saved_data_negated"
v0000000000361760_0 .net "clock", 0 0, v0000000000360f40_0;  alias, 1 drivers
v0000000000361800_0 .net "data", 0 0, L_00000000003c59f0;  1 drivers
v00000000003618a0_0 .var "last_saved_data", 0 0;
v0000000000361940_0 .var "last_saved_data_negated", 0 0;
L_0000000001ef01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000003619e0_0 .net "preset", 0 0, L_0000000001ef01a8;  1 drivers
L_0000000001ef01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000361a80_0 .net "reset", 0 0, L_0000000001ef01f0;  1 drivers
E_000000000035bcc0 .event posedge, v0000000000361a80_0, v0000000000360f40_0;
S_00000000003fe1e0 .scope module, "ff4" "non_blocking_flip_flop_d" 2 18, 4 15 0, S_00000000003505d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "preset"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 1 "last_saved_data"
    .port_info 5 /OUTPUT 1 "last_saved_data_negated"
v0000000000361b20_0 .net "clock", 0 0, v0000000000360f40_0;  alias, 1 drivers
v0000000000361bc0_0 .net "data", 0 0, L_00000000003c5a90;  1 drivers
v0000000000361c60_0 .var "last_saved_data", 0 0;
v0000000000361d00_0 .var "last_saved_data_negated", 0 0;
L_0000000001ef0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000361da0_0 .net "preset", 0 0, L_0000000001ef0238;  1 drivers
L_0000000001ef0280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000361e40_0 .net "reset", 0 0, L_0000000001ef0280;  1 drivers
E_000000000035ba40 .event posedge, v0000000000361e40_0, v0000000000360f40_0;
    .scope S_0000000000350450;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000360f40_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000000350450;
T_1 ;
    %delay 12, 0;
    %load/vec4 v0000000000360f40_0;
    %inv;
    %store/vec4 v0000000000360f40_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000034d010;
T_2 ;
    %load/vec4 v0000000000361260_0;
    %assign/vec4 v0000000000361120_0, 0;
    %load/vec4 v0000000000361260_0;
    %inv;
    %assign/vec4 v00000000003611c0_0, 0;
    %end;
    .thread T_2;
    .scope S_000000000034d010;
T_3 ;
    %wait E_000000000035bd80;
    %load/vec4 v0000000000361300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000000000361260_0;
    %assign/vec4 v0000000000361120_0, 0;
    %load/vec4 v0000000000361260_0;
    %inv;
    %assign/vec4 v00000000003611c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000361080_0;
    %assign/vec4 v0000000000361120_0, 0;
    %load/vec4 v0000000000361080_0;
    %inv;
    %assign/vec4 v00000000003611c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000034d190;
T_4 ;
    %load/vec4 v0000000000361620_0;
    %assign/vec4 v00000000003614e0_0, 0;
    %load/vec4 v0000000000361620_0;
    %inv;
    %assign/vec4 v0000000000361580_0, 0;
    %end;
    .thread T_4;
    .scope S_000000000034d190;
T_5 ;
    %wait E_000000000035bd40;
    %load/vec4 v00000000003616c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000000361620_0;
    %assign/vec4 v00000000003614e0_0, 0;
    %load/vec4 v0000000000361620_0;
    %inv;
    %assign/vec4 v0000000000361580_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000361440_0;
    %assign/vec4 v00000000003614e0_0, 0;
    %load/vec4 v0000000000361440_0;
    %inv;
    %assign/vec4 v0000000000361580_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000003fe060;
T_6 ;
    %load/vec4 v00000000003619e0_0;
    %assign/vec4 v00000000003618a0_0, 0;
    %load/vec4 v00000000003619e0_0;
    %inv;
    %assign/vec4 v0000000000361940_0, 0;
    %end;
    .thread T_6;
    .scope S_00000000003fe060;
T_7 ;
    %wait E_000000000035bcc0;
    %load/vec4 v0000000000361a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000003619e0_0;
    %assign/vec4 v00000000003618a0_0, 0;
    %load/vec4 v00000000003619e0_0;
    %inv;
    %assign/vec4 v0000000000361940_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000000361800_0;
    %assign/vec4 v00000000003618a0_0, 0;
    %load/vec4 v0000000000361800_0;
    %inv;
    %assign/vec4 v0000000000361940_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000003fe1e0;
T_8 ;
    %load/vec4 v0000000000361da0_0;
    %assign/vec4 v0000000000361c60_0, 0;
    %load/vec4 v0000000000361da0_0;
    %inv;
    %assign/vec4 v0000000000361d00_0, 0;
    %end;
    .thread T_8;
    .scope S_00000000003fe1e0;
T_9 ;
    %wait E_000000000035ba40;
    %load/vec4 v0000000000361e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000000000361da0_0;
    %assign/vec4 v0000000000361c60_0, 0;
    %load/vec4 v0000000000361da0_0;
    %inv;
    %assign/vec4 v0000000000361d00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000000361bc0_0;
    %assign/vec4 v0000000000361c60_0, 0;
    %load/vec4 v0000000000361bc0_0;
    %inv;
    %assign/vec4 v0000000000361d00_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000003692d0;
T_10 ;
    %wait E_000000000035b840;
    %vpi_call 2 36 "$display", "%b\011%b", v0000000000362520_0, v00000000003625c0_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_00000000003692d0;
T_11 ;
    %vpi_call 2 41 "$display", "\000" {0 0 0};
    %vpi_call 2 42 "$display", "Mealy_1101 - Axell Brendow - 631822" {0 0 0};
    %vpi_call 2 43 "$display", "\000" {0 0 0};
    %vpi_call 2 44 "$display", "data\011found" {0 0 0};
    %vpi_call 2 45 "$display", "\000" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000362520_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362520_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000362520_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362520_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362520_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000362520_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000362520_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362520_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362520_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000362520_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362520_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362520_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000362520_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000362520_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000362520_0, 0, 1;
    %delay 24, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Mealy_1101-TerceiraTentativa.v";
    "./clock.v";
    "./non_blocking_flip_flop_d.v";
