#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May  6 00:01:25 2020
# Process ID: 18980
# Current directory: C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/bd_fpga_axis_bias_40_0_0_synth_1
# Command line: vivado.exe -log bd_fpga_axis_bias_40_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_fpga_axis_bias_40_0_0.tcl
# Log file: C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/bd_fpga_axis_bias_40_0_0_synth_1/bd_fpga_axis_bias_40_0_0.vds
# Journal file: C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/bd_fpga_axis_bias_40_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_fpga_axis_bias_40_0_0.tcl -notrace
Command: synth_design -top bd_fpga_axis_bias_40_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1712 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 396.133 ; gain = 106.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_axis_bias_40_0_0' [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_bias_40_0_0/synth/bd_fpga_axis_bias_40_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_bias_40' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/axis_bias_40.v:23]
INFO: [Synth 8-6157] synthesizing module 'bias_40' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/bias_40.sv:23]
	Parameter NUM_VALUES bound to: 40 - type: integer 
	Parameter VALUES bound to: 1280'b00111110110100110011111101011110101111101011011110101001111011111011110110111101100010011010010100111110000010100001001101110001101111101011000101111110001000110011111010001111101111001001001010111100110100111011110010011110101111011011000011100001111110101011111100000100100111000100110010111110101101011011111101110100101111101010110011000110100011011011111010000111111000010001101000111110100111010101000000010000101111011011110100110111100011101011111001010010000110010110100010111110110000111110000000100111001111101001111101001010001100111011110111100010000100010111011000111110111101101101111111001001001111101110110000010001110100111011111001111111110100000101111000111110101110000101101000011010101111011010110011001000111111110011111100001110010110100100001010111110001000111010000011000000101111010100001111100110100010101011111010011111101010110000001000111111000000010000010100001001101111110001001111001100001101011011111100000101110011101000000110111101100110001101111001100011001111101111110111001110101110111011111000101100100000001010100100111111000000010100100101100010001111101110110011100001101010110011111001111100111000101000100000111110111001011011001011011010001111100110000010110101011111110011111011111011010101000000100100111110110001000100110100011110 
INFO: [Synth 8-6157] synthesizing module 'bias' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/bias.sv:4]
	Parameter NUM_VALUES bound to: 40 - type: integer 
	Parameter VALUES bound to: 1280'b00111110110100110011111101011110101111101011011110101001111011111011110110111101100010011010010100111110000010100001001101110001101111101011000101111110001000110011111010001111101111001001001010111100110100111011110010011110101111011011000011100001111110101011111100000100100111000100110010111110101101011011111101110100101111101010110011000110100011011011111010000111111000010001101000111110100111010101000000010000101111011011110100110111100011101011111001010010000110010110100010111110110000111110000000100111001111101001111101001010001100111011110111100010000100010111011000111110111101101101111111001001001111101110110000010001110100111011111001111111110100000101111000111110101110000101101000011010101111011010110011001000111111110011111100001110010110100100001010111110001000111010000011000000101111010100001111100110100010101011111010011111101010110000001000111111000000010000010100001001101111110001001111001100001101011011111100000101110011101000000110111101100110001101111001100011001111101111110111001110101110111011111000101100100000001010100100111111000000010100100101100010001111101110110011100001101010110011111001111100111000101000100000111110111001011011001011011010001111100110000010110101011111110011111011111011010101000000100100111110110001000100110100011110 
	Parameter CNT_SZ bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bias' (1#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/bias.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'bias_40' (2#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/bias_40.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'axis_bias_40' (3#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/axis_bias_40.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_axis_bias_40_0_0' (4#1) [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_bias_40_0_0/synth/bd_fpga_axis_bias_40_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 452.500 ; gain = 162.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 452.500 ; gain = 162.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 452.500 ; gain = 162.535
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 762.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 762.348 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 763.680 ; gain = 1.332
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 763.680 ; gain = 473.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 763.680 ; gain = 473.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 763.680 ; gain = 473.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 763.680 ; gain = 473.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bias 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design bd_fpga_axis_bias_40_0_0 has port M_AXIS_TKEEP[3] driven by constant 1
INFO: [Synth 8-3917] design bd_fpga_axis_bias_40_0_0 has port M_AXIS_TKEEP[2] driven by constant 1
INFO: [Synth 8-3917] design bd_fpga_axis_bias_40_0_0 has port M_AXIS_TKEEP[1] driven by constant 1
INFO: [Synth 8-3917] design bd_fpga_axis_bias_40_0_0 has port M_AXIS_TKEEP[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 763.680 ; gain = 473.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+-------------------------+---------------+----------------+
|Module Name              | RTL Object              | Depth x Width | Implemented As | 
+-------------------------+-------------------------+---------------+----------------+
|bias                     | VALUES                  | 64x32         | LUT            | 
|bd_fpga_axis_bias_40_0_0 | inst/bias0/bias0/VALUES | 64x32         | LUT            | 
+-------------------------+-------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 798.848 ; gain = 508.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 798.848 ; gain = 508.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 808.828 ; gain = 518.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 808.828 ; gain = 518.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 808.828 ; gain = 518.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 808.828 ; gain = 518.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 808.828 ; gain = 518.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 808.828 ; gain = 518.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 808.828 ; gain = 518.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |     1|
|5     |LUT5 |     1|
|6     |LUT6 |    29|
|7     |FDRE |     6|
+------+-----+------+

Report Instance Areas: 
+------+------------+-------------+------+
|      |Instance    |Module       |Cells |
+------+------------+-------------+------+
|1     |top         |             |    42|
|2     |  inst      |axis_bias_40 |    42|
|3     |    bias0   |bias_40      |    42|
|4     |      bias0 |bias         |    42|
+------+------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 808.828 ; gain = 518.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 808.828 ; gain = 207.684
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 808.828 ; gain = 518.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 822.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 822.141 ; gain = 545.613
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 822.141 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/bd_fpga_axis_bias_40_0_0_synth_1/bd_fpga_axis_bias_40_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 822.141 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/bd_fpga_axis_bias_40_0_0_synth_1/bd_fpga_axis_bias_40_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_fpga_axis_bias_40_0_0_utilization_synth.rpt -pb bd_fpga_axis_bias_40_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  6 00:01:55 2020...
