
tick clk 100 ns

// Direction is relative to the module under test.
// (i.e., the same direction as the module's port
//  declarations)
input clk 1
input addr_in 4
output addr_out 4
input data_in 8
output data_out 8

// alias a_in addr_in
// alias d_in data_in

/*
always { ! bus_en } => {
  mem_rd = 1'b0
}
*/

// Set performs two operations:
// First, it is used for assigning values to nets
// Second, it increments the simulation tick. It is
// the only way to increment the simulation tick.
set {
    addr_in = 4'h3,
    data_in = 8'h29
  } expect (2) {
    data_out = 8'h31,
	addr_out = 8'h4 // Error: wrong width!
  } expect (5) {
    addr_out = 4'b3 // Test for scheduling multiple events from one expect
  }


set {
    addr_in = 4'h7,
    data_in = 8'h33
  } expect (2) {
    addr_out = 4'h9,
    data_out = 8'h9
  }


set {
    addr_in = 4'hA,
    data_in = 8'h70
  }

drain // Go to end of scheduler's queue

set {
    addr_in = 4'hB,
    data_in = 8'h74
  }
  expect (2) {
    addr_out = 8'hD,
    data_out = 8'h76
  }
  expect (2) {
    addr_out = 8'hD,
    data_out = 8'h76
  }

set {} // Inc the sim tick

