

================================================================
== Vivado HLS Report for 'forward_pool'
================================================================
* Date:           Fri May 24 00:15:54 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.080|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|    14|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|         ?|          -|          -|     6|    no    |
        |   +++ Loop 1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    424|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    125|
|Register         |        -|      -|     280|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     280|    549|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |avg_V_fu_450_p2                            |     +    |      0|  0|  23|          16|          16|
    |ch_fu_301_p2                               |     +    |      0|  0|  12|           3|           1|
    |h_fu_434_p2                                |     +    |      0|  0|  39|           1|          32|
    |next_mul2_fu_283_p2                        |     +    |      0|  0|  17|          13|          10|
    |next_mul_fu_289_p2                         |     +    |      0|  0|  14|          10|           8|
    |o_x_fu_229_p2                              |     +    |      0|  0|  13|           4|           1|
    |o_y_fu_195_p2                              |     +    |      0|  0|  13|           4|           1|
    |tmp1_fu_316_p2                             |     +    |      0|  0|  14|          10|          10|
    |tmp_19_fu_429_p2                           |     +    |      0|  0|   9|          32|          32|
    |tmp_1_fu_251_p2                            |     +    |      0|  0|  15|           5|           2|
    |tmp_7_fu_325_p2                            |     +    |      0|  0|  12|          12|          12|
    |tmp_8_fu_213_p2                            |     +    |      0|  0|  15|           5|           2|
    |tmp_fu_423_p2                              |     +    |      0|  0|   9|          32|          32|
    |v_1_fu_440_p2                              |     +    |      0|  0|  39|          32|           1|
    |p_neg_fu_347_p2                            |     -    |      0|  0|  24|           1|          17|
    |tmp_15_fu_381_p2                           |     -    |      0|  0|  23|           1|          16|
    |tmp_18_fu_417_p2                           |     -    |      0|  0|  39|          32|          32|
    |tmp_3_fu_273_p2                            |     -    |      0|  0|  15|           9|           9|
    |exitcond1_fu_223_p2                        |   icmp   |      0|  0|   9|           4|           3|
    |exitcond2_fu_189_p2                        |   icmp   |      0|  0|   9|           4|           3|
    |exitcond_fu_295_p2                         |   icmp   |      0|  0|   9|           3|           3|
    |tmp_11_fu_400_p2                           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_9_fu_311_p2                            |   icmp   |      0|  0|  18|          32|          32|
    |pool_layer_2_2_1_28_28_6_output_data_V_d0  |  select  |      0|  0|  16|           1|          16|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                      |          |      0|  0| 424|         298|         323|
    +-------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  44|          9|    1|          9|
    |p_Val2_s_reg_164      |   9|          2|   16|         32|
    |p_x_assign_1_reg_154  |   9|          2|   32|         64|
    |p_x_assign_reg_86     |   9|          2|    4|          8|
    |p_y_assign_1_reg_97   |   9|          2|    4|          8|
    |p_y_assign_2_reg_176  |   9|          2|   32|         64|
    |p_z_assign_reg_108    |   9|          2|    3|          6|
    |phi_mul1_reg_131      |   9|          2|   13|         26|
    |phi_mul_reg_119       |   9|          2|   10|         20|
    |t_V_reg_142           |   9|          2|   16|         32|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 125|         27|  131|        269|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   8|   0|    8|          0|
    |ch_reg_515                 |   3|   0|    3|          0|
    |h_2_cast4_reg_487          |   4|   0|   32|         28|
    |h_reg_536                  |  32|   0|   32|          0|
    |next_mul2_reg_502          |  13|   0|   13|          0|
    |next_mul_reg_507           |  10|   0|   10|          0|
    |o_x_reg_482                |   4|   0|    4|          0|
    |o_y_reg_464                |   4|   0|    4|          0|
    |p_Val2_s_reg_164           |  16|   0|   16|          0|
    |p_x_assign_1_reg_154       |  32|   0|   32|          0|
    |p_x_assign_3_cast_reg_469  |   4|   0|   32|         28|
    |p_x_assign_cast6_reg_456   |   4|   0|   10|          6|
    |p_x_assign_reg_86          |   4|   0|    4|          0|
    |p_y_assign_1_reg_97        |   4|   0|    4|          0|
    |p_y_assign_2_reg_176       |  32|   0|   32|          0|
    |p_z_assign_reg_108         |   3|   0|    3|          0|
    |phi_mul1_reg_131           |  13|   0|   13|          0|
    |phi_mul_reg_119            |  10|   0|   10|          0|
    |t_V_reg_142                |  16|   0|   16|          0|
    |tmp_19_reg_531             |  32|   0|   32|          0|
    |tmp_1_cast_reg_492         |   4|   0|   32|         28|
    |tmp_3_cast_reg_497         |  11|   0|   12|          1|
    |tmp_8_cast_reg_474         |   4|   0|   32|         28|
    |tmp_cast7_reg_520          |  13|   0|   32|         19|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 280|   0|  418|        138|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                                           |  in |    1| ap_ctrl_hs |              forward_pool              | return value |
|ap_rst                                           |  in |    1| ap_ctrl_hs |              forward_pool              | return value |
|ap_start                                         |  in |    1| ap_ctrl_hs |              forward_pool              | return value |
|ap_done                                          | out |    1| ap_ctrl_hs |              forward_pool              | return value |
|ap_idle                                          | out |    1| ap_ctrl_hs |              forward_pool              | return value |
|ap_ready                                         | out |    1| ap_ctrl_hs |              forward_pool              | return value |
|pool_layer_2_2_1_28_28_6_input_data_V_address0   | out |   13|  ap_memory |  pool_layer_2_2_1_28_28_6_input_data_V |     array    |
|pool_layer_2_2_1_28_28_6_input_data_V_ce0        | out |    1|  ap_memory |  pool_layer_2_2_1_28_28_6_input_data_V |     array    |
|pool_layer_2_2_1_28_28_6_input_data_V_q0         |  in |   16|  ap_memory |  pool_layer_2_2_1_28_28_6_input_data_V |     array    |
|pool_layer_2_2_1_28_28_6_output_data_V_address0  | out |   11|  ap_memory | pool_layer_2_2_1_28_28_6_output_data_V |     array    |
|pool_layer_2_2_1_28_28_6_output_data_V_ce0       | out |    1|  ap_memory | pool_layer_2_2_1_28_28_6_output_data_V |     array    |
|pool_layer_2_2_1_28_28_6_output_data_V_we0       | out |    1|  ap_memory | pool_layer_2_2_1_28_28_6_output_data_V |     array    |
|pool_layer_2_2_1_28_28_6_output_data_V_d0        | out |   16|  ap_memory | pool_layer_2_2_1_28_28_6_output_data_V |     array    |
+-------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+

