 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_engine
Version: U-2022.12
Date   : Fri Apr  5 05:41:24 2024
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: sy (input port clocked by clk)
  Endpoint: product[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  200.00     200.00 r
  sy (in)                                                 0.00     200.00 r
  FU1/sy (fusion_unit)                                    0.00     200.00 r
  FU1/sign_ctrl/sy (signbit_ctrl)                         0.00     200.00 r
  FU1/sign_ctrl/U9/Z (SC7P5T_INVX1_CSC20L)                4.25     204.25 f
  FU1/sign_ctrl/U17/Z (SC7P5T_AO21X2_CSC20L)             21.51     225.76 f
  FU1/sign_ctrl/U7/Z (SC7P5T_NR2X1_CSC20L)               10.92     236.68 r
  FU1/sign_ctrl/U8/Z (SC7P5T_INVX1_CSC20L)               12.60     249.28 f
  FU1/sign_ctrl/U5/Z (SC7P5T_INVX3_CSC20L)               16.55     265.83 r
  FU1/sign_ctrl/ll_sy[2] (signbit_ctrl)                   0.00     265.83 r
  FU1/bb_ll_2/sy (bitbrick_9)                             0.00     265.83 r
  FU1/bb_ll_2/U3/Z (SC7P5T_ND2X1_MR_CSC20L)              17.37     283.20 f
  FU1/bb_ll_2/FA_p2/b (full_adder_36)                     0.00     283.20 f
  FU1/bb_ll_2/FA_p2/U3/Z (SC7P5T_XOR2X2_CSC20L)          39.36     322.56 r
  FU1/bb_ll_2/FA_p2/U2/Z (SC7P5T_AO22X1_A_CSC20L)        33.51     356.07 r
  FU1/bb_ll_2/FA_p2/co (full_adder_36)                    0.00     356.07 r
  FU1/bb_ll_2/FA_p3b/ci (full_adder_35)                   0.00     356.07 r
  FU1/bb_ll_2/FA_p3b/U1/Z (SC7P5T_XOR2X1_CSC20L)         39.84     395.91 f
  FU1/bb_ll_2/FA_p3b/sum (full_adder_35)                  0.00     395.91 f
  FU1/bb_ll_2/FA_p3a/a (full_adder_34)                    0.00     395.91 f
  FU1/bb_ll_2/FA_p3a/U3/Z (SC7P5T_XOR2X2_CSC20L)         29.94     425.85 r
  FU1/bb_ll_2/FA_p3a/U1/Z (SC7P5T_XOR2X1_L_CSC20L)       80.77     506.62 f
  FU1/bb_ll_2/FA_p3a/sum (full_adder_34)                  0.00     506.62 f
  FU1/bb_ll_2/p[3] (bitbrick_9)                           0.00     506.62 f
  FU1/U6/S (SC7P5T_FAX1_A_CSC20L)                        83.99     590.62 r
  FU1/add_0_root_add_0_root_add_215_3/B[3] (fusion_unit_DW01_add_10)
                                                          0.00     590.62 r
  FU1/add_0_root_add_0_root_add_215_3/U1_3/CO (SC7P5T_FAX1_A_CSC20L)
                                                         49.13     639.75 r
  FU1/add_0_root_add_0_root_add_215_3/U1_4/CO (SC7P5T_FAX1_A_CSC20L)
                                                         44.75     684.50 r
  FU1/add_0_root_add_0_root_add_215_3/U1_5/CO (SC7P5T_FAX1_A_CSC20L)
                                                         44.75     729.25 r
  FU1/add_0_root_add_0_root_add_215_3/U1_6/CO (SC7P5T_FAX1_A_CSC20L)
                                                         39.40     768.65 r
  FU1/add_0_root_add_0_root_add_215_3/U1_7/Z (SC7P5T_XOR3X2_CSC20L)
                                                         82.92     851.57 r
  FU1/add_0_root_add_0_root_add_215_3/SUM[7] (fusion_unit_DW01_add_10)
                                                          0.00     851.57 r
  FU1/U222/Z (SC7P5T_INVX1_CSC20L)                       18.63     870.20 f
  FU1/U103/Z (SC7P5T_NR2X2_CSC20L)                       58.08     928.29 r
  FU1/U99/CO (SC7P5T_FAX1_A_CSC20L)                      68.87     997.16 r
  FU1/U100/CO (SC7P5T_FAX1_A_CSC20L)                     45.02    1042.18 r
  FU1/U70/CO (SC7P5T_FAX1_A_CSC20L)                      45.02    1087.21 r
  FU1/U71/CO (SC7P5T_FAX1_A_CSC20L)                      45.02    1132.23 r
  FU1/U224/S (SC7P5T_FAX1_A_CSC20L)                      62.42    1194.66 f
  FU1/add_311_3/A[12] (fusion_unit_DW01_add_101)          0.00    1194.66 f
  FU1/add_311_3/U1_12/CO (SC7P5T_FAX1_A_CSC20L)          36.42    1231.07 f
  FU1/add_311_3/U1_13/Z (SC7P5T_XOR3X2_CSC20L)           73.23    1304.30 r
  FU1/add_311_3/SUM[13] (fusion_unit_DW01_add_101)        0.00    1304.30 r
  FU1/U383/Z (SC7P5T_AO222X1_CSC20L)                     76.88    1381.18 r
  FU1/product[13] (fusion_unit)                           0.00    1381.18 r
  product[13] (out)                                       0.00    1381.18 r
  data arrival time                                               1381.18

  clock clk (rise edge)                                2000.00    2000.00
  clock network delay (ideal)                             0.00    2000.00
  clock uncertainty                                    -200.00    1800.00
  output external delay                                -400.00    1400.00
  data required time                                              1400.00
  --------------------------------------------------------------------------
  data required time                                              1400.00
  data arrival time                                              -1381.18
  --------------------------------------------------------------------------
  slack (MET)                                                       18.82


1
