Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue May  2 11:03:19 2017
| Host         : coiso running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file zybo_design_1_wrapper_control_sets_placed.rpt
| Design       : zybo_design_1_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   109 |
| Unused register locations in slices containing registers |   306 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             172 |           65 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             173 |           75 |
| Yes          | No                    | No                     |             698 |          187 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             611 |          164 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                                                  Enable Signal                                                                                                  |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count |
+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[12]             |                1 |              1 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_rep[0].fifoaddr_reg[2]                      |                                                                                                                                                             |                1 |              2 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                            |                                                                                                                                                             |                1 |              2 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                          | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2][0]   | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0]  | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                       | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                     |                4 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0]  | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0]  | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]  | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                         | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                     |                1 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0]  | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0]  | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2_n_0                                                                                | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                            |                1 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                       | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                                                                       | zybo_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                         |                1 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | zybo_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                         |                1 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                           | zybo_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                         |                1 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                   | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                   | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[8][0]                                                                                   | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                     | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_DUAL.aw_active_reg_0                                     |                4 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | zybo_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                1 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                      | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                2 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | zybo_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                                     |                1 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                              |                3 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                              |                3 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                      | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0] | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                      | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0] | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0] | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0] | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0] | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0] | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0] | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | zybo_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                           |                4 |              5 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                | zybo_design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/m_valid_i_i_1__5_n_0                                                                                             |                2 |              6 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_master_slots[1].reg_slice_mi/p_1_in                                                                          |                3 |              6 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                     | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |              8 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                     |                3 |              8 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                    | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[12]             |                4 |             10 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                    |                                                                                                                                                             |                4 |             10 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_4_out                                                                                                             | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID.axi_rid_int[11]_i_1_n_0                                 |                2 |             12 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                         |                                                                                                                                                             |                2 |             12 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                       | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                     |                4 |             12 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                            | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID.axi_rid_temp[11]_i_1_n_0                                                                                    | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                     |                4 |             12 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                          | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                             |                7 |             12 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_26_out                                                                                                            | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                     |                3 |             12 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4           |                                                                                                                                                             |                2 |             12 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in       |                                                                                                                                                             |                3 |             12 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                 |                                                                                                                                                             |                3 |             12 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                 |                                                                                                                                                             |                3 |             12 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                             |                7 |             12 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[46]_0                                                                                 |                                                                                                                                                             |                2 |             13 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                         |                                                                                                                                                             |                4 |             13 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[34][0]                                     |                                                                                                                                                             |                3 |             13 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_6                                                                                   | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_7                                                                                    | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_6                                                                                    | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_4                                                                                   | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_5                                                                                    | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_4                                                                                    | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_3                                                                                    | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_2                                                                                    | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_1                                                                                    | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_0                                                                                    | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_7                                                                                   | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_5                                                                                   | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                         | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                     |                5 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_3                                                                                   | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_2                                                                                   | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_1                                                                                   | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_0                                                                                   | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__1_n_0                                                                            |                                                                                                                                                             |                3 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                            |                                                                                                                                                             |                2 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                              |                                                                                                                                                             |                2 |             14 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                               | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                     |                5 |             15 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | zybo_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                         |                6 |             15 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                 |                                                                                                                                                             |                5 |             20 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                |                                                                                                                                                             |                9 |             24 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                              |                                                                                                                                                             |               10 |             24 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               12 |             27 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld43_out                                                                                                |                                                                                                                                                             |                7 |             31 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                          |                                                                                                                                                             |                9 |             31 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                            |                                                                                                                                                             |                8 |             32 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                        | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID.axi_rid_int[11]_i_1_n_0                                 |                4 |             32 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                      | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                     |                4 |             32 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2_n_0                                                                                |                                                                                                                                                             |               10 |             32 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                            |                                                                                                                                                             |                7 |             32 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                             |                                                                                                                                                             |                7 |             32 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                             |                                                                                                                                                             |                8 |             32 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                    | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                8 |             33 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                    | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             33 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | zybo_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                     |               21 |             33 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                            |                                                                                                                                                             |                9 |             34 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                |                                                                                                                                                             |               12 |             45 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                             |                8 |             45 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                            |                                                                                                                                                             |               11 |             47 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                              |                                                                                                                                                             |               15 |             47 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                  |                                                                                                                                                             |               12 |             47 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zybo_design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                                      |                                                                                                                                                             |               13 |             47 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | zybo_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               14 |             60 |
|  zybo_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 |                                                                                                                                                             |               66 |            173 |
+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     2 |
| 4      |                    34 |
| 5      |                     1 |
| 6      |                     3 |
| 8      |                     3 |
| 10     |                     2 |
| 12     |                    13 |
| 13     |                     3 |
| 14     |                    20 |
| 15     |                     2 |
| 16+    |                    25 |
+--------+-----------------------+


