<profile>

<section name = "Vitis HLS Report for 'matmul_1_Pipeline_loop_output_C1_loop_output_C2'" level="0">
<item name = "Date">Sun Jun 30 22:43:07 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">MatMul</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.621 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_output_C1_loop_output_C2">9, 9, 2, 1, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 97, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 12, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln61_1_fu_143_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln61_fu_155_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln62_fu_234_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln64_fu_211_p2">+, 0, 0, 7, 4, 4</column>
<column name="sub_ln64_fu_195_p2">-, 0, 0, 7, 4, 4</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="local_stream_last_fu_228_p2">and, 0, 0, 2, 1, 1</column>
<column name="cmp101_fu_201_p2">icmp, 0, 0, 10, 2, 3</column>
<column name="icmp_ln61_fu_137_p2">icmp, 0, 0, 12, 4, 4</column>
<column name="icmp_ln62_fu_161_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="icmp_ln69_fu_222_p2">icmp, 0, 0, 10, 2, 3</column>
<column name="select_ln14_fu_167_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln61_fu_175_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_col_load">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_indvar_flatten55_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_row_load">9, 2, 2, 4</column>
<column name="col_fu_66">9, 2, 2, 4</column>
<column name="indvar_flatten55_fu_74">9, 2, 4, 8</column>
<column name="out_C_TDATA_blk_n">9, 2, 1, 2</column>
<column name="row_fu_70">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="col_fu_66">2, 0, 2, 0</column>
<column name="indvar_flatten55_fu_74">4, 0, 4, 0</column>
<column name="local_stream_last_reg_299">1, 0, 1, 0</column>
<column name="row_fu_70">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmul_1_Pipeline_loop_output_C1_loop_output_C2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matmul_1_Pipeline_loop_output_C1_loop_output_C2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matmul_1_Pipeline_loop_output_C1_loop_output_C2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matmul_1_Pipeline_loop_output_C1_loop_output_C2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matmul_1_Pipeline_loop_output_C1_loop_output_C2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matmul_1_Pipeline_loop_output_C1_loop_output_C2, return value</column>
<column name="out_C_TREADY">in, 1, axis, out_C_V_data_V, pointer</column>
<column name="out_C_TDATA">out, 32, axis, out_C_V_data_V, pointer</column>
<column name="output_C_address0">out, 4, ap_memory, output_C, array</column>
<column name="output_C_ce0">out, 1, ap_memory, output_C, array</column>
<column name="output_C_q0">in, 32, ap_memory, output_C, array</column>
<column name="p_phi_reload">in, 4, ap_none, p_phi_reload, scalar</column>
<column name="p_phi7_reload">in, 4, ap_none, p_phi7_reload, scalar</column>
<column name="out_C_TVALID">out, 1, axis, out_C_V_last_V, pointer</column>
<column name="out_C_TLAST">out, 1, axis, out_C_V_last_V, pointer</column>
<column name="out_C_TKEEP">out, 4, axis, out_C_V_keep_V, pointer</column>
<column name="out_C_TSTRB">out, 4, axis, out_C_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
