Analysis & Synthesis report for top
Tue Apr 23 00:35:45 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream
 11. State Machine - |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|DRsize
 12. State Machine - |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_next
 13. State Machine - |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_state
 14. State Machine - |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_next
 15. State Machine - |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_state
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 24. Source assignments for sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 25. Source assignments for sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 26. Source assignments for sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 27. Source assignments for sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0
 28. Source assignments for sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 29. Source assignments for sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_b_module:sub_top_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 30. Source assignments for sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 31. Source assignments for sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 32. Source assignments for sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 33. Source assignments for sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 34. Source assignments for sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 35. Source assignments for sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 36. Source assignments for sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1cn1:auto_generated
 37. Source assignments for sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 38. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux:cmd_demux
 39. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_001:cmd_demux_001
 40. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_002:cmd_demux_002
 41. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_demux:rsp_demux
 42. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_demux_001:rsp_demux_001
 43. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_demux_001:rsp_demux_002
 44. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_demux_001:rsp_demux_003
 45. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_002:rsp_demux_004
 46. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_002:rsp_demux_005
 47. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 48. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 49. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 50. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 51. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 52. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 53. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 54. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 55. Source assignments for sub_top:u0|altera_reset_controller:rst_controller
 56. Source assignments for sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 57. Source assignments for sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 58. Source assignments for sub_top:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 59. Source assignments for sub_top:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 60. Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated
 61. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer
 62. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
 63. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 64. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
 65. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 66. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo
 67. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r|scfifo:rfifo
 68. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a
 69. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_b_module:sub_top_nios2_qsys_0_cpu_register_bank_b
 71. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_b_module:sub_top_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram
 72. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 73. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram
 74. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 76. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 77. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 78. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 79. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy
 80. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0
 81. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 82. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_sys_sdram_pll_0:sys_sdram_pll_0|sub_top_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i
 83. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0
 84. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave
 85. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream
 86. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer
 87. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0
 88. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
 89. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator
 90. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_mm_4_to_1_adapter_0_avalon_slave_translator
 91. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avalon_mm_4_to_1_adapter_0_avalon_master_translator
 92. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 93. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 94. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
 95. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator
 96. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator
 97. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 98. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator
 99. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
100. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avalon_mm_4_to_1_adapter_0_avalon_master_agent
101. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_data_master_agent
102. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent
103. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent
104. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo
106. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo
107. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent
108. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo
111. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent
112. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rdata_fifo
115. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
116. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo
119. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent
120. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo
123. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
124. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo
127. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router:router|sub_top_mm_interconnect_1_router_default_decode:the_default_decode
128. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_001:router_001|sub_top_mm_interconnect_1_router_001_default_decode:the_default_decode
129. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_002:router_002|sub_top_mm_interconnect_1_router_002_default_decode:the_default_decode
130. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_003:router_003|sub_top_mm_interconnect_1_router_003_default_decode:the_default_decode
131. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_004:router_004|sub_top_mm_interconnect_1_router_004_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_004:router_005|sub_top_mm_interconnect_1_router_004_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_004:router_006|sub_top_mm_interconnect_1_router_004_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_007:router_007|sub_top_mm_interconnect_1_router_007_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_007:router_008|sub_top_mm_interconnect_1_router_007_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter
137. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
138. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
139. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
140. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
141. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
142. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb
143. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
144. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
145. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
146. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
147. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
148. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter
149. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter
150. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
151. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser
152. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
153. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
154. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
155. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001
156. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
157. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
158. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
159. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002
160. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
161. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
162. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
163. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003
164. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
165. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
166. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
167. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
168. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001
169. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_002
170. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_003
171. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_004
172. Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_005
173. Parameter Settings for User Entity Instance: sub_top:u0|altera_reset_controller:rst_controller
174. Parameter Settings for User Entity Instance: sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
175. Parameter Settings for User Entity Instance: sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
176. Parameter Settings for User Entity Instance: sub_top:u0|altera_reset_controller:rst_controller_001
177. Parameter Settings for User Entity Instance: sub_top:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
178. Parameter Settings for User Entity Instance: sub_top:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
179. Parameter Settings for Inferred Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
180. scfifo Parameter Settings by Entity Instance
181. altsyncram Parameter Settings by Entity Instance
182. Port Connectivity Checks: "sub_top:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
183. Port Connectivity Checks: "sub_top:u0|altera_reset_controller:rst_controller_001"
184. Port Connectivity Checks: "sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
185. Port Connectivity Checks: "sub_top:u0|altera_reset_controller:rst_controller"
186. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003"
187. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002"
188. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001"
189. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser"
190. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
191. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter"
192. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter"
193. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
194. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
195. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
196. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_007:router_007|sub_top_mm_interconnect_1_router_007_default_decode:the_default_decode"
197. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_004:router_004|sub_top_mm_interconnect_1_router_004_default_decode:the_default_decode"
198. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_003:router_003|sub_top_mm_interconnect_1_router_003_default_decode:the_default_decode"
199. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_002:router_002|sub_top_mm_interconnect_1_router_002_default_decode:the_default_decode"
200. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_001:router_001|sub_top_mm_interconnect_1_router_001_default_decode:the_default_decode"
201. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router:router|sub_top_mm_interconnect_1_router_default_decode:the_default_decode"
202. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo"
203. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
204. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
205. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo"
206. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo"
207. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent"
208. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo"
209. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
210. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
211. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rdata_fifo"
212. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo"
213. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent"
214. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo"
215. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo"
216. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent"
217. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo"
218. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo"
219. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent"
220. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
221. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
222. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avalon_mm_4_to_1_adapter_0_avalon_master_agent"
223. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
224. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator"
225. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
226. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator"
227. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator"
228. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
229. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
230. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
231. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avalon_mm_4_to_1_adapter_0_avalon_master_translator"
232. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_mm_4_to_1_adapter_0_avalon_slave_translator"
233. Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator"
234. Port Connectivity Checks: "sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"
235. Port Connectivity Checks: "sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0"
236. Port Connectivity Checks: "sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0"
237. Port Connectivity Checks: "sub_top:u0|sub_top_sys_sdram_pll_0:sys_sdram_pll_0|sub_top_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i"
238. Port Connectivity Checks: "sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0"
239. Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy"
240. Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
241. Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
242. Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_pib:the_sub_top_nios2_qsys_0_cpu_nios2_oci_pib"
243. Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc"
244. Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace|sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode:sub_top_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode"
245. Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_itrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_itrace"
246. Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk"
247. Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk"
248. Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug"
249. Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci"
250. Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_test_bench:the_sub_top_nios2_qsys_0_cpu_test_bench"
251. Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0"
252. Port Connectivity Checks: "sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|sub_top_new_sdram_controller_0_input_efifo_module:the_sub_top_new_sdram_controller_0_input_efifo_module"
253. Port Connectivity Checks: "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic"
254. Port Connectivity Checks: "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0"
255. Post-Synthesis Netlist Statistics for Top Partition
256. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
257. Elapsed Time Per Partition
258. Analysis & Synthesis Messages
259. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Apr 23 00:35:45 2019       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2113                                        ;
; Total pins                      ; 72                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 88,320                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                     ; Library     ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; sub_top/synthesis/sub_top.v                                                                     ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v                                                                     ; sub_top     ;
; sub_top/synthesis/submodules/altera_reset_controller.v                                          ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_reset_controller.v                                          ; sub_top     ;
; sub_top/synthesis/submodules/altera_reset_synchronizer.v                                        ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_reset_synchronizer.v                                        ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_irq_mapper.sv                                              ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v                                        ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v                                        ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_001.v                  ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter.v                      ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv     ; sub_top     ;
; sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                         ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                         ; sub_top     ;
; sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v                                   ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v                                   ; sub_top     ;
; sub_top/synthesis/submodules/altera_std_synchronizer_nocut.v                                    ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_std_synchronizer_nocut.v                                    ; sub_top     ;
; sub_top/synthesis/submodules/altera_merlin_width_adapter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_width_adapter.sv                                     ; sub_top     ;
; sub_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_002.sv                           ; sub_top     ;
; sub_top/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_001.sv                           ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux.sv                               ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_demux_001.sv                         ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_demux.sv                             ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux_004.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux_004.sv                           ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux_001.sv                           ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux.sv                               ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux_002.sv                         ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux_001.sv                         ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux.sv                             ; sub_top     ;
; sub_top/synthesis/submodules/altera_merlin_burst_adapter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter.sv                                     ; sub_top     ;
; sub_top/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_007.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_007.sv                            ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_004.sv                            ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_003.sv                            ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_002.sv                            ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_001.sv                            ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router.sv                                ; sub_top     ;
; sub_top/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; sub_top     ;
; sub_top/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; sub_top     ;
; sub_top/synthesis/submodules/altera_merlin_master_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_master_agent.sv                                      ; sub_top     ;
; sub_top/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; sub_top     ;
; sub_top/synthesis/submodules/altera_merlin_master_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_master_translator.sv                                 ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v                                        ; sub_top     ;
; sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v                                ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v                                ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v                                   ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v                                   ; sub_top     ;
; sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v                                ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v                                ; sub_top     ;
; sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v                                    ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v                                    ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v                                   ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v                                   ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v                                          ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v                                          ; sub_top     ;
; sub_top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                        ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                        ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v                                  ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v                                  ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_onchip_memory2_0.hex                                       ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v                                         ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v                                             ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v                                         ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_sysclk.v                      ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_tck.v                         ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v                     ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_test_bench.v                              ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v                                   ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v                                   ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v                                              ; sub_top     ;
; sub_top/synthesis/submodules/avalon_MM_4_to_1_adapter.sv                                        ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/avalon_MM_4_to_1_adapter.sv                                        ; sub_top     ;
; sub_top/synthesis/submodules/altera_up_audio_out_serializer.v                                   ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_audio_out_serializer.v                                   ; sub_top     ;
; sub_top/synthesis/submodules/altera_up_clock_edge.v                                             ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_clock_edge.v                                             ; sub_top     ;
; sub_top/synthesis/submodules/altera_up_sync_fifo.v                                              ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_sync_fifo.v                                              ; sub_top     ;
; sub_top/synthesis/submodules/sub_top_audio_0.v                                                  ; yes             ; User Verilog HDL File                        ; D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_audio_0.v                                                  ; sub_top     ;
; top.sv                                                                                          ; yes             ; User SystemVerilog HDL File                  ; D:/Project_Documents/love_pic_display_with_audio/top.sv                                                                                          ;             ;
; scfifo.tdf                                                                                      ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/scfifo.tdf                                                                                        ;             ;
; a_regfifo.inc                                                                                   ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                     ;             ;
; a_dpfifo.inc                                                                                    ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                      ;             ;
; a_i2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                      ;             ;
; a_fffifo.inc                                                                                    ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                      ;             ;
; a_f2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                      ;             ;
; aglobal180.inc                                                                                  ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/aglobal180.inc                                                                                    ;             ;
; db/scfifo_7ba1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/scfifo_7ba1.tdf                                                                              ;             ;
; db/a_dpfifo_q2a1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_q2a1.tdf                                                                            ;             ;
; db/altsyncram_n3i1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_n3i1.tdf                                                                          ;             ;
; db/cmpr_6l8.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/cmpr_6l8.tdf                                                                                 ;             ;
; db/cntr_h2b.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/cntr_h2b.tdf                                                                                 ;             ;
; db/cntr_u27.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/cntr_u27.tdf                                                                                 ;             ;
; db/cntr_i2b.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/cntr_i2b.tdf                                                                                 ;             ;
; db/scfifo_3291.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/scfifo_3291.tdf                                                                              ;             ;
; db/a_dpfifo_5771.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_5771.tdf                                                                            ;             ;
; db/a_fefifo_7cf.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/a_fefifo_7cf.tdf                                                                             ;             ;
; db/cntr_vg7.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/cntr_vg7.tdf                                                                                 ;             ;
; db/altsyncram_7pu1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_7pu1.tdf                                                                          ;             ;
; db/cntr_jgb.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/cntr_jgb.tdf                                                                                 ;             ;
; alt_jtag_atlantic.v                                                                             ; yes             ; Encrypted Megafunction                       ; d:/quartus18_0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; d:/quartus18_0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                               ; yes             ; Encrypted Megafunction                       ; d:/quartus18_0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                 ;             ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                    ;             ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                             ;             ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                       ;             ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                    ;             ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                     ;             ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/altrom.inc                                                                                        ;             ;
; altram.inc                                                                                      ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/altram.inc                                                                                        ;             ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/altdpram.inc                                                                                      ;             ;
; db/altsyncram_msi1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_msi1.tdf                                                                          ;             ;
; altera_std_synchronizer.v                                                                       ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                         ;             ;
; db/altsyncram_qid1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_qid1.tdf                                                                          ;             ;
; sld_virtual_jtag_basic.v                                                                        ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                          ;             ;
; db/altsyncram_1cn1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_1cn1.tdf                                                                          ;             ;
; altera_pll.v                                                                                    ; yes             ; Megafunction                                 ; d:/quartus18_0/quartus/libraries/megafunctions/altera_pll.v                                                                                      ;             ;
; db/scfifo_5bg1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/scfifo_5bg1.tdf                                                                              ;             ;
; sld_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; d:/quartus18_0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                       ; altera_sld  ;
; db/ip/sld4d43b179/alt_sld_fab.v                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Project_Documents/love_pic_display_with_audio/db/ip/sld4d43b179/alt_sld_fab.v                                                                 ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Project_Documents/love_pic_display_with_audio/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v                                          ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Project_Documents/love_pic_display_with_audio/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Project_Documents/love_pic_display_with_audio/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Project_Documents/love_pic_display_with_audio/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Project_Documents/love_pic_display_with_audio/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; d:/quartus18_0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                  ;             ;
; sld_rom_sr.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; d:/quartus18_0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                    ;             ;
; db/altsyncram_50n1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_50n1.tdf                                                                          ;             ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1393                                                                                                                              ;
;                                             ;                                                                                                                                   ;
; Combinational ALUT usage for logic          ; 2052                                                                                                                              ;
;     -- 7 input functions                    ; 13                                                                                                                                ;
;     -- 6 input functions                    ; 394                                                                                                                               ;
;     -- 5 input functions                    ; 431                                                                                                                               ;
;     -- 4 input functions                    ; 302                                                                                                                               ;
;     -- <=3 input functions                  ; 912                                                                                                                               ;
;                                             ;                                                                                                                                   ;
; Dedicated logic registers                   ; 2113                                                                                                                              ;
;                                             ;                                                                                                                                   ;
; I/O pins                                    ; 72                                                                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                                                                 ;
; Total block memory bits                     ; 88320                                                                                                                             ;
;                                             ;                                                                                                                                   ;
; Total DSP Blocks                            ; 0                                                                                                                                 ;
;                                             ;                                                                                                                                   ;
; Total PLLs                                  ; 2                                                                                                                                 ;
;     -- PLLs                                 ; 2                                                                                                                                 ;
;                                             ;                                                                                                                                   ;
; Maximum fan-out node                        ; sub_top:u0|sub_top_sys_sdram_pll_0:sys_sdram_pll_0|sub_top_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 1657                                                                                                                              ;
; Total fan-out                               ; 19599                                                                                                                             ;
; Average fan-out                             ; 4.27                                                                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |top                                                                                                                                    ; 2052 (1)            ; 2113 (0)                  ; 88320             ; 0          ; 72   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                                                                                    ; top                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 113 (1)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 112 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 112 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 112 (1)             ; 85 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 111 (0)             ; 79 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 111 (76)            ; 79 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                                    ; altera_sld   ;
;    |sub_top:u0|                                                                                                                         ; 1938 (0)            ; 2028 (0)                  ; 88320             ; 0          ; 0    ; 0            ; |top|sub_top:u0                                                                                                                                                                                                                                                                                                                                                                                         ; sub_top                                           ; sub_top      ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; sub_top      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; sub_top      ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; sub_top      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; sub_top      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; sub_top      ;
;       |avalon_MM_4_to_1_adapter:avalon_mm_4_to_1_adapter_0|                                                                             ; 62 (62)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|avalon_MM_4_to_1_adapter:avalon_mm_4_to_1_adapter_0                                                                                                                                                                                                                                                                                                                                     ; avalon_MM_4_to_1_adapter                          ; sub_top      ;
;       |sub_top_audio_0:audio_0|                                                                                                         ; 170 (13)            ; 144 (24)                  ; 8192              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0                                                                                                                                                                                                                                                                                                                                                                 ; sub_top_audio_0                                   ; sub_top      ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                          ; 157 (61)            ; 116 (50)                  ; 8192              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                                                             ; altera_up_audio_out_serializer                    ; sub_top      ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                           ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                                                             ; altera_up_sync_fifo                               ; sub_top      ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                            ; scfifo                                            ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                                                                 ; scfifo_7ba1                                       ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                                                                            ; a_dpfifo_q2a1                                     ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                                                                    ; altsyncram_n3i1                                   ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                        ; cntr_h2b                                          ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                            ; cntr_i2b                                          ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                     ; cntr_u27                                          ; work         ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                          ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                                                            ; altera_up_sync_fifo                               ; sub_top      ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                           ; scfifo                                            ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                                                                ; scfifo_7ba1                                       ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                                                                           ; a_dpfifo_q2a1                                     ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                                                                   ; altsyncram_n3i1                                   ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                       ; cntr_h2b                                          ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                           ; cntr_i2b                                          ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                    ; cntr_u27                                          ; work         ;
;          |altera_up_clock_edge:Bit_Clock_Edges|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                                                                            ; altera_up_clock_edge                              ; sub_top      ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                                                 ; altera_up_clock_edge                              ; sub_top      ;
;       |sub_top_jtag_uart_0:jtag_uart_0|                                                                                                 ; 112 (32)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                         ; sub_top_jtag_uart_0                               ; sub_top      ;
;          |alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|                                                                      ; 32 (32)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                 ; alt_jtag_atlantic                                 ; work         ;
;          |sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r|                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                           ; sub_top_jtag_uart_0_scfifo_r                      ; sub_top      ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                              ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                   ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                 ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                      ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                        ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                              ; cntr_jgb                                          ; work         ;
;          |sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                           ; sub_top_jtag_uart_0_scfifo_w                      ; sub_top      ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                              ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                   ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                 ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                      ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                        ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                              ; cntr_jgb                                          ; work         ;
;       |sub_top_mm_interconnect_1:mm_interconnect_1|                                                                                     ; 432 (0)             ; 633 (0)                   ; 128               ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                             ; sub_top_mm_interconnect_1                         ; sub_top      ;
;          |altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|                                                              ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; sub_top      ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; sub_top      ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|                                                             ; 13 (13)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; sub_top      ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                |altsyncram_50n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated                                                                                                                                                                                                                        ; altsyncram_50n1                                   ; work         ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|                                                               ; 29 (29)             ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; sub_top      ;
;          |altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|                                                          ; 3 (3)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; sub_top      ;
;          |altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; sub_top      ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|                                                                   ; 3 (3)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; sub_top      ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; sub_top      ;
;          |altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rdata_fifo|                                       ; 37 (37)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; sub_top      ;
;          |altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|                                         ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; sub_top      ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 3 (0)               ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser          ; sub_top      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 90 (86)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                    ; sub_top      ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                     ; sub_top      ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                     ; sub_top      ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 42 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser          ; sub_top      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 42 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                    ; sub_top      ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                     ; sub_top      ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                     ; sub_top      ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 3 (0)               ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser          ; sub_top      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                    ; sub_top      ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                     ; sub_top      ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                          ; altera_std_synchronizer_nocut                     ; sub_top      ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 5 (0)               ; 74 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser          ; sub_top      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 74 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                    ; sub_top      ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                              ; altera_std_synchronizer_nocut                     ; sub_top      ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                              ; altera_std_synchronizer_nocut                     ; sub_top      ;
;          |altera_merlin_master_agent:avalon_mm_4_to_1_adapter_0_avalon_master_agent|                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avalon_mm_4_to_1_adapter_0_avalon_master_agent                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                        ; sub_top      ;
;          |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                        ; sub_top      ;
;          |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                   ; sub_top      ;
;          |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                                   ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                   ; sub_top      ;
;          |altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|                                                                    ; 14 (8)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; sub_top      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; sub_top      ;
;          |altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; sub_top      ;
;          |altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|                                              ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; sub_top      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; sub_top      ;
;          |altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|                                                         ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; sub_top      ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 3 (3)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; sub_top      ;
;          |altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; sub_top      ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; sub_top      ;
;          |altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator|                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; sub_top      ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|                          ; 19 (19)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter                                                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; sub_top      ;
;          |altera_merlin_width_adapter:nios2_qsys_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|                          ; 5 (5)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; sub_top      ;
;          |sub_top_mm_interconnect_1_cmd_demux_001:cmd_demux_001|                                                                        ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                       ; sub_top_mm_interconnect_1_cmd_demux_001           ; sub_top      ;
;          |sub_top_mm_interconnect_1_cmd_demux_002:cmd_demux_002|                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                       ; sub_top_mm_interconnect_1_cmd_demux_002           ; sub_top      ;
;          |sub_top_mm_interconnect_1_cmd_demux_002:rsp_demux_004|                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_002:rsp_demux_004                                                                                                                                                                                                                                                                                       ; sub_top_mm_interconnect_1_cmd_demux_002           ; sub_top      ;
;          |sub_top_mm_interconnect_1_cmd_demux_002:rsp_demux_005|                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_002:rsp_demux_005                                                                                                                                                                                                                                                                                       ; sub_top_mm_interconnect_1_cmd_demux_002           ; sub_top      ;
;          |sub_top_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                    ; 61 (55)             ; 6 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                   ; sub_top_mm_interconnect_1_cmd_mux                 ; sub_top      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                          ; sub_top      ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                        ; altera_merlin_arb_adder                           ; sub_top      ;
;          |sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_004|                                                                            ; 54 (50)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                           ; sub_top_mm_interconnect_1_cmd_mux_004             ; sub_top      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; sub_top      ;
;          |sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_005|                                                                            ; 56 (52)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_005                                                                                                                                                                                                                                                                                           ; sub_top_mm_interconnect_1_cmd_mux_004             ; sub_top      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; sub_top      ;
;          |sub_top_mm_interconnect_1_router_001:router_001|                                                                              ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_001:router_001                                                                                                                                                                                                                                                                                             ; sub_top_mm_interconnect_1_router_001              ; sub_top      ;
;          |sub_top_mm_interconnect_1_router_002:router_002|                                                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_002:router_002                                                                                                                                                                                                                                                                                             ; sub_top_mm_interconnect_1_router_002              ; sub_top      ;
;          |sub_top_mm_interconnect_1_rsp_demux:rsp_demux|                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                               ; sub_top_mm_interconnect_1_rsp_demux               ; sub_top      ;
;          |sub_top_mm_interconnect_1_rsp_mux_001:rsp_mux_001|                                                                            ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                           ; sub_top_mm_interconnect_1_rsp_mux_001             ; sub_top      ;
;       |sub_top_new_sdram_controller_0:new_sdram_controller_0|                                                                           ; 224 (172)           ; 249 (157)                 ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                                                                                   ; sub_top_new_sdram_controller_0                    ; sub_top      ;
;          |sub_top_new_sdram_controller_0_input_efifo_module:the_sub_top_new_sdram_controller_0_input_efifo_module|                      ; 52 (52)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|sub_top_new_sdram_controller_0_input_efifo_module:the_sub_top_new_sdram_controller_0_input_efifo_module                                                                                                                                                                                                                           ; sub_top_new_sdram_controller_0_input_efifo_module ; sub_top      ;
;       |sub_top_nios2_qsys_0:nios2_qsys_0|                                                                                               ; 673 (0)             ; 574 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                       ; sub_top_nios2_qsys_0                              ; sub_top      ;
;          |sub_top_nios2_qsys_0_cpu:cpu|                                                                                                 ; 673 (509)           ; 574 (305)                 ; 10240             ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu                                                                                                                                                                                                                                                                                                                          ; sub_top_nios2_qsys_0_cpu                          ; sub_top      ;
;             |sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|                                                 ; 164 (6)             ; 269 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci                                                                                                                                                                                                                                                ; sub_top_nios2_qsys_0_cpu_nios2_oci                ; sub_top      ;
;                |sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|                          ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper                                                                                                                                                  ; sub_top_nios2_qsys_0_cpu_debug_slave_wrapper      ; sub_top      ;
;                   |sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy|                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy                                                                                  ; sld_virtual_jtag_basic                            ; work         ;
;                   |sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|                         ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk                                                      ; sub_top_nios2_qsys_0_cpu_debug_slave_sysclk       ; sub_top      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                           ; work         ;
;                   |sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|                               ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck                                                            ; sub_top_nios2_qsys_0_cpu_debug_slave_tck          ; sub_top      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                           ; work         ;
;                |sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|                                ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg                                                                                                                                                        ; sub_top_nios2_qsys_0_cpu_nios2_avalon_reg         ; sub_top      ;
;                |sub_top_nios2_qsys_0_cpu_nios2_oci_break:the_sub_top_nios2_qsys_0_cpu_nios2_oci_break|                                  ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_break:the_sub_top_nios2_qsys_0_cpu_nios2_oci_break                                                                                                                                                          ; sub_top_nios2_qsys_0_cpu_nios2_oci_break          ; sub_top      ;
;                |sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug|                                  ; 6 (6)               ; 8 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug                                                                                                                                                          ; sub_top_nios2_qsys_0_cpu_nios2_oci_debug          ; sub_top      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; altera_std_synchronizer                           ; work         ;
;                |sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|                                        ; 79 (79)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem                                                                                                                                                                ; sub_top_nios2_qsys_0_cpu_nios2_ocimem             ; sub_top      ;
;                   |sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram|                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram                                                                           ; sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module     ; sub_top      ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                        ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                   ; work         ;
;             |sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a|                                  ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a                                                                                                                                                                                                                                 ; sub_top_nios2_qsys_0_cpu_register_bank_a_module   ; sub_top      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                        ; altsyncram_msi1                                   ; work         ;
;             |sub_top_nios2_qsys_0_cpu_register_bank_b_module:sub_top_nios2_qsys_0_cpu_register_bank_b|                                  ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_b_module:sub_top_nios2_qsys_0_cpu_register_bank_b                                                                                                                                                                                                                                 ; sub_top_nios2_qsys_0_cpu_register_bank_b_module   ; sub_top      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_b_module:sub_top_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_b_module:sub_top_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                        ; altsyncram_msi1                                   ; work         ;
;       |sub_top_onchip_memory2_0:onchip_memory2_0|                                                                                       ; 2 (2)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                               ; sub_top_onchip_memory2_0                          ; sub_top      ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                     ; altsyncram                                        ; work         ;
;             |altsyncram_1cn1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1cn1:auto_generated                                                                                                                                                                                                                                                                                      ; altsyncram_1cn1                                   ; work         ;
;       |sub_top_sys_sdram_pll_0:sys_sdram_pll_0|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_sys_sdram_pll_0:sys_sdram_pll_0                                                                                                                                                                                                                                                                                                                                                 ; sub_top_sys_sdram_pll_0                           ; sub_top      ;
;          |sub_top_sys_sdram_pll_0_sys_pll:sys_pll|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_sys_sdram_pll_0:sys_sdram_pll_0|sub_top_sys_sdram_pll_0_sys_pll:sys_pll                                                                                                                                                                                                                                                                                                         ; sub_top_sys_sdram_pll_0_sys_pll                   ; sub_top      ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_sys_sdram_pll_0:sys_sdram_pll_0|sub_top_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                 ; altera_pll                                        ; work         ;
;       |sub_top_video_dma_controller_0:video_dma_controller_0|                                                                           ; 190 (54)            ; 160 (20)                  ; 3200              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0                                                                                                                                                                                                                                                                                                                                   ; sub_top_video_dma_controller_0                    ; sub_top      ;
;          |altera_up_video_dma_control_slave:DMA_Control_Slave|                                                                          ; 45 (45)             ; 98 (98)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave                                                                                                                                                                                                                                                                               ; altera_up_video_dma_control_slave                 ; sub_top      ;
;          |altera_up_video_dma_to_stream:From_Memory_to_Stream|                                                                          ; 91 (21)             ; 42 (7)                    ; 3200              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream                                                                                                                                                                                                                                                                               ; altera_up_video_dma_to_stream                     ; sub_top      ;
;             |scfifo:Image_Buffer|                                                                                                       ; 70 (0)              ; 35 (0)                    ; 3200              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer                                                                                                                                                                                                                                                           ; scfifo                                            ; work         ;
;                |scfifo_5bg1:auto_generated|                                                                                             ; 70 (5)              ; 35 (2)                    ; 3200              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated                                                                                                                                                                                                                                ; scfifo_5bg1                                       ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                                                                                                ; 65 (41)             ; 33 (13)                   ; 3200              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                                                                                           ; a_dpfifo_q2a1                                     ; work         ;
;                      |altsyncram_n3i1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                                                                                   ; altsyncram_n3i1                                   ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                                                                                              ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                       ; cntr_h2b                                          ; work         ;
;                      |cntr_i2b:wr_ptr|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                           ; cntr_i2b                                          ; work         ;
;                      |cntr_u27:usedw_counter|                                                                                           ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                    ; cntr_u27                                          ; work         ;
;       |sub_top_video_vga_controller_0:video_vga_controller_0|                                                                           ; 67 (1)              ; 84 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0                                                                                                                                                                                                                                                                                                                                   ; sub_top_video_vga_controller_0                    ; sub_top      ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|                                                                                 ; 66 (66)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                                                                                                                                      ; altera_up_avalon_video_vga_timing                 ; sub_top      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------+
; sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                         ;
; sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                                                                                                                  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                         ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                         ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_b_module:sub_top_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                         ;
; sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1cn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536 ; sub_top_onchip_memory2_0.hex ;
; sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0                                                                                                                                                                                                                                                          ; sub_top.qsys    ;
; Altera ; altera_irq_mapper                        ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_irq_mapper:irq_mapper                                                                                                                                                                                                                            ; sub_top.qsys    ;
; Altera ; altera_avalon_jtag_uart                  ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                          ; sub_top.qsys    ;
; Altera ; altera_mm_interconnect                   ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                              ; sub_top.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_mm_4_to_1_adapter_0_avalon_slave_translator                                                                                                                            ; sub_top.qsys    ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator                                                                                                                          ; sub_top.qsys    ;
; Altera ; altera_mm_interconnect                   ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                              ; sub_top.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent                                                                                                                                                   ; sub_top.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo                                                                                                                                            ; sub_top.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo                                                                                                                                              ; sub_top.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator                                                                                                                                         ; sub_top.qsys    ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avalon_mm_4_to_1_adapter_0_avalon_master_agent                                                                                                                                    ; sub_top.qsys    ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avalon_mm_4_to_1_adapter_0_avalon_master_translator                                                                                                                          ; sub_top.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                                                                                ; sub_top.qsys    ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|sub_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; sub_top.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                        ; sub_top.qsys    ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001|sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                        ; sub_top.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                                        ; sub_top.qsys    ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_002|sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                        ; sub_top.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                                                        ; sub_top.qsys    ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_003|sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                        ; sub_top.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_004                                                                                                                                        ; sub_top.qsys    ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_004|sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                        ; sub_top.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_005                                                                                                                                        ; sub_top.qsys    ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_005|sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                        ; sub_top.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                ; sub_top.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_001:cmd_demux_001                                                                                                                                                        ; sub_top.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_002:cmd_demux_002                                                                                                                                                        ; sub_top.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                    ; sub_top.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_001:cmd_mux_001                                                                                                                                                            ; sub_top.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_001:cmd_mux_002                                                                                                                                                            ; sub_top.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_001:cmd_mux_003                                                                                                                                                            ; sub_top.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_004                                                                                                                                                            ; sub_top.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_005                                                                                                                                                            ; sub_top.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                             ; sub_top.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                         ; sub_top.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                         ; sub_top.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                         ; sub_top.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                ; sub_top.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                         ; sub_top.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                           ; sub_top.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                      ; sub_top.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                    ; sub_top.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                             ; sub_top.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                               ; sub_top.qsys    ;
; Altera ; altera_merlin_burst_adapter              ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter                                                                                                                                          ; sub_top.qsys    ;
; Altera ; altera_merlin_width_adapter              ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter                                                                                                          ; sub_top.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator                                                                                                                                          ; sub_top.qsys    ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                    ; sub_top.qsys    ;
; Altera ; altera_merlin_width_adapter              ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter                                                                                                          ; sub_top.qsys    ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                          ; sub_top.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent                                                                                                                                                 ; sub_top.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo                                                                                                                                          ; sub_top.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                            ; sub_top.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator                                                                                                                                       ; sub_top.qsys    ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                             ; sub_top.qsys    ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                   ; sub_top.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                          ; sub_top.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                   ; sub_top.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                     ; sub_top.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                ; sub_top.qsys    ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router:router                                                                                                                                                                      ; sub_top.qsys    ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_001:router_001                                                                                                                                                              ; sub_top.qsys    ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_002:router_002                                                                                                                                                              ; sub_top.qsys    ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_003:router_003                                                                                                                                                              ; sub_top.qsys    ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_004:router_004                                                                                                                                                              ; sub_top.qsys    ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_004:router_005                                                                                                                                                              ; sub_top.qsys    ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_004:router_006                                                                                                                                                              ; sub_top.qsys    ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_007:router_007                                                                                                                                                              ; sub_top.qsys    ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_007:router_008                                                                                                                                                              ; sub_top.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                ; sub_top.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_demux_001:rsp_demux_001                                                                                                                                                        ; sub_top.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_demux_001:rsp_demux_002                                                                                                                                                        ; sub_top.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_demux_001:rsp_demux_003                                                                                                                                                        ; sub_top.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_002:rsp_demux_004                                                                                                                                                        ; sub_top.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_002:rsp_demux_005                                                                                                                                                        ; sub_top.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                    ; sub_top.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_001:rsp_mux_001                                                                                                                                                            ; sub_top.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_002:rsp_mux_002                                                                                                                                                            ; sub_top.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent                                                                                                                              ; sub_top.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rdata_fifo                                                                                                                       ; sub_top.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo                                                                                                                         ; sub_top.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator                                                                                                                    ; sub_top.qsys    ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                    ; sub_top.qsys    ;
; Altera ; altera_nios2_gen2                        ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                        ; sub_top.qsys    ;
; Altera ; altera_nios2_gen2_unit                   ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu                                                                                                                                                                                           ; sub_top.qsys    ;
; Altera ; altera_avalon_onchip_memory2             ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                ; sub_top.qsys    ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                   ; sub_top.qsys    ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                               ; sub_top.qsys    ;
; Altera ; altera_pll                               ; 18.0    ; N/A          ; N/A          ; |top|sub_top:u0|sub_top_sys_sdram_pll_0:sys_sdram_pll_0|sub_top_sys_sdram_pll_0_sys_pll:sys_pll                                                                                                                                                                          ; sub_top.qsys    ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream                                                            ;
+-------------------------------------------------+-------------------------------------------------+-------------------------------------+---------------------------------------------+------------------------------+
; Name                                            ; s_dma_to_stream.STATE_3_MAX_PENDING_READS_STALL ; s_dma_to_stream.STATE_2_READ_BUFFER ; s_dma_to_stream.STATE_1_WAIT_FOR_LAST_PIXEL ; s_dma_to_stream.STATE_0_IDLE ;
+-------------------------------------------------+-------------------------------------------------+-------------------------------------+---------------------------------------------+------------------------------+
; s_dma_to_stream.STATE_0_IDLE                    ; 0                                               ; 0                                   ; 0                                           ; 0                            ;
; s_dma_to_stream.STATE_1_WAIT_FOR_LAST_PIXEL     ; 0                                               ; 0                                   ; 1                                           ; 1                            ;
; s_dma_to_stream.STATE_2_READ_BUFFER             ; 0                                               ; 1                                   ; 0                                           ; 1                            ;
; s_dma_to_stream.STATE_3_MAX_PENDING_READS_STALL ; 1                                               ; 0                                   ; 0                                           ; 1                            ;
+-------------------------------------------------+-------------------------------------------------+-------------------------------------+---------------------------------------------+------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                                                         ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                               ;
+------------+------------+------------+------------+------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                        ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                        ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                        ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                        ;
+------------+------------+------------+------------+------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_state   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; sub_top:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; sub_top:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                      ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                       ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 62                                                                                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,85,86]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,85,86]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..15,18,45,58,59,66..68,83,84]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..15,18,45,58,59,66..68,83,84]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_use_reg                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux|locked[1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|av_chipselect_pre                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0|VGA_SYNC                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_im:the_sub_top_nios2_qsys_0_cpu_nios2_oci_im|trc_wrap                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_im:the_sub_top_nios2_qsys_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_addr[4,5]                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|avalon_MM_4_to_1_adapter:avalon_mm_4_to_1_adapter_0|s_readdata[0,1,10,11,20,21]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                         ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                         ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                         ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                        ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                           ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                           ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                         ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                               ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                               ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                               ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                               ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                  ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                  ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                                        ;
; sub_top:u0|avalon_MM_4_to_1_adapter:avalon_mm_4_to_1_adapter_0|m_chipselect                                                                                                                                                                                                                                                                        ; Merged with sub_top:u0|avalon_MM_4_to_1_adapter:avalon_mm_4_to_1_adapter_0|m_read                                                                                                                                                                                                                                                                              ;
; sub_top:u0|avalon_MM_4_to_1_adapter:avalon_mm_4_to_1_adapter_0|data_flag[1]                                                                                                                                                                                                                                                                        ; Merged with sub_top:u0|avalon_MM_4_to_1_adapter:avalon_mm_4_to_1_adapter_0|s_readdatavalid                                                                                                                                                                                                                                                                     ;
; sub_top:u0|sub_top_audio_0:audio_0|readdata[2,4..8,10..15]                                                                                                                                                                                                                                                                                         ; Merged with sub_top:u0|sub_top_audio_0:audio_0|readdata[0]                                                                                                                                                                                                                                                                                                     ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,47]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,47]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                         ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                 ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                 ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                 ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                 ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                 ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                 ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                 ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                  ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                  ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avalon_mm_4_to_1_adapter_0_avalon_master_agent|hold_waitrequest                                                                                                                                                                                                  ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                  ; Merged with sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                           ; Merged with sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                           ; Merged with sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                         ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                         ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                         ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                  ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                  ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                  ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                  ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                               ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                               ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                               ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                               ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                 ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                 ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                 ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                 ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                 ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                 ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                          ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                 ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                              ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                   ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_break:the_sub_top_nios2_qsys_0_cpu_nios2_oci_break|trigger_state                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_audio_0:audio_0|readdata[0]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_break:the_sub_top_nios2_qsys_0_cpu_nios2_oci_break|trigbrktype                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_005|share_count[0]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                 ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                              ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                              ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                              ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                              ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                 ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                              ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                              ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                              ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                              ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                              ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                              ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                              ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                              ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                              ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                              ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                              ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                              ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                              ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                              ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                 ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                              ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                              ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                             ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                ; Merged with sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream~2                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream~3                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|DRsize.011 ; Merged with sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|DRsize.001 ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|avalon_MM_4_to_1_adapter:avalon_mm_4_to_1_adapter_0|m_address[26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[3]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 1052                                                                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                             ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|avalon_MM_4_to_1_adapter:avalon_mm_4_to_1_adapter_0|m_address[26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_use_reg                                                                                                                                                                            ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][58],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][58],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][58],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][58],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][58],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][58],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                           ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][4],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][0],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][1],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][2],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][3],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][22],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][24],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][25],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][26],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][5],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][11],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][13],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][14],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][15],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][21],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][9],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][7],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][6],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][20],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][17],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][19],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][18],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][31],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][27],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][28],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][29],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                              ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ipending_reg[31]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][22],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][13],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][14],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][15],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][21],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][9],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][20],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][17],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][19],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                       ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][56],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][3],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][9],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|av_chipselect_pre                                                                                                                                                                                                    ; Stuck at GND                   ; sub_top:u0|sub_top_audio_0:audio_0|readdata[0],                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][0],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                   ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port clock_enable ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                             ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem_used[0],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][17],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][19],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                              ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                             ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][103],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo|mem_used[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                 ; Lost Fanouts                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][48],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                          ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][71],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                       ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][71],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                           ; Lost Fanouts                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][84],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][103],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                      ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                          ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                       ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                       ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[29]                                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][29],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[28]                                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][28],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                   ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[27]                                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][27],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[26]                                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][26],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[25]                                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][25],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[24]                                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][24],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_break:the_sub_top_nios2_qsys_0_cpu_nios2_oci_break|trigbrktype                                                                                              ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                             ; Lost Fanouts                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                ; Lost Fanouts                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][84],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[30]                                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[23]                                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                            ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                          ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_break:the_sub_top_nios2_qsys_0_cpu_nios2_oci_break|trigger_state                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                          ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                             ; Lost Fanouts                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                               ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Lost Fanouts                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                           ; Lost Fanouts                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                           ; Lost Fanouts                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                ; Lost Fanouts                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                  ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                ; Lost Fanouts                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                  ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                          ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                             ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                             ; Lost Fanouts                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                ; Lost Fanouts                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                  ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                               ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                            ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_005|share_count[0]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|DRsize.101 ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                              ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                          ; Stuck at GND                   ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[3]                                                                                                                                                                                                            ; Stuck at GND                   ; sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2113  ;
; Number of registers using Synchronous Clear  ; 569   ;
; Number of registers using Synchronous Load   ; 297   ;
; Number of registers using Asynchronous Clear ; 1258  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1140  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                       ; 2       ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                       ; 1       ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                       ; 2       ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                       ; 2       ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                     ; 11      ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                                       ; 2       ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                                                       ; 2       ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                                       ; 2       ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                                       ; 2       ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                         ; 23      ;
; sub_top:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                           ; 1       ;
; sub_top:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; 368     ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                                                                                                                                             ; 2       ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                                                                                                                                                             ; 2       ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                                                                                                                                            ; 2       ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                                                                                                                                                                            ; 2       ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                                                                                                                                                            ; 2       ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                                                                                                                                                                             ; 2       ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                                                                                                                                                                             ; 2       ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                                                                                                                                                             ; 2       ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                                                                                                                                             ; 2       ;
; sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                                                                                                                                                             ; 2       ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                     ; 11      ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                       ; 8       ;
; sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                        ; 1       ;
; sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                        ; 4       ;
; sub_top:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                           ; 2       ;
; sub_top:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                         ; 1       ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                               ; 3       ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                ; 3       ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                        ; 6       ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                                                ; 9       ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                       ; 2       ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                       ; 2       ;
; sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; 1       ;
; sub_top:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                           ; 1       ;
; sub_top:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                         ; 1       ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avalon_mm_4_to_1_adapter_0_avalon_master_agent|hold_waitrequest                                                                                                                                                                               ; 6       ;
; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                         ; 3       ;
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                                                                                                                   ; 2       ;
; sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; 1       ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                      ; 2       ;
; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                      ; 2       ;
; sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                            ; 1       ;
; sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                             ; 1       ;
; sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 48                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                       ; Megafunction                                                                                                                      ; Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------+
; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0..15] ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_audio_0:audio_0|write_interrupt_en                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|data_reg[10]                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                                                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|D_iw[7]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[6]                                                                                                                                                                                                             ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|pixel_address[12]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[3]                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_alu_result[7]                                                                                                                                                                                                                                                                ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[28]                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[2]                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[5]                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_break:the_sub_top_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[22]                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                                                                                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[6]                                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[8]                                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[23]                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[25]                                                                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_audio_0:audio_0|readdata[3]                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |top|sub_top:u0|avalon_MM_4_to_1_adapter:avalon_mm_4_to_1_adapter_0|s_readdata[25]                                                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|sr[36]           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|sr[33]           ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|sr[5]            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|sr[21]           ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |top|sub_top:u0|avalon_MM_4_to_1_adapter:avalon_mm_4_to_1_adapter_0|s_readdata[9]                                                                                                                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_audio_0:audio_0|readdata[17]                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|sub_top_new_sdram_controller_0_input_efifo_module:the_sub_top_new_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                                                                                                                                                                                               ;
; 6:1                ; 26 bits   ; 104 LEs       ; 26 LEs               ; 78 LEs                 ; Yes        ; |top|sub_top:u0|avalon_MM_4_to_1_adapter:avalon_mm_4_to_1_adapter_0|m_address[10]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                                                                                                             ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[16]                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[2]                                                                                                                                                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                                                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                                                                                                                                                                                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                                                                                                                                                                                               ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|active_addr[2]                                                                                                                                                                                                                                                                          ;
; 14:1               ; 2 bits    ; 18 LEs        ; 10 LEs               ; 8 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|E_logic_result[15]                                                                                                                                                                                                                                                             ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|W_rf_wr_data[6]                                                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_001:router_001|src_channel[0]                                                                                                                                                                                                                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|Selector34                                                                                                                                                                                                                                                                              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|Selector24                                                                                                                                                                                                                                                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |top|sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|Selector27                                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 52 LEs               ; 20 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+--------------------------------------------+
; Assignment                  ; Value ; From ; To                                         ;
+-----------------------------+-------+------+--------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                            ;
+-----------------------------+-------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_b_module:sub_top_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1cn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_002:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_002:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                        ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                        ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for sub_top:u0|altera_reset_controller:rst_controller  ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_50n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; AW             ; 6     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                              ;
; AW             ; 6     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_b_module:sub_top_nios2_qsys_0_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_b_module:sub_top_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0 ;
+----------------+------------------------------+---------------------------------------------------+
; Parameter Name ; Value                        ; Type                                              ;
+----------------+------------------------------+---------------------------------------------------+
; INIT_FILE      ; sub_top_onchip_memory2_0.hex ; String                                            ;
+----------------+------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                    ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                  ; Untyped                                                 ;
; WIDTH_A                            ; 32                           ; Signed Integer                                          ;
; WIDTHAD_A                          ; 11                           ; Signed Integer                                          ;
; NUMWORDS_A                         ; 2048                         ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WIDTH_B                            ; 1                            ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 4                            ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                            ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                 ;
; INIT_FILE                          ; sub_top_onchip_memory2_0.hex ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 2048                         ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                    ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_1cn1              ; Untyped                                                 ;
+------------------------------------+------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_sys_sdram_pll_0:sys_sdram_pll_0|sub_top_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                            ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                          ;
; fractional_vco_multiplier            ; false                  ; String                                                                                          ;
; pll_type                             ; General                ; String                                                                                          ;
; pll_subtype                          ; General                ; String                                                                                          ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                                  ;
; operation_mode                       ; direct                 ; String                                                                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                  ;
; data_rate                            ; 0                      ; Signed Integer                                                                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                  ;
; output_clock_frequency0              ; 74.206349 MHz          ; String                                                                                          ;
; phase_shift0                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency1              ; 74.206349 MHz          ; String                                                                                          ;
; phase_shift1                         ; -2994 ps               ; String                                                                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                          ;
; phase_shift2                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                          ;
; phase_shift3                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                          ;
; phase_shift4                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                          ;
; phase_shift5                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                          ;
; phase_shift6                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                          ;
; phase_shift7                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                          ;
; phase_shift8                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                          ;
; phase_shift9                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                          ;
; phase_shift10                        ; 0 ps                   ; String                                                                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                          ;
; phase_shift11                        ; 0 ps                   ; String                                                                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                          ;
; phase_shift12                        ; 0 ps                   ; String                                                                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                          ;
; phase_shift13                        ; 0 ps                   ; String                                                                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                          ;
; phase_shift14                        ; 0 ps                   ; String                                                                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                          ;
; phase_shift15                        ; 0 ps                   ; String                                                                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                          ;
; phase_shift16                        ; 0 ps                   ; String                                                                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                          ;
; phase_shift17                        ; 0 ps                   ; String                                                                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                  ;
; clock_name_0                         ;                        ; String                                                                                          ;
; clock_name_1                         ;                        ; String                                                                                          ;
; clock_name_2                         ;                        ; String                                                                                          ;
; clock_name_3                         ;                        ; String                                                                                          ;
; clock_name_4                         ;                        ; String                                                                                          ;
; clock_name_5                         ;                        ; String                                                                                          ;
; clock_name_6                         ;                        ; String                                                                                          ;
; clock_name_7                         ;                        ; String                                                                                          ;
; clock_name_8                         ;                        ; String                                                                                          ;
; clock_name_global_0                  ; false                  ; String                                                                                          ;
; clock_name_global_1                  ; false                  ; String                                                                                          ;
; clock_name_global_2                  ; false                  ; String                                                                                          ;
; clock_name_global_3                  ; false                  ; String                                                                                          ;
; clock_name_global_4                  ; false                  ; String                                                                                          ;
; clock_name_global_5                  ; false                  ; String                                                                                          ;
; clock_name_global_6                  ; false                  ; String                                                                                          ;
; clock_name_global_7                  ; false                  ; String                                                                                          ;
; clock_name_global_8                  ; false                  ; String                                                                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                  ;
; pll_slf_rst                          ; false                  ; String                                                                                          ;
; pll_bw_sel                           ; low                    ; String                                                                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                          ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0 ;
+--------------------------+----------------------------------+-------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                            ;
+--------------------------+----------------------------------+-------------------------------------------------+
; DW                       ; 29                               ; Signed Integer                                  ;
; EW                       ; 1                                ; Signed Integer                                  ;
; WIDTH                    ; 1280                             ; Signed Integer                                  ;
; HEIGHT                   ; 720                              ; Signed Integer                                  ;
; AW                       ; 19                               ; Signed Integer                                  ;
; WW                       ; 10                               ; Signed Integer                                  ;
; HW                       ; 9                                ; Signed Integer                                  ;
; MDW                      ; 31                               ; Signed Integer                                  ;
; DEFAULT_BUFFER_ADDRESS   ; 00000000000000000000000000000000 ; Unsigned Binary                                 ;
; DEFAULT_BACK_BUF_ADDRESS ; 00000000000000000000000000000000 ; Unsigned Binary                                 ;
; ADDRESSING_BITS          ; 0000000000010100                 ; Unsigned Binary                                 ;
; COLOR_BITS               ; 1001                             ; Unsigned Binary                                 ;
; COLOR_PLANES             ; 10                               ; Unsigned Binary                                 ;
; DEFAULT_DMA_ENABLED      ; 1                                ; Unsigned Binary                                 ;
+--------------------------+----------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave ;
+--------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                                                                                ;
+--------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------+
; DEFAULT_BUFFER_ADDRESS   ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                     ;
; DEFAULT_BACK_BUF_ADDRESS ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                     ;
; WIDTH                    ; 1280                             ; Signed Integer                                                                                      ;
; HEIGHT                   ; 720                              ; Signed Integer                                                                                      ;
; ADDRESSING_BITS          ; 0000000000010100                 ; Unsigned Binary                                                                                     ;
; COLOR_BITS               ; 1001                             ; Unsigned Binary                                                                                     ;
; COLOR_PLANES             ; 10                               ; Unsigned Binary                                                                                     ;
; ADDRESSING_MODE          ; 1                                ; Unsigned Binary                                                                                     ;
; DEFAULT_DMA_ENABLED      ; 1                                ; Unsigned Binary                                                                                     ;
+--------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                                                                           ;
; EW             ; 1     ; Signed Integer                                                                                                                           ;
; MDW            ; 31    ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 96          ; Signed Integer                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 32          ; Signed Integer                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_5bg1 ; Untyped                                                                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0 ;
+-------------------------+-------------+-----------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------+
; CW                      ; 7           ; Signed Integer                                                        ;
; DW                      ; 29          ; Signed Integer                                                        ;
; R_UI                    ; 29          ; Signed Integer                                                        ;
; R_LI                    ; 22          ; Signed Integer                                                        ;
; G_UI                    ; 19          ; Signed Integer                                                        ;
; G_LI                    ; 12          ; Signed Integer                                                        ;
; B_UI                    ; 9           ; Signed Integer                                                        ;
; B_LI                    ; 2           ; Signed Integer                                                        ;
; H_ACTIVE                ; 1280        ; Signed Integer                                                        ;
; H_FRONT_PORCH           ; 72          ; Signed Integer                                                        ;
; H_SYNC                  ; 80          ; Signed Integer                                                        ;
; H_BACK_PORCH            ; 216         ; Signed Integer                                                        ;
; H_TOTAL                 ; 1648        ; Signed Integer                                                        ;
; V_ACTIVE                ; 720         ; Signed Integer                                                        ;
; V_FRONT_PORCH           ; 3           ; Signed Integer                                                        ;
; V_SYNC                  ; 5           ; Signed Integer                                                        ;
; V_BACK_PORCH            ; 22          ; Signed Integer                                                        ;
; V_TOTAL                 ; 750         ; Signed Integer                                                        ;
; LW                      ; 10          ; Signed Integer                                                        ;
; LINE_COUNTER_INCREMENT  ; 0000000001  ; Unsigned Binary                                                       ;
; PW                      ; 11          ; Signed Integer                                                        ;
; PIXEL_COUNTER_INCREMENT ; 00000000001 ; Unsigned Binary                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; CW                      ; 7           ; Signed Integer                                                                                                     ;
; H_ACTIVE                ; 1280        ; Signed Integer                                                                                                     ;
; H_FRONT_PORCH           ; 72          ; Signed Integer                                                                                                     ;
; H_SYNC                  ; 80          ; Signed Integer                                                                                                     ;
; H_BACK_PORCH            ; 216         ; Signed Integer                                                                                                     ;
; H_TOTAL                 ; 1648        ; Signed Integer                                                                                                     ;
; V_ACTIVE                ; 720         ; Signed Integer                                                                                                     ;
; V_FRONT_PORCH           ; 3           ; Signed Integer                                                                                                     ;
; V_SYNC                  ; 5           ; Signed Integer                                                                                                     ;
; V_BACK_PORCH            ; 22          ; Signed Integer                                                                                                     ;
; V_TOTAL                 ; 750         ; Signed Integer                                                                                                     ;
; PW                      ; 11          ; Signed Integer                                                                                                     ;
; PIXEL_COUNTER_INCREMENT ; 00000000001 ; Unsigned Binary                                                                                                    ;
; LW                      ; 10          ; Signed Integer                                                                                                     ;
; LINE_COUNTER_INCREMENT  ; 0000000001  ; Unsigned Binary                                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_mm_4_to_1_adapter_0_avalon_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 27    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avalon_mm_4_to_1_adapter_0_avalon_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avalon_mm_4_to_1_adapter_0_avalon_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 65    ; Signed Integer                                                                                                                            ;
; PKT_QOS_L                 ; 65    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 63    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 63    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 62    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 62    ; Signed Integer                                                                                                                            ;
; PKT_CACHE_H               ; 79    ; Signed Integer                                                                                                                            ;
; PKT_CACHE_L               ; 76    ; Signed Integer                                                                                                                            ;
; PKT_THREAD_ID_H           ; 72    ; Signed Integer                                                                                                                            ;
; PKT_THREAD_ID_L           ; 72    ; Signed Integer                                                                                                                            ;
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                            ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                            ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                            ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                            ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                            ;
; ID                        ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                   ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                   ;
; ID                        ; 2     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router:router|sub_top_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_001:router_001|sub_top_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_002:router_002|sub_top_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_003:router_003|sub_top_mm_interconnect_1_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_004:router_004|sub_top_mm_interconnect_1_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_004:router_005|sub_top_mm_interconnect_1_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_004:router_006|sub_top_mm_interconnect_1_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_007:router_007|sub_top_mm_interconnect_1_router_007_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_007:router_008|sub_top_mm_interconnect_1_router_007_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                              ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                      ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                      ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                                                                                           ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                           ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                           ;
; ST_DATA_W      ; 85    ; Signed Integer                                                                                                                                                                                                                                           ;
; ST_CHANNEL_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 98    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 99    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 100   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 102   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 65    ; Signed Integer                                                                                                                                                  ;
; IN_ST_DATA_W                  ; 103   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                                                  ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                  ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 82    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 84    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 47    ; Signed Integer                                                                                                                                                  ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                                                  ;
; OUT_ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                  ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                          ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                          ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_004 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_005 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                    ;
+---------------------------+----------+---------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                          ;
+---------------------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sub_top:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                           ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                           ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                           ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                           ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                           ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_50n1      ; Untyped                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 5                                                                                                                                                        ;
; Entity Instance            ; sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo                                    ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 8                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r|scfifo:rfifo                                    ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 8                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_b_module:sub_top_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                      ;
+----------------+--------+----------+----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                 ;
+----------------+--------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------+
; Port           ; Type  ; Severity ; Details                                   ;
+----------------+-------+----------+-------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                              ;
+----------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_007:router_007|sub_top_mm_interconnect_1_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_004:router_004|sub_top_mm_interconnect_1_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_003:router_003|sub_top_mm_interconnect_1_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_002:router_002|sub_top_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_001:router_001|sub_top_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router:router|sub_top_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                          ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avalon_mm_4_to_1_adapter_0_avalon_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                          ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avalon_mm_4_to_1_adapter_0_avalon_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_mm_4_to_1_adapter_0_avalon_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; end_of_frame    ; Output ; Info     ; Explicitly unconnected                                                                              ;
; vga_c_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; vga_data_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; vga_color_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0"                                                                            ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0"                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; stream_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_sys_sdram_pll_0:sys_sdram_pll_0|sub_top_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i"                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                              ;
+--------+-------+----------+------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                         ;
+--------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_pib:the_sub_top_nios2_qsys_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace|sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode:sub_top_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_itrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_test_bench:the_sub_top_nios2_qsys_0_cpu_test_bench" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; W_cpuid_reg     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0" ;
+---------------------+--------+----------+--------------------------------+
; Port                ; Type   ; Severity ; Details                        ;
+---------------------+--------+----------+--------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected         ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected         ;
+---------------------+--------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|sub_top_new_sdram_controller_0_input_efifo_module:the_sub_top_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic"                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2028                        ;
;     CLR               ; 518                         ;
;     CLR SCLR          ; 72                          ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 69                          ;
;     ENA               ; 215                         ;
;     ENA CLR           ; 311                         ;
;     ENA CLR SCLR      ; 127                         ;
;     ENA CLR SLD       ; 118                         ;
;     ENA SCLR          ; 250                         ;
;     ENA SCLR SLD      ; 54                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 48                          ;
;     SLD               ; 34                          ;
;     plain             ; 192                         ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 1945                        ;
;     arith             ; 287                         ;
;         1 data inputs ; 204                         ;
;         2 data inputs ; 49                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 11                          ;
;         7 data inputs ; 11                          ;
;     normal            ; 1647                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 214                         ;
;         3 data inputs ; 339                         ;
;         4 data inputs ; 287                         ;
;         5 data inputs ; 405                         ;
;         6 data inputs ; 372                         ;
; boundary_port         ; 111                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 249                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.08                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 85                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 113                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 111                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 19                                       ;
;         4 data inputs ; 13                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 22                                       ;
; boundary_port         ; 141                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.57                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:11     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Apr 23 00:34:31 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/sub_top.v
    Info (12023): Found entity 1: sub_top File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_irq_mapper.sv
    Info (12023): Found entity 1: sub_top_irq_mapper File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v
    Info (12023): Found entity 1: sub_top_mm_interconnect_1 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_001.v
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_avalon_st_adapter_001 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_avalon_st_adapter File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_002.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_rsp_mux_002 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_001.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_rsp_mux_001 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_rsp_mux File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_demux_001.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_rsp_demux_001 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_rsp_demux File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux_004.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_cmd_mux_004 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux_004.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux_001.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_cmd_mux_001 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_cmd_mux File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux_002.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_cmd_demux_002 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux_001.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_cmd_demux_001 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_cmd_demux File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_007.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_router_007_default_decode File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_007.sv Line: 45
    Info (12023): Found entity 2: sub_top_mm_interconnect_1_router_007 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_004.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_router_004_default_decode File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_004.sv Line: 45
    Info (12023): Found entity 2: sub_top_mm_interconnect_1_router_004 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_003.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_router_003_default_decode File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_003.sv Line: 45
    Info (12023): Found entity 2: sub_top_mm_interconnect_1_router_003 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_router_002_default_decode File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: sub_top_mm_interconnect_1_router_002 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_router_001_default_decode File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: sub_top_mm_interconnect_1_router_001 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: sub_top_mm_interconnect_1_router_default_decode File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: sub_top_mm_interconnect_1_router File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v
    Info (12023): Found entity 1: sub_top_mm_interconnect_0 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v
    Info (12023): Found entity 1: sub_top_video_vga_controller_0 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v
    Info (12023): Found entity 1: altera_up_video_dma_control_slave File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_video_dma_to_memory.v
    Info (12023): Found entity 1: altera_up_video_dma_to_memory File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_video_dma_to_memory.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v
    Info (12023): Found entity 1: altera_up_video_dma_to_stream File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v
    Info (12023): Found entity 1: sub_top_video_dma_controller_0 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v
    Info (12023): Found entity 1: sub_top_sys_sdram_pll_0 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v
    Info (12023): Found entity 1: sub_top_sys_sdram_pll_0_sys_pll File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v
    Info (12023): Found entity 1: sub_top_onchip_memory2_0 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v
    Info (12023): Found entity 1: sub_top_nios2_qsys_0 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v
    Info (12023): Found entity 1: sub_top_nios2_qsys_0_cpu_register_bank_a_module File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 21
    Info (12023): Found entity 2: sub_top_nios2_qsys_0_cpu_register_bank_b_module File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 87
    Info (12023): Found entity 3: sub_top_nios2_qsys_0_cpu_nios2_oci_debug File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 153
    Info (12023): Found entity 4: sub_top_nios2_qsys_0_cpu_nios2_oci_break File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 295
    Info (12023): Found entity 5: sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 588
    Info (12023): Found entity 6: sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 795
    Info (12023): Found entity 7: sub_top_nios2_qsys_0_cpu_nios2_oci_itrace File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 982
    Info (12023): Found entity 8: sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 1115
    Info (12023): Found entity 9: sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 1183
    Info (12023): Found entity 10: sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 1265
    Info (12023): Found entity 11: sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 1337
    Info (12023): Found entity 12: sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 1380
    Info (12023): Found entity 13: sub_top_nios2_qsys_0_cpu_nios2_oci_fifo File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 1427
    Info (12023): Found entity 14: sub_top_nios2_qsys_0_cpu_nios2_oci_pib File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 1913
    Info (12023): Found entity 15: sub_top_nios2_qsys_0_cpu_nios2_oci_im File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 1936
    Info (12023): Found entity 16: sub_top_nios2_qsys_0_cpu_nios2_performance_monitors File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2006
    Info (12023): Found entity 17: sub_top_nios2_qsys_0_cpu_nios2_avalon_reg File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2023
    Info (12023): Found entity 18: sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2116
    Info (12023): Found entity 19: sub_top_nios2_qsys_0_cpu_nios2_ocimem File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2181
    Info (12023): Found entity 20: sub_top_nios2_qsys_0_cpu_nios2_oci File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2362
    Info (12023): Found entity 21: sub_top_nios2_qsys_0_cpu File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: sub_top_nios2_qsys_0_cpu_debug_slave_sysclk File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: sub_top_nios2_qsys_0_cpu_debug_slave_tck File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: sub_top_nios2_qsys_0_cpu_debug_slave_wrapper File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_test_bench.v
    Info (12023): Found entity 1: sub_top_nios2_qsys_0_cpu_test_bench File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_test_bench.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v
    Info (12023): Found entity 1: sub_top_new_sdram_controller_0_input_efifo_module File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: sub_top_new_sdram_controller_0 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v Line: 159
Info (12021): Found 5 design units, including 5 entities, in source file sub_top/synthesis/submodules/sub_top_jtag_uart_0.v
    Info (12023): Found entity 1: sub_top_jtag_uart_0_sim_scfifo_w File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: sub_top_jtag_uart_0_scfifo_w File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: sub_top_jtag_uart_0_sim_scfifo_r File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: sub_top_jtag_uart_0_scfifo_r File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: sub_top_jtag_uart_0 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/avalon_mm_4_to_1_adapter.sv
    Info (12023): Found entity 1: avalon_MM_4_to_1_adapter File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/avalon_MM_4_to_1_adapter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_audio_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_clock_edge.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_audio_0.v
    Info (12023): Found entity 1: sub_top_audio_0 File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_audio_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: D:/Project_Documents/love_pic_display_with_audio/top.sv Line: 1
Warning (10037): Verilog HDL or VHDL warning at sub_top_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at sub_top_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at sub_top_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at sub_top_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "sub_top" for hierarchy "sub_top:u0" File: D:/Project_Documents/love_pic_display_with_audio/top.sv Line: 73
Info (12128): Elaborating entity "sub_top_audio_0" for hierarchy "sub_top:u0|sub_top_audio_0:audio_0" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v Line: 134
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "sub_top:u0|sub_top_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_audio_0.v Line: 218
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_audio_0.v Line: 259
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_audio_out_serializer.v Line: 210
Info (12128): Elaborating entity "scfifo" for hierarchy "sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: D:/Project_Documents/love_pic_display_with_audio/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: d:/quartus18_0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: D:/Project_Documents/love_pic_display_with_audio/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: D:/Project_Documents/love_pic_display_with_audio/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: D:/Project_Documents/love_pic_display_with_audio/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: D:/Project_Documents/love_pic_display_with_audio/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: D:/Project_Documents/love_pic_display_with_audio/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "sub_top:u0|sub_top_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "avalon_MM_4_to_1_adapter" for hierarchy "sub_top:u0|avalon_MM_4_to_1_adapter:avalon_mm_4_to_1_adapter_0" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v Line: 153
Info (12128): Elaborating entity "sub_top_jtag_uart_0" for hierarchy "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v Line: 166
Info (12128): Elaborating entity "sub_top_jtag_uart_0_scfifo_w" for hierarchy "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: D:/Project_Documents/love_pic_display_with_audio/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: d:/quartus18_0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: D:/Project_Documents/love_pic_display_with_audio/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/Project_Documents/love_pic_display_with_audio/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: D:/Project_Documents/love_pic_display_with_audio/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: D:/Project_Documents/love_pic_display_with_audio/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: D:/Project_Documents/love_pic_display_with_audio/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: D:/Project_Documents/love_pic_display_with_audio/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "sub_top_jtag_uart_0_scfifo_r" for hierarchy "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: d:/quartus18_0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "sub_top:u0|sub_top_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/quartus18_0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sub_top_new_sdram_controller_0" for hierarchy "sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v Line: 189
Info (12128): Elaborating entity "sub_top_new_sdram_controller_0_input_efifo_module" for hierarchy "sub_top:u0|sub_top_new_sdram_controller_0:new_sdram_controller_0|sub_top_new_sdram_controller_0_input_efifo_module:the_sub_top_new_sdram_controller_0_input_efifo_module" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "sub_top_nios2_qsys_0" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v Line: 218
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v Line: 65
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_test_bench" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_test_bench:the_sub_top_nios2_qsys_0_cpu_test_bench" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 3563
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_register_bank_a_module" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 4079
Info (12128): Elaborating entity "altsyncram" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_msi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: d:/quartus18_0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_register_bank_b_module" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_register_bank_b_module:sub_top_nios2_qsys_0_cpu_register_bank_b" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 4097
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_nios2_oci" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 4593
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_nios2_oci_debug" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_nios2_oci_break" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_break:the_sub_top_nios2_qsys_0_cpu_nios2_oci_break" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2561
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2582
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2608
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_nios2_oci_itrace" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_itrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_itrace" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2624
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2639
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace|sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode:sub_top_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 1233
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_nios2_oci_fifo" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2654
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo|sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 1546
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 1555
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 1564
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_nios2_oci_pib" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_pib:the_sub_top_nios2_qsys_0_cpu_nios2_oci_pib" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2659
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_nios2_oci_im" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_oci_im:the_sub_top_nios2_qsys_0_cpu_nios2_oci_im" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2673
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_nios2_avalon_reg" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2692
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_nios2_ocimem" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2712
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: d:/quartus18_0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_debug_slave_wrapper" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v Line: 2814
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_debug_slave_tck" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "sub_top_nios2_qsys_0_cpu_debug_slave_sysclk" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy" with the following parameter: File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/quartus18_0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy" File: d:/quartus18_0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/quartus18_0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "sub_top:u0|sub_top_nios2_qsys_0:nios2_qsys_0|sub_top_nios2_qsys_0_cpu:cpu|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/quartus18_0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sub_top_onchip_memory2_0" for hierarchy "sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v Line: 232
Info (12128): Elaborating entity "altsyncram" for hierarchy "sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "sub_top_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1cn1.tdf
    Info (12023): Found entity 1: altsyncram_1cn1 File: D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_1cn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1cn1" for hierarchy "sub_top:u0|sub_top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1cn1:auto_generated" File: d:/quartus18_0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sub_top_sys_sdram_pll_0" for hierarchy "sub_top:u0|sub_top_sys_sdram_pll_0:sys_sdram_pll_0" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v Line: 240
Info (12128): Elaborating entity "sub_top_sys_sdram_pll_0_sys_pll" for hierarchy "sub_top:u0|sub_top_sys_sdram_pll_0:sys_sdram_pll_0|sub_top_sys_sdram_pll_0_sys_pll:sys_pll" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "sub_top:u0|sub_top_sys_sdram_pll_0:sys_sdram_pll_0|sub_top_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "sub_top:u0|sub_top_sys_sdram_pll_0:sys_sdram_pll_0|sub_top_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v Line: 88
Info (12133): Instantiated megafunction "sub_top:u0|sub_top_sys_sdram_pll_0:sys_sdram_pll_0|sub_top_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i" with the following parameter: File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0_sys_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "74.206349 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "74.206349 MHz"
    Info (12134): Parameter "phase_shift1" = "-2994 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "sub_top:u0|sub_top_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_sys_sdram_pll_0.v Line: 30
Info (12128): Elaborating entity "sub_top_video_dma_controller_0" for hierarchy "sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v Line: 262
Warning (10230): Verilog HDL assignment warning at sub_top_video_dma_controller_0.v(165): truncated value with size 32 to match size of target (20) File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v Line: 165
Info (12128): Elaborating entity "altera_up_video_dma_control_slave" for hierarchy "sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v Line: 202
Warning (10230): Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16) File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v Line: 128
Warning (10230): Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16) File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_video_dma_control_slave.v Line: 129
Info (12128): Elaborating entity "altera_up_video_dma_to_stream" for hierarchy "sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_video_dma_controller_0.v Line: 245
Info (12128): Elaborating entity "scfifo" for hierarchy "sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v Line: 274
Info (12130): Elaborated megafunction instantiation "sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v Line: 274
Info (12133): Instantiated megafunction "sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer" with the following parameter: File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_video_dma_to_stream.v Line: 274
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "32"
    Info (12134): Parameter "almost_full_value" = "96"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_5bg1.tdf
    Info (12023): Found entity 1: scfifo_5bg1 File: D:/Project_Documents/love_pic_display_with_audio/db/scfifo_5bg1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_5bg1" for hierarchy "sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated" File: d:/quartus18_0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12128): Elaborating entity "sub_top_video_vga_controller_0" for hierarchy "sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v Line: 280
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (11) File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "sub_top_mm_interconnect_0" for hierarchy "sub_top:u0|sub_top_mm_interconnect_0:mm_interconnect_0" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v Line: 298
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "sub_top:u0|sub_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v Line: 97
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sub_top:u0|sub_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_mm_4_to_1_adapter_0_avalon_slave_translator" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v Line: 161
Info (12128): Elaborating entity "sub_top_mm_interconnect_1" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v Line: 369
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avalon_mm_4_to_1_adapter_0_avalon_master_translator" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 661
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 721
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 781
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 845
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 909
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 1037
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 1101
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 1165
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avalon_mm_4_to_1_adapter_0_avalon_master_agent" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 1246
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 1327
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 1408
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 1492
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 1533
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 1574
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 1658
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 1699
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rdata_fifo" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 1740
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_router" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router:router" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 2420
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_router_default_decode" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router:router|sub_top_mm_interconnect_1_router_default_decode:the_default_decode" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_router_001" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_001:router_001" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 2436
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_router_001_default_decode" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_001:router_001|sub_top_mm_interconnect_1_router_001_default_decode:the_default_decode" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_001.sv Line: 184
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_router_002" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_002:router_002" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 2452
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_router_002_default_decode" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_002:router_002|sub_top_mm_interconnect_1_router_002_default_decode:the_default_decode" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_002.sv Line: 180
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_router_003" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_003:router_003" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 2468
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_router_003_default_decode" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_003:router_003|sub_top_mm_interconnect_1_router_003_default_decode:the_default_decode" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_003.sv Line: 178
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_router_004" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_004:router_004" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 2484
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_router_004_default_decode" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_004:router_004|sub_top_mm_interconnect_1_router_004_default_decode:the_default_decode" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_004.sv Line: 173
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_router_007" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_007:router_007" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 2532
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_router_007_default_decode" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_router_007:router_007|sub_top_mm_interconnect_1_router_007_default_decode:the_default_decode" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_router_007.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 2598
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_cmd_demux" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux:cmd_demux" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 2615
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_cmd_demux_001" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_001:cmd_demux_001" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 2662
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_cmd_demux_002" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_demux_002:cmd_demux_002" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 2685
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_cmd_mux" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 2708
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_cmd_mux_001" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_001:cmd_mux_001" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 2725
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_cmd_mux_004" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_cmd_mux_004:cmd_mux_004" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 2782
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_rsp_demux" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_demux:rsp_demux" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 2828
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_rsp_demux_001" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_demux_001:rsp_demux_001" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 2845
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_rsp_mux" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux:rsp_mux" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 2942
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_rsp_mux_001" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_001:rsp_mux_001" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 2989
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_001.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_rsp_mux_002" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_002:rsp_mux_002" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 3012
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_rsp_mux_002.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 3078
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 3144
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 3178
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 3212
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_avalon_st_adapter" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 3309
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|sub_top_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_avalon_st_adapter_001" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1.v Line: 3338
Info (12128): Elaborating entity "sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0" for hierarchy "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|sub_top_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001|sub_top_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/sub_top_mm_interconnect_1_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "sub_top_irq_mapper" for hierarchy "sub_top:u0|sub_top_irq_mapper:irq_mapper" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v Line: 377
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sub_top:u0|altera_reset_controller:rst_controller" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v Line: 440
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sub_top:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sub_top:u0|altera_reset_controller:rst_controller_001" File: D:/Project_Documents/love_pic_display_with_audio/sub_top/synthesis/sub_top.v Line: 503
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.04.23.00:35:08 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Project_Documents/love_pic_display_with_audio/db/ip/sld4d43b179/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Project_Documents/love_pic_display_with_audio/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Project_Documents/love_pic_display_with_audio/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Project_Documents/love_pic_display_with_audio/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Project_Documents/love_pic_display_with_audio/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Project_Documents/love_pic_display_with_audio/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Project_Documents/love_pic_display_with_audio/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_n3i1.tdf Line: 37
        Warning (14320): Synthesized away node "sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_n3i1.tdf Line: 67
        Warning (14320): Synthesized away node "sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_n3i1.tdf Line: 337
        Warning (14320): Synthesized away node "sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_n3i1.tdf Line: 367
        Warning (14320): Synthesized away node "sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_n3i1.tdf Line: 637
        Warning (14320): Synthesized away node "sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_n3i1.tdf Line: 667
        Warning (14320): Synthesized away node "sub_top:u0|sub_top_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_5bg1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_n3i1.tdf Line: 967
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "sub_top:u0|sub_top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_50n1.tdf
    Info (12023): Found entity 1: altsyncram_50n1 File: D:/Project_Documents/love_pic_display_with_audio/db/altsyncram_50n1.tdf Line: 27
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "video_vga_controller_0_external_interface_SYNC" is stuck at GND File: D:/Project_Documents/love_pic_display_with_audio/top.sv Line: 45
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: D:/Project_Documents/love_pic_display_with_audio/top.sv Line: 29
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 520 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/Project_Documents/love_pic_display_with_audio/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3543 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 53 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3215 logic cells
    Info (21064): Implemented 249 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 5039 megabytes
    Info: Processing ended: Tue Apr 23 00:35:45 2019
    Info: Elapsed time: 00:01:14
    Info: Total CPU time (on all processors): 00:01:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Project_Documents/love_pic_display_with_audio/output_files/top.map.smsg.


