[2025-09-16 21:26:16] START suite=cs trace=cloud9_phase5_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2568088 heartbeat IPC: 3.894 cumulative IPC: 3.894 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4927537 heartbeat IPC: 4.238 cumulative IPC: 4.059 (Simulation time: 00 hr 01 min 08 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4927537 cumulative IPC: 4.059 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4927537 cumulative IPC: 4.059 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 67113977 heartbeat IPC: 0.1608 cumulative IPC: 0.1608 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 78574433 heartbeat IPC: 0.8726 cumulative IPC: 0.2716 (Simulation time: 00 hr 07 min 05 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core2.trace.xz")
Heartbeat CPU 0 instructions: 50000006 cycles: 90818325 heartbeat IPC: 0.8167 cumulative IPC: 0.3493 (Simulation time: 00 hr 08 min 27 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 102384590 heartbeat IPC: 0.8646 cumulative IPC: 0.4104 (Simulation time: 00 hr 09 min 44 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 119553378 heartbeat IPC: 0.5825 cumulative IPC: 0.4362 (Simulation time: 00 hr 11 min 18 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 153549879 heartbeat IPC: 0.2941 cumulative IPC: 0.4037 (Simulation time: 00 hr 14 min 14 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 165187296 heartbeat IPC: 0.8593 cumulative IPC: 0.4368 (Simulation time: 00 hr 15 min 24 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000012 cycles: 177403763 heartbeat IPC: 0.8186 cumulative IPC: 0.4638 (Simulation time: 00 hr 16 min 34 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 188979335 heartbeat IPC: 0.8639 cumulative IPC: 0.489 (Simulation time: 00 hr 17 min 43 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 221276002 cumulative IPC: 0.4519 (Simulation time: 00 hr 20 min 56 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 221276002 cumulative IPC: 0.4519 (Simulation time: 00 hr 20 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4519 instructions: 100000000 cycles: 221276002
CPU 0 Branch Prediction Accuracy: 99.68% MPKI: 0.0573 Average ROB Occupancy at Mispredict: 2.326e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00198
BRANCH_INDIRECT: 0.00273
BRANCH_CONDITIONAL: 0.05259
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 956037
LQ_STALL: 27130
SQ_STALL: 74689


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 123.826416
REPLAY_LOAD: 79.50124
NON_REPLAY_LOAD: 37.18552

== Total ==
ADDR_TRANS: 131256
REPLAY_LOAD: 159718
NON_REPLAY_LOAD: 665063

== Counts ==
ADDR_TRANS: 1060
REPLAY_LOAD: 2009
NON_REPLAY_LOAD: 17885

cpu0->cpu0_STLB TOTAL        ACCESS:     768487 HIT:     520980 MISS:     247507 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     768487 HIT:     520980 MISS:     247507 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 281.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1719755 HIT:     589025 MISS:    1130730 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1017394 HIT:     315587 MISS:     701807 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      55775 HIT:      10539 MISS:      45236 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     257699 HIT:     256859 MISS:        840 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     388887 HIT:       6040 MISS:     382847 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 104.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9025960 HIT:    8715178 MISS:     310782 MSHR_MERGE:      61610
cpu0->cpu0_L1I LOAD         ACCESS:    9025960 HIT:    8715178 MISS:     310782 MSHR_MERGE:      61610
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.77 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20001125 HIT:   18467540 MISS:    1533585 MSHR_MERGE:     320701
cpu0->cpu0_L1D LOAD         ACCESS:   12389049 HIT:   11456947 MISS:     932102 MSHR_MERGE:     163880
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    7105753 HIT:    6894002 MISS:     211751 MSHR_MERGE:     155976
cpu0->cpu0_L1D TRANSLATION  ACCESS:     506323 HIT:     116591 MISS:     389732 MSHR_MERGE:        845
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 104.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7655390 HIT:    7390267 MISS:     265123 MSHR_MERGE:     122249
cpu0->cpu0_ITLB LOAD         ACCESS:    7655390 HIT:    7390267 MISS:     265123 MSHR_MERGE:     122249
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.409 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19028546 HIT:   18251018 MISS:     777528 MSHR_MERGE:     151915
cpu0->cpu0_DTLB LOAD         ACCESS:   19028546 HIT:   18251018 MISS:     777528 MSHR_MERGE:     151915
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 114.8 cycles
cpu0->LLC TOTAL        ACCESS:    1355961 HIT:     291932 MISS:    1064029 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     701807 HIT:      42761 MISS:     659046 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      45236 HIT:       3622 MISS:      41614 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     226071 HIT:     225495 MISS:        576 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     382847 HIT:      20054 MISS:     362793 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 95.18 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7195
  ROW_BUFFER_MISS:    1056251
  AVG DBUS CONGESTED CYCLE: 7.985
Channel 0 WQ ROW_BUFFER_HIT:      53124
  ROW_BUFFER_MISS:     168223
  FULL:          0
Channel 0 REFRESHES ISSUED:      18440

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       241873        38284        23797       102555
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           46         1071         5136       231329
  STLB miss resolved @ L2C                0          174          665         1414         7482
  STLB miss resolved @ LLC                0           62          726         4561        16676
  STLB miss resolved @ MEM                0          130         2710        15460       356524

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             237147         5827        19528           56          353
---------------------------------------------------------------
  STLB miss resolved @ L1D               10            0            0           17          215
  STLB miss resolved @ L2C                0            1            2            2           12
  STLB miss resolved @ LLC               20            0            0           34           60
  STLB miss resolved @ MEM               48            7            6           51          965
[2025-09-16 21:47:13] END   suite=cs trace=cloud9_phase5_core2 (rc=0)
