URL: http://sctest.cse.ucsc.edu/papers/1994/etc.bf.atpg.ps
Refering-URL: http://www.cse.ucsc.edu/~larrabee/publications.html
Root-URL: http://www.cse.ucsc.edu
Title: References A practical approach to fault simulation and test generation for bridging faults. IEEE Transactions
Author: Joel Ferguson, J. Alicia Grice, Alvin Jee, Haluk Konuk, Rich McGowen, and Carl Roth [] M. Abramovici and P. R. Menon. [] J. M. Acken and S. D. [] J. M. Acken and S. D. [] F. Brglez and H. Fujiwara. [] B. Chess and T. Larrabee. -, . [] F. J. Ferguson and T. Larrabee. F. J. Ferguson and J. P. Shen. A. Jee and F. J. Ferguson. Carafe: J.P. Garvey. [] J.P. Shen, W. Maly, and F.J. Ferguson. [] J. A. Waicukauski, E. B. Eichelberger, D. O. For-lenza, E. Lindbloom, and T. McCarthy. 
Date: 7(11):1181-1194, November 1988.  6-22, January 1992.  1985.  
Note: Acknowledgements The authors thank  for technical contributions. This work was supported by the Semiconductor Research Corporation under Contract 90-DJ-141 and The National Science Foundation under grants MIP-9011254 and MIP-8907380.  In Proceedings of International Test Conference, pages 492-499. IEEE, 1991. [7]  IEEE Transactions on Computer-Aided Design,  [9]  Proceedings of the IEEE VLSI Test Symposium, page to appear, 1993. [10] T. Larrabee.  IEEE Transactions on Computer-Aided Design, pages  [12] S.D. Millman and  
Pubnum: VI:20-32,  
Abstract: 8] A. Jee. Carafe: An inductive fault analysis tool for CMOS VLSI circuits. Technical Report UCSC-CRL-91-24, University of California at Santa Cruz, Computer Engineering Department, February 1991. [11] W. Maly, M.E. Thomas, J.D. Chinn, and D.M. Campbell. Double-bridge test structure for the evaluation of type, size and density of spot defects. Technical Report CMUCAD-87-2, Carnegie Mellon University, SRC-CMU Center for Computer-Aided Design, Dept. of ECE, February 1987. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> M. Abramovici and P. R. Menon. </author> <title> A practical approach to fault simulation and test generation for bridging faults. </title> <journal> IEEE Transactions on Computers, </journal> <volume> C-34:658-663, </volume> <year> 1985. </year>
Reference: [2] <author> J. M. Acken and S. D. Millman. </author> <title> Accurate modeling and simulation of bridging faults. </title> <booktitle> In Proceedings of the Custom Integrated Circuits Conference, </booktitle> <pages> pages 17.4.1-17.4.4, </pages> <year> 1991. </year>
Reference: [3] <author> J. M. Acken and S. D. Millman. </author> <title> Fault model evolution for diagnosis: Accuracy vs precision. </title> <booktitle> In Proceedings of the Custom Integrated Circuits Conference, </booktitle> <year> 1992. </year>
Reference: [4] <author> F. Brglez and H. Fujiwara. </author> <title> A neutral netlist of 10 combinatorial benchmark circuits and a target translator in fortran. </title> <booktitle> In International Symposium on Circuits and Systems. IEEE, </booktitle> <month> June </month> <year> 1985. </year>
Reference: [5] <author> B. Chess and T. Larrabee. </author> <title> Bridge fault simulation strategies for CMOS integrated circuits. </title> <booktitle> In Proceedings of Design Automation Conference, </booktitle> <pages> pages 458-462, </pages> <year> 1993. </year>
Reference: [6] <author> F. J. Ferguson and T. Larrabee. </author> <title> Test pattern generation for realistic bridge faults in CMOS ICs. </title> <booktitle> In Proceedings of International Test Conference, </booktitle> <pages> pages 492-499. </pages> <publisher> IEEE, </publisher> <year> 1991. </year>
Reference: [7] <author> F. J. Ferguson and J. P. Shen. </author> <title> A CMOS fault extractor for inductive fault analysis. </title> <journal> IEEE Transactions on Computer-Aided Design, </journal> <volume> 7(11) </volume> <pages> 1181-1194, </pages> <month> November </month> <year> 1988. </year>
Reference: [8] <author> A. Jee. Carafe: </author> <title> An inductive fault analysis tool for CMOS VLSI circuits. </title> <type> Technical Report UCSC-CRL-91-24, </type> <institution> University of California at Santa Cruz, Computer Engineering Department, </institution> <month> February </month> <year> 1991. </year>
Reference: [9] <author> A. Jee and F. J. Ferguson. Carafe: </author> <title> An inductive fault analysis tool for CMOS vlsi circuits. In Proceedings of the IEEE VLSI Test Symposium, </title> <note> page to appear, </note> <year> 1993. </year>
Reference: [10] <author> T. Larrabee. </author> <title> Test pattern generation using boolean satisfiability. </title> <journal> IEEE Transactions on Computer-Aided Design, </journal> <pages> pages 6-22, </pages> <month> January </month> <year> 1992. </year>
Reference: [11] <author> W. Maly, M.E. Thomas, J.D. Chinn, and D.M. Campbell. </author> <title> Double-bridge test structure for the evaluation of type, size and density of spot defects. </title> <type> Technical Report CMUCAD-87-2, </type> <institution> Carnegie Mellon University, SRC-CMU Center for Computer-Aided Design, Dept. of ECE, </institution> <month> February </month> <year> 1987. </year>
Reference: [12] <author> S.D. Millman and J.P. Garvey. </author> <title> An accurate bridging fault test pattern generator. </title> <booktitle> In Proceedings of International Test Conference, </booktitle> <pages> pages 411-418. </pages> <publisher> IEEE, </publisher> <year> 1991. </year>
Reference: [13] <author> J.P. Shen, W. Maly, and F.J. Ferguson. </author> <title> Inductive fault analysis of MOS integrated circuits. </title> <journal> IEEE Design and Test of Computers, </journal> <volume> 2(6) </volume> <pages> 13-26, </pages> <month> De-cember </month> <year> 1985. </year>

References-found: 13

