
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004336                       # Number of seconds simulated
sim_ticks                                  4335558591                       # Number of ticks simulated
final_tick                               533906902845                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 312763                       # Simulator instruction rate (inst/s)
host_op_rate                                   404699                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 341883                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927432                       # Number of bytes of host memory used
host_seconds                                 12681.42                       # Real time elapsed on the host
sim_insts                                  3966284091                       # Number of instructions simulated
sim_ops                                    5132153094                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       965632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       563968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       785664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       339328                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2677376                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       327296                       # Number of bytes written to this memory
system.physmem.bytes_written::total            327296                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           48                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7544                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4406                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6138                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2651                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 20917                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2557                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2557                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1417118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    222723781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1299025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    130079663                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1299025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    181214020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1239979                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     78266270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               617538881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1417118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1299025                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1299025                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1239979                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5255148                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          75491080                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               75491080                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          75491080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1417118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    222723781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1299025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    130079663                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1299025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    181214020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1239979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     78266270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              693029961                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                10397024                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3083964                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531336                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206255                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1276895                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193035                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299586                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8804                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16787517                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3083964                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492621                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3594666                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037726                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1523167                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632976                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91214                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      9266563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.222287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.246105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5671897     61.21%     61.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354577      3.83%     65.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335786      3.62%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315996      3.41%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260869      2.82%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187682      2.03%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135836      1.47%     78.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209434      2.26%     80.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794486     19.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      9266563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.296620                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.614646                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476714                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1488803                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436155                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40504                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824384                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496728                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3885                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19947652                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10527                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824384                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3658376                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1019632                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       189570                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3287919                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286679                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19350204                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          456                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156583                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        79559                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           29                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26832240                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90138148                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90138148                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10037094                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3610                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1897                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           701515                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1894794                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016435                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23533                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414918                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18038399                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3509                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14608773                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23637                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5708414                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17424044                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          258                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      9266563                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.576504                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.823651                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3779132     40.78%     40.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1717858     18.54%     59.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1357378     14.65%     73.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817892      8.83%     82.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835314      9.01%     91.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378898      4.09%     95.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243400      2.63%     98.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67191      0.73%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69500      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      9266563                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63428     59.49%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20244     18.99%     78.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        22946     21.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12010298     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200390      1.37%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1547464     10.59%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849027      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14608773                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.405092                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             106618                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007298                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38614363                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23750530                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14237320                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14715391                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46254                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       662434                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          375                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234467                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824384                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         924584                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        19939                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18041909                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82953                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1894794                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016435                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1888                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         13965                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1430                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122632                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115686                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238318                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14367270                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1468364                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241502                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2303451                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019539                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835087                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.381864                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14247878                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14237320                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202172                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24886552                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.369365                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369765                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5803755                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205463                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      8442179                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.449767                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.067822                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3854984     45.66%     45.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2046132     24.24%     69.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850205     10.07%     79.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430538      5.10%     85.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451897      5.35%     90.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       224981      2.66%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154862      1.83%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89269      1.06%     95.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339311      4.02%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      8442179                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339311                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26145659                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36910799                       # The number of ROB writes
system.switch_cpus0.timesIdled                   7179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1130461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.039702                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.039702                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.961814                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.961814                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64952019                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19479436                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18727845                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   9                       # Number of system calls
system.switch_cpus1.numCycles                10397024                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3348247                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2916964                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       219257                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1683187                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1618895                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          236778                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6750                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      4081734                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18592908                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3348247                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1855673                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3942306                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1020524                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        525258                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          2006913                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       104503                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      9349206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.296049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.284941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5406900     57.83%     57.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          703186      7.52%     65.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          348918      3.73%     69.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          257722      2.76%     71.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          212675      2.27%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          185335      1.98%     76.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           64466      0.69%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          232152      2.48%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1937852     20.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      9349206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.322039                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.788291                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         4227344                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       496980                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3808833                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19442                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        796603                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       370762                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3326                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20818728                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4941                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        796603                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4404474                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         261185                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        62352                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3649424                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       175164                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20161447                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           65                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84644                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        75758                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26739376                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91847173                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91847173                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17599142                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9140234                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2564                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1376                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           442930                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3068213                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       704461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8955                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       206665                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18982007                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2574                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         16189882                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        21979                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5438796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14862465                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          159                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      9349206                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.731685                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.857800                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3391931     36.28%     36.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1989668     21.28%     57.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       992825     10.62%     68.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1164546     12.46%     80.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       881216      9.43%     90.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       560597      6.00%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       241540      2.58%     98.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        71227      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        55656      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      9349206                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          69156     73.09%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14593     15.42%     88.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10873     11.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12719669     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       129691      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1184      0.01%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2753333     17.01%     96.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       586005      3.62%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      16189882                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.557165                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              94622                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005845                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     41845571                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24423496                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15639102                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      16284504                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26223                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       852608                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       183877                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        796603                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         176002                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10004                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18984581                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        73846                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3068213                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       704461                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1370                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           68                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       111682                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       128666                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       240348                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15844454                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2635474                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       345428                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3205709                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2373358                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            570235                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.523941                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15667799                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15639102                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9422246                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23285490                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.504190                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404640                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11786904                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13414539                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5570287                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2415                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217219                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8552603                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.568474                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.289503                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      4030603     47.13%     47.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1811621     21.18%     68.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       981311     11.47%     79.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       358474      4.19%     83.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       308259      3.60%     87.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       136962      1.60%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       333872      3.90%     93.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88212      1.03%     94.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       503289      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8552603                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11786904                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13414539                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2736189                       # Number of memory references committed
system.switch_cpus1.commit.loads              2215605                       # Number of loads committed
system.switch_cpus1.commit.membars               1202                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2097269                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11717364                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       183049                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       503289                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27034023                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38767307                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6432                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1047818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11786904                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13414539                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11786904                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.882083                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.882083                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.133681                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.133681                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        73335487                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20546260                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       21437737                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2408                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                10396908                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3227184                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2617785                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       219921                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1328671                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1272743                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          342768                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9503                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3382796                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17801220                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3227184                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1615511                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3759493                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1159137                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        898249                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1664804                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       101274                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8974691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.446006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.301274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5215198     58.11%     58.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          236144      2.63%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          266457      2.97%     63.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          491996      5.48%     69.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          216761      2.42%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          338325      3.77%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          185795      2.07%     77.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          158457      1.77%     79.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1865558     20.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8974691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.310398                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.712165                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3570497                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       848033                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3586925                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        37196                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        932037                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       550003                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2101                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21198412                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4921                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        932037                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3765370                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         203268                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       372279                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3424899                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       276831                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20379690                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         5775                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        148645                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        79199                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1494                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     28545403                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94927714                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94927714                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17535782                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11009415                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4336                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2629                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           706710                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1900890                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       970990                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13844                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       283866                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19142695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4347                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15410871                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31150                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6473348                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19372741                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          883                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8974691                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.717148                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.917498                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3327798     37.08%     37.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1854768     20.67%     57.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1244808     13.87%     71.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       868402      9.68%     81.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       732574      8.16%     89.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       390213      4.35%     93.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       389549      4.34%     98.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        90006      1.00%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        76573      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8974691                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         111519     76.34%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15955     10.92%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        18603     12.73%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12847205     83.36%     83.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       218074      1.42%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1696      0.01%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1535277      9.96%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       808619      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15410871                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.482255                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             146079                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009479                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39973662                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25620525                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14963433                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15556950                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        30585                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       744288                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          219                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          142                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       246168                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        932037                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          89963                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        10611                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19147045                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        66517                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1900890                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       970990                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2620                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7428                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          142                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       129586                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       126975                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       256561                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15118696                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1432324                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       292175                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2207880                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2140271                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            775556                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.454153                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14975109                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14963433                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9794374                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27484497                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.439220                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356360                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10277989                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12623362                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6523562                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       222821                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8042654                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.569552                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.145314                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3358924     41.76%     41.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2107776     26.21%     67.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       864613     10.75%     78.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       430530      5.35%     84.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       440257      5.47%     89.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       171720      2.14%     91.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       188887      2.35%     94.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        97756      1.22%     95.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       382191      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8042654                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10277989                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12623362                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1881403                       # Number of memory references committed
system.switch_cpus2.commit.loads              1156584                       # Number of loads committed
system.switch_cpus2.commit.membars               1722                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1814766                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11372755                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       256864                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       382191                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26807218                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39226871                       # The number of ROB writes
system.switch_cpus2.timesIdled                   7877                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1422217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10277989                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12623362                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10277989                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.011570                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.011570                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.988562                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.988562                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67965687                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20686743                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19606342                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3458                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  16                       # Number of system calls
system.switch_cpus3.numCycles                10397024                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3585480                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2919890                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       242788                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1497439                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1403363                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          379221                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10751                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3762706                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              19566634                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3585480                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1782584                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              4341324                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1245226                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        964061                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1843478                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        98374                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     10068317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.403468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.291338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5726993     56.88%     56.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          450582      4.48%     61.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          449307      4.46%     65.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          561318      5.58%     71.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          170684      1.70%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219731      2.18%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          182376      1.81%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          168532      1.67%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         2138794     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     10068317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.344856                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.881946                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3945449                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       933167                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          4150418                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        39377                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        999899                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       608057                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      23329140                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1859                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        999899                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         4123679                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          72526                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       653108                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          4009260                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       209838                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      22531329                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        130939                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        55900                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     31634908                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    104987473                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    104987473                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     19685091                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11949793                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4248                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2287                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           574709                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2083263                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1081411                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10015                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       434453                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          21184726                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4262                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         17069444                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        34858                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      7032550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     21283746                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          269                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     10068317                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.695362                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896615                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3834897     38.09%     38.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1981911     19.68%     57.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1392121     13.83%     71.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       938118      9.32%     80.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       907605      9.01%     89.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       448211      4.45%     94.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       419595      4.17%     98.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        66980      0.67%     99.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        78879      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     10068317                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         108044     76.09%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17376     12.24%     88.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16583     11.68%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     14272707     83.62%     83.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       213753      1.25%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1952      0.01%     84.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1691444      9.91%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       889588      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      17069444                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.641762                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             142003                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008319                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     44384066                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     28221687                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     16598030                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      17211447                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        21594                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       798222                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          151                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       265652                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        999899                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          45891                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5831                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     21188992                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        47281                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2083263                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1081411                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2274                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4523                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          151                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       148363                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       135892                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       284255                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     16780064                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1579183                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       289380                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2442169                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2397667                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            862986                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.613930                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              16617281                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             16598030                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         10778537                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         30413822                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.596421                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354396                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11450855                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     14115602                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      7073429                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3993                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       244608                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      9068418                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.556567                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.136347                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3820659     42.13%     42.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2361051     26.04%     68.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       958638     10.57%     78.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       523156      5.77%     84.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       461790      5.09%     89.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       190834      2.10%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       213760      2.36%     94.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       124323      1.37%     95.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       414207      4.57%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      9068418                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11450855                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      14115602                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2100787                       # Number of memory references committed
system.switch_cpus3.commit.loads              1285028                       # Number of loads committed
system.switch_cpus3.commit.membars               1984                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2048555                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         12706712                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       291738                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       414207                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            29843034                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           43378895                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 328707                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11450855                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             14115602                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11450855                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.907969                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.907969                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.101359                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.101359                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        75322249                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       23072714                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       21546385                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3986                       # number of misc regfile writes
system.l20.replacements                          7608                       # number of replacements
system.l20.tagsinuse                       511.745392                       # Cycle average of tags in use
system.l20.total_refs                            4461                       # Total number of references to valid blocks.
system.l20.sampled_refs                          8120                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.549384                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.358036                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.927568                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   483.178553                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            21.281235                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008512                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005718                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.943708                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.041565                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999503                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2923                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2924                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             872                       # number of Writeback hits
system.l20.Writeback_hits::total                  872                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           18                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2941                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2942                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2941                       # number of overall hits
system.l20.overall_hits::total                   2942                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         7514                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 7562                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           30                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 30                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         7544                       # number of demand (read+write) misses
system.l20.demand_misses::total                  7592                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         7544                       # number of overall misses
system.l20.overall_misses::total                 7592                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      9451011                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1250956163                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1260407174                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      5195572                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      5195572                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      9451011                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1256151735                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1265602746                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      9451011                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1256151735                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1265602746                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           49                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10437                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10486                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          872                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              872                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10485                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10534                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10485                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10534                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.719939                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.721152                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.625000                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.625000                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.719504                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.720714                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.719504                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.720714                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 196896.062500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166483.386079                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166676.431367                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 173185.733333                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 173185.733333                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 196896.062500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166510.039104                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166702.153056                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 196896.062500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166510.039104                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166702.153056                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 719                       # number of writebacks
system.l20.writebacks::total                      719                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         7514                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            7562                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           30                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            30                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         7544                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             7592                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         7544                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            7592                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      8905158                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1165443088                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1174348246                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      4854133                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      4854133                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      8905158                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1170297221                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1179202379                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      8905158                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1170297221                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1179202379                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.719939                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.721152                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.625000                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.719504                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.720714                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.719504                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.720714                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 185524.125000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155102.886345                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 155295.985983                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 161804.433333                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 161804.433333                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 185524.125000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 155129.536188                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 155321.704294                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 185524.125000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 155129.536188                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 155321.704294                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4465                       # number of replacements
system.l21.tagsinuse                       511.805219                       # Cycle average of tags in use
system.l21.total_refs                            2717                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4977                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.545911                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            5.612765                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.777373                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   467.879721                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            34.535359                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010962                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007378                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.913828                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.067452                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999620                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         1712                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   1715                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             650                       # number of Writeback hits
system.l21.Writeback_hits::total                  650                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           20                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   20                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         1732                       # number of demand (read+write) hits
system.l21.demand_hits::total                    1735                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         1732                       # number of overall hits
system.l21.overall_hits::total                   1735                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4398                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4442                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            8                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4406                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4450                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4406                       # number of overall misses
system.l21.overall_misses::total                 4450                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     10559576                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    624186771                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      634746347                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1300862                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1300862                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     10559576                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    625487633                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       636047209                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     10559576                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    625487633                       # number of overall miss cycles
system.l21.overall_miss_latency::total      636047209                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6110                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6157                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          650                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              650                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           28                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               28                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6138                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6185                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6138                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6185                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.719804                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.721455                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.285714                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.285714                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.717823                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.719483                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.717823                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.719483                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 239990.363636                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 141925.141201                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 142896.521162                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 162607.750000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 162607.750000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 239990.363636                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 141962.694734                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 142931.957079                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 239990.363636                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 141962.694734                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 142931.957079                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 482                       # number of writebacks
system.l21.writebacks::total                      482                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4398                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4442                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            8                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4406                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4450                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4406                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4450                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     10041925                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    571943246                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    581985171                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1206347                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1206347                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     10041925                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    573149593                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    583191518                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     10041925                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    573149593                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    583191518                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.719804                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.721455                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.285714                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.717823                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.719483                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.717823                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.719483                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 228225.568182                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 130046.213279                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 131018.723773                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 150793.375000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 150793.375000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 228225.568182                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 130083.884022                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 131054.273708                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 228225.568182                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 130083.884022                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 131054.273708                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6197                       # number of replacements
system.l22.tagsinuse                       511.529706                       # Cycle average of tags in use
system.l22.total_refs                            3027                       # Total number of references to valid blocks.
system.l22.sampled_refs                          6709                       # Sample count of references to valid blocks.
system.l22.avg_refs                          0.451185                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            6.427293                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     3.654145                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   466.653427                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data            34.794842                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012553                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007137                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.911432                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.067959                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999081                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         1618                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   1621                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             838                       # number of Writeback hits
system.l22.Writeback_hits::total                  838                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           44                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   44                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         1662                       # number of demand (read+write) hits
system.l22.demand_hits::total                    1665                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         1662                       # number of overall hits
system.l22.overall_hits::total                   1665                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           44                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6121                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6165                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           20                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 20                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           44                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6141                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6185                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           44                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6141                       # number of overall misses
system.l22.overall_misses::total                 6185                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     11414410                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1026731154                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1038145564                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      3407417                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      3407417                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     11414410                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1030138571                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1041552981                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     11414410                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1030138571                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1041552981                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           47                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7739                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7786                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          838                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              838                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           64                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               64                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           47                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7803                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7850                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           47                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7803                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7850                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.936170                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.790929                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.791806                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.312500                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.312500                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.936170                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.787005                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.787898                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.936170                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.787005                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.787898                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 259418.409091                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 167739.120078                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 168393.441038                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 170370.850000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 170370.850000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 259418.409091                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 167747.691093                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 168399.835247                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 259418.409091                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 167747.691093                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 168399.835247                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 654                       # number of writebacks
system.l22.writebacks::total                      654                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            2                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 2                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            2                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  2                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            2                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 2                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6119                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6163                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           20                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            20                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6139                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6183                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6139                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6183                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     10914402                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    956116086                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    967030488                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      3180006                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      3180006                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     10914402                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    959296092                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    970210494                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     10914402                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    959296092                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    970210494                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.790671                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.791549                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.312500                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.312500                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.936170                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.786749                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.787643                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.936170                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.786749                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.787643                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 248054.590909                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 156253.650270                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 156909.052085                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 159000.300000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 159000.300000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 248054.590909                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 156262.598469                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 156915.816594                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 248054.590909                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 156262.598469                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 156915.816594                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2698                       # number of replacements
system.l23.tagsinuse                       511.504968                       # Cycle average of tags in use
system.l23.total_refs                            7010                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3210                       # Sample count of references to valid blocks.
system.l23.avg_refs                          2.183801                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks            9.878087                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     5.996072                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   424.206139                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data            71.424669                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019293                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.011711                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.828528                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.139501                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999033                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         1819                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   1821                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             967                       # number of Writeback hits
system.l23.Writeback_hits::total                  967                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         1867                       # number of demand (read+write) hits
system.l23.demand_hits::total                    1869                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         1867                       # number of overall hits
system.l23.overall_hits::total                   1869                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2651                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2693                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2651                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2693                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2651                       # number of overall misses
system.l23.overall_misses::total                 2693                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     11875896                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    391759942                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      403635838                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     11875896                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    391759942                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       403635838                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     11875896                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    391759942                       # number of overall miss cycles
system.l23.overall_miss_latency::total      403635838                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4470                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4514                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          967                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              967                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           48                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4518                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4562                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4518                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4562                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.593065                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.596588                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.586764                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.590311                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.586764                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.590311                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 282759.428571                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147778.175028                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 149883.341255                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 282759.428571                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147778.175028                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 149883.341255                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 282759.428571                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147778.175028                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 149883.341255                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 702                       # number of writebacks
system.l23.writebacks::total                      702                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2651                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2693                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2651                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2693                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2651                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2693                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     11399184                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    361464734                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    372863918                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     11399184                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    361464734                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    372863918                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     11399184                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    361464734                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    372863918                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.593065                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.596588                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.586764                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.590311                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.586764                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.590311                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 271409.142857                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 136350.333459                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 138456.709246                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 271409.142857                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 136350.333459                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 138456.709246                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 271409.142857                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 136350.333459                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 138456.709246                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               582.226813                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641596                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   590                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1697697.620339                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.886691                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.340122                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.070331                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.933056                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632902                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632902                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632902                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           74                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           74                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           74                       # number of overall misses
system.cpu0.icache.overall_misses::total           74                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     13803676                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     13803676                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     13803676                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     13803676                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     13803676                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     13803676                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632976                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632976                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632976                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632976                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 186536.162162                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 186536.162162                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 186536.162162                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 186536.162162                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 186536.162162                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 186536.162162                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      9508419                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      9508419                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      9508419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      9508419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      9508419                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      9508419                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 194049.367347                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 194049.367347                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 194049.367347                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 194049.367347                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 194049.367347                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 194049.367347                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10485                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372459                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10741                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16234.285355                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.388650                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.611350                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899956                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100044                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1127770                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1127770                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778454                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778454                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1708                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1708                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906224                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906224                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906224                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906224                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        40783                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        40783                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          191                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          191                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        40974                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         40974                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        40974                       # number of overall misses
system.cpu0.dcache.overall_misses::total        40974                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5081055846                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5081055846                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     19419187                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     19419187                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5100475033                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5100475033                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5100475033                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5100475033                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1168553                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1168553                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1947198                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1947198                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1947198                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1947198                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.034900                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.034900                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000245                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000245                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021043                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021043                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021043                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021043                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 124587.593997                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 124587.593997                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 101671.136126                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 101671.136126                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 124480.769097                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 124480.769097                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 124480.769097                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 124480.769097                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          872                       # number of writebacks
system.cpu0.dcache.writebacks::total              872                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        30346                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        30346                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          143                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        30489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        30489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        30489                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        30489                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10437                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10437                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10485                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10485                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10485                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10485                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1279267450                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1279267450                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5406523                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5406523                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1284673973                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1284673973                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1284673973                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1284673973                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008932                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008932                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005385                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005385                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005385                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005385                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 122570.417745                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 122570.417745                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 112635.895833                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 112635.895833                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 122524.937816                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 122524.937816                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 122524.937816                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 122524.937816                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               556.414970                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913448169                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1616722.423009                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.967982                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   513.446988                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068859                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.822832                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.891691                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      2006860                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2006860                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      2006860                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2006860                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      2006860                       # number of overall hits
system.cpu1.icache.overall_hits::total        2006860                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     11560229                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11560229                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     11560229                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11560229                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     11560229                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11560229                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      2006913                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2006913                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      2006913                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2006913                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      2006913                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2006913                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000026                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000026                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 218117.528302                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 218117.528302                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 218117.528302                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 218117.528302                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 218117.528302                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 218117.528302                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     10634195                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     10634195                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     10634195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     10634195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     10634195                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     10634195                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 226259.468085                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 226259.468085                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 226259.468085                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 226259.468085                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 226259.468085                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 226259.468085                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6138                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207123939                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6394                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32393.484360                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   206.735280                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    49.264720                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.807560                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.192440                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2394913                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2394913                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       518007                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        518007                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1349                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1349                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1204                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2912920                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2912920                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2912920                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2912920                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        22769                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        22769                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           90                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        22859                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         22859                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        22859                       # number of overall misses
system.cpu1.dcache.overall_misses::total        22859                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2842458174                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2842458174                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8097577                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8097577                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2850555751                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2850555751                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2850555751                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2850555751                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2417682                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2417682                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       518097                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       518097                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1204                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1204                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2935779                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2935779                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2935779                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2935779                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009418                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009418                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000174                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000174                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007786                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007786                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007786                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007786                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 124838.955334                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 124838.955334                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 89973.077778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89973.077778                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 124701.682095                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124701.682095                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 124701.682095                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124701.682095                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          650                       # number of writebacks
system.cpu1.dcache.writebacks::total              650                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        16659                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        16659                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           62                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        16721                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        16721                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        16721                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        16721                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6110                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6110                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           28                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           28                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6138                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6138                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6138                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6138                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    640693573                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    640693573                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1591453                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1591453                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    642285026                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    642285026                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    642285026                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    642285026                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002091                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002091                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002091                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002091                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104859.831915                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104859.831915                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 56837.607143                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56837.607143                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 104640.766699                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104640.766699                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 104640.766699                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104640.766699                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               515.333185                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006708988                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1939709.032755                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    43.333185                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.069444                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.825854                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1664742                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1664742                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1664742                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1664742                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1664742                       # number of overall hits
system.cpu2.icache.overall_hits::total        1664742                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           62                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           62                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           62                       # number of overall misses
system.cpu2.icache.overall_misses::total           62                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     17384099                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     17384099                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     17384099                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     17384099                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     17384099                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     17384099                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1664804                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1664804                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1664804                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1664804                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1664804                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1664804                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 280388.693548                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 280388.693548                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 280388.693548                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 280388.693548                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 280388.693548                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 280388.693548                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           47                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           47                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     11506453                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     11506453                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     11506453                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     11506453                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     11506453                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     11506453                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 244818.148936                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 244818.148936                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 244818.148936                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 244818.148936                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 244818.148936                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 244818.148936                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7801                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165395317                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  8057                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              20528.151545                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.453824                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.546176                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.888491                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.111509                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1114446                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1114446                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       721068                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        721068                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2556                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2556                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1729                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1729                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1835514                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1835514                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1835514                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1835514                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        16989                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16989                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          222                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          222                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        17211                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         17211                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        17211                       # number of overall misses
system.cpu2.dcache.overall_misses::total        17211                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2404677535                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2404677535                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     17851669                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     17851669                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2422529204                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2422529204                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2422529204                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2422529204                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1131435                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1131435                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       721290                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       721290                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1729                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1729                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1852725                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1852725                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1852725                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1852725                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015015                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015015                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000308                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000308                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009290                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009290                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009290                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009290                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 141543.206487                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 141543.206487                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 80412.923423                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80412.923423                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 140754.703620                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 140754.703620                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 140754.703620                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 140754.703620                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          838                       # number of writebacks
system.cpu2.dcache.writebacks::total              838                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         9250                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         9250                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          158                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          158                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         9408                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         9408                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         9408                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         9408                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7739                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7739                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           64                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7803                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7803                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7803                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7803                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1046928229                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1046928229                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4136653                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4136653                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1051064882                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1051064882                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1051064882                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1051064882                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006840                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006840                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004212                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004212                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004212                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004212                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 135279.523065                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 135279.523065                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64635.203125                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64635.203125                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 134700.100218                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 134700.100218                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 134700.100218                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 134700.100218                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.587078                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008176160                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   512                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1969094.062500                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.587078                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063441                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.813441                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1843412                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1843412                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1843412                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1843412                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1843412                       # number of overall hits
system.cpu3.icache.overall_hits::total        1843412                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           66                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           66                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           66                       # number of overall misses
system.cpu3.icache.overall_misses::total           66                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     17844088                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     17844088                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     17844088                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     17844088                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     17844088                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     17844088                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1843478                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1843478                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1843478                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1843478                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1843478                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1843478                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 270364.969697                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 270364.969697                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 270364.969697                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 270364.969697                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 270364.969697                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 270364.969697                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     12012138                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     12012138                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     12012138                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     12012138                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     12012138                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     12012138                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 273003.136364                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 273003.136364                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 273003.136364                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 273003.136364                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 273003.136364                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 273003.136364                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4518                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               149125516                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4774                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              31237.016339                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   224.455808                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    31.544192                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.876780                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.123220                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1236141                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1236141                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       811438                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        811438                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2205                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2205                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1993                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1993                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2047579                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2047579                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2047579                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2047579                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         9699                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9699                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          200                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          200                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         9899                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          9899                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         9899                       # number of overall misses
system.cpu3.dcache.overall_misses::total         9899                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1023397427                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1023397427                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6352772                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6352772                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1029750199                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1029750199                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1029750199                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1029750199                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1245840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1245840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       811638                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       811638                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1993                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1993                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2057478                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2057478                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2057478                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2057478                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007785                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007785                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000246                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000246                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004811                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004811                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004811                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004811                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 105515.767296                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105515.767296                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 31763.860000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 31763.860000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 104025.679261                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 104025.679261                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 104025.679261                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 104025.679261                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          967                       # number of writebacks
system.cpu3.dcache.writebacks::total              967                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5229                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5229                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          152                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          152                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         5381                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5381                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         5381                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5381                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4470                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4470                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4518                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4518                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4518                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4518                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    412244438                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    412244438                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1041837                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1041837                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    413286275                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    413286275                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    413286275                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    413286275                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003588                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003588                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002196                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002196                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002196                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002196                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92224.706488                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92224.706488                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21704.937500                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21704.937500                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 91475.492475                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91475.492475                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 91475.492475                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91475.492475                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
