<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-i</Part>
        <TopModelName>conv5</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>739496</Best-caseLatency>
            <Average-caseLatency>739496</Average-caseLatency>
            <Worst-caseLatency>739496</Worst-caseLatency>
            <Best-caseRealTimeLatency>7.395 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>7.395 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>7.395 ms</Worst-caseRealTimeLatency>
            <Interval-min>739497</Interval-min>
            <Interval-max>739497</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <L4>
                <Slack>7.30</Slack>
                <TripCount>128</TripCount>
                <Latency>326528</Latency>
                <AbsoluteTimeLatency>3265280</AbsoluteTimeLatency>
                <IterationLatency>2551</IterationLatency>
                <InstanceList/>
            </L4>
            <L7>
                <Slack>7.30</Slack>
                <TripCount>128</TripCount>
                <Latency>326528</Latency>
                <AbsoluteTimeLatency>3265280</AbsoluteTimeLatency>
                <IterationLatency>2551</IterationLatency>
                <InstanceList/>
            </L7>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76</SourceLocation>
            <SummaryOfLoopViolations>
                <L4>
                    <Name>L4</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76</SourceLocation>
                </L4>
                <L7>
                    <Name>L7</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163</SourceLocation>
                </L7>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>215</BRAM_18K>
            <DSP>2649</DSP>
            <FF>613614</FF>
            <LUT>430025</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>conv5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>conv5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>conv5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>conv5</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv5_Pipeline_L1_1_fu_4440</InstName>
                    <ModuleName>conv5_Pipeline_L1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4440</ID>
                    <BindInstances>icmp_ln69_fu_527_p2 add_ln69_fu_533_p2 add_ln69_1_fu_586_p2 add_ln69_2_fu_543_p2 icmp_ln69_1_fu_549_p2 select_ln69_fu_555_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv5_Pipeline_F1_1_fu_4472</InstName>
                    <ModuleName>conv5_Pipeline_F1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4472</ID>
                    <BindInstances>icmp_ln79_fu_257_p2 add_ln79_fu_263_p2 add_ln79_1_fu_312_p2 add_ln79_2_fu_273_p2 icmp_ln79_1_fu_279_p2 select_ln79_fu_285_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv5_Pipeline_VITIS_LOOP_85_1_fu_4488</InstName>
                    <ModuleName>conv5_Pipeline_VITIS_LOOP_85_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4488</ID>
                    <BindInstances>icmp_ln85_fu_4768_p2 add_ln85_fu_4774_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv5_Pipeline_C1_1_fu_4830</InstName>
                    <ModuleName>conv5_Pipeline_C1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4830</ID>
                    <BindInstances>icmp_ln91_fu_11127_p2 add_ln91_fu_11133_p2 add_ln96_8_fu_11168_p2 add_ln96_fu_11205_p2 add_ln96_1_fu_11236_p2 add_ln96_2_fu_11267_p2 add_ln96_3_fu_11285_p2 add_ln96_4_fu_11302_p2 add_ln96_5_fu_11332_p2 add_ln96_6_fu_11349_p2 add_ln96_7_fu_11362_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv5_Pipeline_M1_fu_5206</InstName>
                    <ModuleName>conv5_Pipeline_M1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5206</ID>
                    <BindInstances>icmp_ln135_fu_1591_p2 add_ln135_fu_1597_p2 sparsemux_27_4_32_1_1_U1823 icmp_ln142_fu_2412_p2 icmp_ln142_1_fu_2418_p2 or_ln142_fu_2424_p2 and_ln142_fu_2430_p2 sparsemux_27_4_32_1_1_U1824 icmp_ln142_2_fu_2462_p2 icmp_ln142_3_fu_2468_p2 or_ln142_1_fu_2474_p2 and_ln142_1_fu_2480_p2 sparsemux_27_4_32_1_1_U1825 icmp_ln142_4_fu_2512_p2 icmp_ln142_5_fu_2518_p2 or_ln142_2_fu_2524_p2 and_ln142_2_fu_2530_p2 sparsemux_27_4_32_1_1_U1826 icmp_ln142_6_fu_2562_p2 icmp_ln142_7_fu_2568_p2 or_ln142_3_fu_2574_p2 and_ln142_3_fu_2580_p2 sparsemux_27_4_32_1_1_U1827 icmp_ln142_8_fu_2612_p2 icmp_ln142_9_fu_2618_p2 or_ln142_4_fu_2624_p2 and_ln142_4_fu_2630_p2 sparsemux_27_4_32_1_1_U1828 icmp_ln142_10_fu_2662_p2 icmp_ln142_11_fu_2668_p2 or_ln142_5_fu_2674_p2 and_ln142_5_fu_2680_p2 sparsemux_27_4_32_1_1_U1829 icmp_ln142_12_fu_2712_p2 icmp_ln142_13_fu_2718_p2 or_ln142_6_fu_2724_p2 and_ln142_6_fu_2730_p2 sparsemux_27_4_32_1_1_U1830 icmp_ln142_14_fu_2762_p2 icmp_ln142_15_fu_2768_p2 or_ln142_7_fu_2774_p2 and_ln142_7_fu_2780_p2 sparsemux_27_4_32_1_1_U1831 icmp_ln142_16_fu_2812_p2 icmp_ln142_17_fu_2818_p2 or_ln142_8_fu_2824_p2 and_ln142_8_fu_2830_p2 sparsemux_27_4_32_1_1_U1832 icmp_ln142_18_fu_2862_p2 icmp_ln142_19_fu_2868_p2 or_ln142_9_fu_2874_p2 and_ln142_9_fu_2880_p2 sparsemux_27_4_32_1_1_U1833 icmp_ln142_20_fu_2912_p2 icmp_ln142_21_fu_2918_p2 or_ln142_10_fu_2924_p2 and_ln142_10_fu_2930_p2 sparsemux_27_4_32_1_1_U1834 icmp_ln142_22_fu_2962_p2 icmp_ln142_23_fu_2968_p2 or_ln142_11_fu_2974_p2 and_ln142_11_fu_2980_p2 sparsemux_27_4_32_1_1_U1835 icmp_ln142_24_fu_3011_p2 icmp_ln142_25_fu_3017_p2 or_ln142_12_fu_3023_p2 and_ln142_12_fu_3029_p2 select_ln135_fu_2436_p3 select_ln135_1_fu_2486_p3 select_ln135_2_fu_2536_p3 select_ln135_3_fu_2586_p3 select_ln135_4_fu_2636_p3 select_ln135_5_fu_2686_p3 select_ln135_6_fu_2736_p3 select_ln135_7_fu_2786_p3 select_ln135_8_fu_2836_p3 select_ln135_9_fu_2886_p3 select_ln135_10_fu_2936_p3 select_ln135_11_fu_2986_p3 select_ln135_12_fu_3035_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv5_Pipeline_L2_1_fu_5383</InstName>
                    <ModuleName>conv5_Pipeline_L2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5383</ID>
                    <BindInstances>icmp_ln155_fu_527_p2 add_ln155_fu_533_p2 add_ln155_1_fu_586_p2 add_ln155_2_fu_543_p2 icmp_ln155_1_fu_549_p2 select_ln155_fu_555_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv5_Pipeline_F2_1_fu_5415</InstName>
                    <ModuleName>conv5_Pipeline_F2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5415</ID>
                    <BindInstances>icmp_ln166_fu_257_p2 add_ln166_fu_263_p2 add_ln166_1_fu_312_p2 add_ln166_2_fu_273_p2 icmp_ln166_1_fu_279_p2 select_ln166_fu_285_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv5_Pipeline_VITIS_LOOP_172_7_fu_5431</InstName>
                    <ModuleName>conv5_Pipeline_VITIS_LOOP_172_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5431</ID>
                    <BindInstances>icmp_ln172_fu_4768_p2 add_ln172_fu_4774_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv5_Pipeline_C2_1_fu_5773</InstName>
                    <ModuleName>conv5_Pipeline_C2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5773</ID>
                    <BindInstances>icmp_ln176_fu_11127_p2 add_ln176_fu_11133_p2 add_ln180_8_fu_11168_p2 add_ln180_fu_11205_p2 add_ln180_1_fu_11236_p2 add_ln180_2_fu_11267_p2 add_ln180_3_fu_11285_p2 add_ln180_4_fu_11302_p2 add_ln180_5_fu_11332_p2 add_ln180_6_fu_11349_p2 add_ln180_7_fu_11362_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv5_Pipeline_M2_fu_6149</InstName>
                    <ModuleName>conv5_Pipeline_M2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6149</ID>
                    <BindInstances>icmp_ln220_fu_1591_p2 add_ln220_fu_1597_p2 sparsemux_27_4_32_1_1_U3830 icmp_ln227_fu_2412_p2 icmp_ln227_1_fu_2418_p2 or_ln227_fu_2424_p2 and_ln227_fu_2430_p2 sparsemux_27_4_32_1_1_U3831 icmp_ln227_2_fu_2462_p2 icmp_ln227_3_fu_2468_p2 or_ln227_1_fu_2474_p2 and_ln227_1_fu_2480_p2 sparsemux_27_4_32_1_1_U3832 icmp_ln227_4_fu_2512_p2 icmp_ln227_5_fu_2518_p2 or_ln227_2_fu_2524_p2 and_ln227_2_fu_2530_p2 sparsemux_27_4_32_1_1_U3833 icmp_ln227_6_fu_2562_p2 icmp_ln227_7_fu_2568_p2 or_ln227_3_fu_2574_p2 and_ln227_3_fu_2580_p2 sparsemux_27_4_32_1_1_U3834 icmp_ln227_8_fu_2612_p2 icmp_ln227_9_fu_2618_p2 or_ln227_4_fu_2624_p2 and_ln227_4_fu_2630_p2 sparsemux_27_4_32_1_1_U3835 icmp_ln227_10_fu_2662_p2 icmp_ln227_11_fu_2668_p2 or_ln227_5_fu_2674_p2 and_ln227_5_fu_2680_p2 sparsemux_27_4_32_1_1_U3836 icmp_ln227_12_fu_2712_p2 icmp_ln227_13_fu_2718_p2 or_ln227_6_fu_2724_p2 and_ln227_6_fu_2730_p2 sparsemux_27_4_32_1_1_U3837 icmp_ln227_14_fu_2762_p2 icmp_ln227_15_fu_2768_p2 or_ln227_7_fu_2774_p2 and_ln227_7_fu_2780_p2 sparsemux_27_4_32_1_1_U3838 icmp_ln227_16_fu_2812_p2 icmp_ln227_17_fu_2818_p2 or_ln227_8_fu_2824_p2 and_ln227_8_fu_2830_p2 sparsemux_27_4_32_1_1_U3839 icmp_ln227_18_fu_2862_p2 icmp_ln227_19_fu_2868_p2 or_ln227_9_fu_2874_p2 and_ln227_9_fu_2880_p2 sparsemux_27_4_32_1_1_U3840 icmp_ln227_20_fu_2912_p2 icmp_ln227_21_fu_2918_p2 or_ln227_10_fu_2924_p2 and_ln227_10_fu_2930_p2 sparsemux_27_4_32_1_1_U3841 icmp_ln227_22_fu_2962_p2 icmp_ln227_23_fu_2968_p2 or_ln227_11_fu_2974_p2 and_ln227_11_fu_2980_p2 sparsemux_27_4_32_1_1_U3842 icmp_ln227_24_fu_3011_p2 icmp_ln227_25_fu_3017_p2 or_ln227_12_fu_3023_p2 and_ln227_12_fu_3029_p2 select_ln220_fu_2436_p3 select_ln220_1_fu_2486_p3 select_ln220_2_fu_2536_p3 select_ln220_3_fu_2586_p3 select_ln220_4_fu_2636_p3 select_ln220_5_fu_2686_p3 select_ln220_6_fu_2736_p3 select_ln220_7_fu_2786_p3 select_ln220_8_fu_2836_p3 select_ln220_9_fu_2886_p3 select_ln220_10_fu_2936_p3 select_ln220_11_fu_2986_p3 select_ln220_12_fu_3035_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>inp_image_local_U inp_image_local_1_U inp_image_local_2_U inp_image_local_3_U inp_image_local_4_U inp_image_local_5_U inp_image_local_6_U inp_image_local_7_U inp_image_local_8_U inp_image_local_9_U inp_image_local_10_U inp_image_local_11_U inp_image_local_12_U inp_image_local_13_U inp_image_local_14_U inp_image_local_15_U inp_image_local_16_U inp_image_local_17_U inp_image_local_18_U inp_image_local_19_U inp_image_local_20_U inp_image_local_21_U inp_image_local_22_U inp_image_local_23_U inp_image_local_24_U filter_local_U filter_local_1_U filter_local_2_U filter_local_3_U filter_local_4_U filter_local_5_U filter_local_6_U filter_local_7_U filter_local_8_U add_ln76_1_fu_6889_p2 icmp_ln76_fu_6895_p2 add_ln76_fu_6901_p2 empty_204_fu_6911_p2 empty_207_fu_7846_p2 fmul_32ns_32ns_32_3_max_dsp_1_U4755 fmul_32ns_32ns_32_3_max_dsp_1_U4756 fmul_32ns_32ns_32_3_max_dsp_1_U4760 fmul_32ns_32ns_32_3_max_dsp_1_U4762 fadd_32ns_32ns_32_4_full_dsp_1_U4190 fadd_32ns_32ns_32_4_full_dsp_1_U4537 fadd_32ns_32ns_32_4_full_dsp_1_U4612 fmul_32ns_32ns_32_3_max_dsp_1_U4919 fmul_32ns_32ns_32_3_max_dsp_1_U4921 fmul_32ns_32ns_32_3_max_dsp_1_U4652 fadd_32ns_32ns_32_4_full_dsp_1_U4227 fadd_32ns_32ns_32_4_full_dsp_1_U4471 fadd_32ns_32ns_32_4_full_dsp_1_U4538 fmul_32ns_32ns_32_3_max_dsp_1_U5044 fmul_32ns_32ns_32_3_max_dsp_1_U4016 control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv5_Pipeline_L1_1</Name>
            <Loops>
                <L1_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>43203</Best-caseLatency>
                    <Average-caseLatency>43203</Average-caseLatency>
                    <Worst-caseLatency>43203</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.432 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.432 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.432 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>43201</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L1_1>
                        <Name>L1_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>43200</TripCount>
                        <Latency>43201</Latency>
                        <AbsoluteTimeLatency>0.432 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L1_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L1_1>
                            <Name>L1_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69</SourceLocation>
                        </L1_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>132</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>225</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_527_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_533_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_586_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_2_fu_543_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_1_fu_549_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L1_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_555_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv5_Pipeline_F1_1</Name>
            <Loops>
                <F1_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1731</Best-caseLatency>
                    <Average-caseLatency>1731</Average-caseLatency>
                    <Worst-caseLatency>1731</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1729</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <F1_1>
                        <Name>F1_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1728</TripCount>
                        <Latency>1729</Latency>
                        <AbsoluteTimeLatency>17.290 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </F1_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <F1_1>
                            <Name>F1_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79</SourceLocation>
                        </F1_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>91</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="F1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_257_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_263_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_312_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_2_fu_273_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="F1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_1_fu_279_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="F1_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_285_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv5_Pipeline_VITIS_LOOP_85_1</Name>
            <Loops>
                <VITIS_LOOP_85_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.619</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>171</Best-caseLatency>
                    <Average-caseLatency>171</Average-caseLatency>
                    <Worst-caseLatency>171</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>170</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_85_1>
                        <Name>VITIS_LOOP_85_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>169</TripCount>
                        <Latency>169</Latency>
                        <AbsoluteTimeLatency>1.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_85_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:85</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_85_1>
                            <Name>VITIS_LOOP_85_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:85</SourceLocation>
                        </VITIS_LOOP_85_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5418</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1580</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_4768_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_4774_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv5_Pipeline_C1_1</Name>
            <Loops>
                <C1_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>621</Best-caseLatency>
                    <Average-caseLatency>621</Average-caseLatency>
                    <Worst-caseLatency>621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.210 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.210 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.210 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>579</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C1_1>
                        <Name>C1_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>192</TripCount>
                        <Latency>619</Latency>
                        <AbsoluteTimeLatency>6.190 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </C1_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <C1_1>
                            <Name>C1_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:91</SourceLocation>
                        </C1_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>196911</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>42</UTIL_FF>
                    <LUT>89247</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>38</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="C1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln91_fu_11127_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_11133_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_8_fu_11168_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_11205_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_1_fu_11236_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_2_fu_11267_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_3_fu_11285_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_4_fu_11302_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_5_fu_11332_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_6_fu_11349_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_7_fu_11362_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv5_Pipeline_M1</Name>
            <Loops>
                <M1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>177</Best-caseLatency>
                    <Average-caseLatency>177</Average-caseLatency>
                    <Worst-caseLatency>177</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>176</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <M1>
                        <Name>M1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>13</TripCount>
                        <Latency>175</Latency>
                        <AbsoluteTimeLatency>1.750 us</AbsoluteTimeLatency>
                        <PipelineII>13</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </M1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135</SourceLocation>
                    <SummaryOfLoopViolations>
                        <M1>
                            <Name>M1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135</SourceLocation>
                        </M1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>962</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2218</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln135_fu_1591_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_1597_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_fu_2412_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_1_fu_2418_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_fu_2424_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_fu_2430_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1824" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_2_fu_2462_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_3_fu_2468_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_1_fu_2474_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_1_fu_2480_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1825" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_4_fu_2512_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_5_fu_2518_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_2_fu_2524_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_2_fu_2530_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1826" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_6_fu_2562_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_7_fu_2568_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_3_fu_2574_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_3_fu_2580_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1827" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_8_fu_2612_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_9_fu_2618_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_4_fu_2624_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_4_fu_2630_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1828" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_10_fu_2662_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_11_fu_2668_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_5_fu_2674_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_5_fu_2680_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1829" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_12_fu_2712_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_13_fu_2718_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_6_fu_2724_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_6_fu_2730_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1830" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_14_fu_2762_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_15_fu_2768_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_7_fu_2774_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_7_fu_2780_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1831" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_16_fu_2812_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_17_fu_2818_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_8_fu_2824_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_8_fu_2830_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1832" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_18_fu_2862_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_19_fu_2868_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_9_fu_2874_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_9_fu_2880_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1833" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_20_fu_2912_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_21_fu_2918_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_10_fu_2924_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_10_fu_2930_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1834" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_22_fu_2962_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_23_fu_2968_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_11_fu_2974_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_11_fu_2980_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1835" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln142_24_fu_3011_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_25_fu_3017_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln142_12_fu_3023_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln142_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln142_12_fu_3029_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln142_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_fu_2436_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_1_fu_2486_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln135_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_2_fu_2536_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln135_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_3_fu_2586_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln135_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_4_fu_2636_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln135_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_5_fu_2686_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln135_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_6_fu_2736_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln135_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_7_fu_2786_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln135_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_8_fu_2836_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln135_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_9_fu_2886_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln135_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_10_fu_2936_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln135_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_11_fu_2986_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln135_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_12_fu_3035_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln135_12" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv5_Pipeline_L2_1</Name>
            <Loops>
                <L2_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>43203</Best-caseLatency>
                    <Average-caseLatency>43203</Average-caseLatency>
                    <Worst-caseLatency>43203</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.432 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.432 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.432 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>43201</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2_1>
                        <Name>L2_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>43200</TripCount>
                        <Latency>43201</Latency>
                        <AbsoluteTimeLatency>0.432 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2_1>
                            <Name>L2_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155</SourceLocation>
                        </L2_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>132</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>225</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln155_fu_527_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_533_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_1_fu_586_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_2_fu_543_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln155_1_fu_549_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln155_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln155_fu_555_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln155" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv5_Pipeline_F2_1</Name>
            <Loops>
                <F2_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1731</Best-caseLatency>
                    <Average-caseLatency>1731</Average-caseLatency>
                    <Worst-caseLatency>1731</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1729</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <F2_1>
                        <Name>F2_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1728</TripCount>
                        <Latency>1729</Latency>
                        <AbsoluteTimeLatency>17.290 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </F2_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166</SourceLocation>
                    <SummaryOfLoopViolations>
                        <F2_1>
                            <Name>F2_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166</SourceLocation>
                        </F2_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>91</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="F2_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln166_fu_257_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_fu_263_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln166" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_1_fu_312_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln166_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_2_fu_273_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln166_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="F2_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln166_1_fu_279_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln166_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="F2_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln166_fu_285_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln166" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv5_Pipeline_VITIS_LOOP_172_7</Name>
            <Loops>
                <VITIS_LOOP_172_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.619</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>171</Best-caseLatency>
                    <Average-caseLatency>171</Average-caseLatency>
                    <Worst-caseLatency>171</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>170</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_172_7>
                        <Name>VITIS_LOOP_172_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>169</TripCount>
                        <Latency>169</Latency>
                        <AbsoluteTimeLatency>1.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_172_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:172</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_172_7>
                            <Name>VITIS_LOOP_172_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:172</SourceLocation>
                        </VITIS_LOOP_172_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5418</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1580</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_172_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln172_fu_4768_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_172_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_4774_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv5_Pipeline_C2_1</Name>
            <Loops>
                <C2_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>621</Best-caseLatency>
                    <Average-caseLatency>621</Average-caseLatency>
                    <Worst-caseLatency>621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.210 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.210 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.210 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>579</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C2_1>
                        <Name>C2_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>192</TripCount>
                        <Latency>619</Latency>
                        <AbsoluteTimeLatency>6.190 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </C2_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:176</SourceLocation>
                    <SummaryOfLoopViolations>
                        <C2_1>
                            <Name>C2_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:176</SourceLocation>
                        </C2_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>196911</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>42</UTIL_FF>
                    <LUT>89247</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>38</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="C2_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln176_fu_11127_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_11133_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln176" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_8_fu_11168_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_11205_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_1_fu_11236_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_2_fu_11267_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_3_fu_11285_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_4_fu_11302_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_5_fu_11332_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_6_fu_11349_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_7_fu_11362_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv5_Pipeline_M2</Name>
            <Loops>
                <M2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>177</Best-caseLatency>
                    <Average-caseLatency>177</Average-caseLatency>
                    <Worst-caseLatency>177</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>176</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <M2>
                        <Name>M2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>13</TripCount>
                        <Latency>175</Latency>
                        <AbsoluteTimeLatency>1.750 us</AbsoluteTimeLatency>
                        <PipelineII>13</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </M2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220</SourceLocation>
                    <SummaryOfLoopViolations>
                        <M2>
                            <Name>M2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220</SourceLocation>
                        </M2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>962</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2218</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln220_fu_1591_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln220" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="M2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_1597_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln220" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3830" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_fu_2412_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_1_fu_2418_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_fu_2424_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_fu_2430_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3831" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_2_fu_2462_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_3_fu_2468_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_1_fu_2474_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln227_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_1_fu_2480_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln227_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3832" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_4_fu_2512_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_5_fu_2518_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_2_fu_2524_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln227_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_2_fu_2530_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln227_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3833" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_6_fu_2562_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_7_fu_2568_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_3_fu_2574_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln227_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_3_fu_2580_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln227_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3834" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_8_fu_2612_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_9_fu_2618_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_4_fu_2624_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln227_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_4_fu_2630_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln227_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3835" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_10_fu_2662_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_11_fu_2668_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_5_fu_2674_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln227_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_5_fu_2680_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln227_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3836" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_12_fu_2712_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_13_fu_2718_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_6_fu_2724_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln227_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_6_fu_2730_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln227_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3837" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_14_fu_2762_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_15_fu_2768_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_7_fu_2774_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln227_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_7_fu_2780_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln227_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3838" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_16_fu_2812_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_17_fu_2818_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_8_fu_2824_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln227_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_8_fu_2830_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln227_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3839" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_18_fu_2862_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_19_fu_2868_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_9_fu_2874_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln227_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_9_fu_2880_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln227_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3840" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_20_fu_2912_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_21_fu_2918_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_10_fu_2924_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln227_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_10_fu_2930_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln227_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3841" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_22_fu_2962_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_23_fu_2968_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_11_fu_2974_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln227_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_11_fu_2980_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln227_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U3842" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln227_24_fu_3011_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_25_fu_3017_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln227_12_fu_3023_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln227_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_12_fu_3029_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln227_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_fu_2436_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln220" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_1_fu_2486_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln220_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_2_fu_2536_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln220_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_3_fu_2586_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln220_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_4_fu_2636_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln220_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_5_fu_2686_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln220_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_6_fu_2736_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln220_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_7_fu_2786_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln220_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_8_fu_2836_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln220_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_9_fu_2886_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln220_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_10_fu_2936_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln220_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_11_fu_2986_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln220_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln220_12_fu_3035_p3" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln220_12" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv5</Name>
            <Loops>
                <L4/>
                <L7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>739496</Best-caseLatency>
                    <Average-caseLatency>739496</Average-caseLatency>
                    <Worst-caseLatency>739496</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.395 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.395 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.395 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>739497</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L4>
                        <Name>L4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>326528</Latency>
                        <AbsoluteTimeLatency>3.265 ms</AbsoluteTimeLatency>
                        <IterationLatency>2551</IterationLatency>
                        <PipelineDepth>2551</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv5_Pipeline_F1_1_fu_4472</Instance>
                            <Instance>grp_conv5_Pipeline_VITIS_LOOP_85_1_fu_4488</Instance>
                            <Instance>grp_conv5_Pipeline_C1_1_fu_4830</Instance>
                            <Instance>grp_conv5_Pipeline_M1_fu_5206</Instance>
                        </InstanceList>
                    </L4>
                    <L7>
                        <Name>L7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>326528</Latency>
                        <AbsoluteTimeLatency>3.265 ms</AbsoluteTimeLatency>
                        <IterationLatency>2551</IterationLatency>
                        <PipelineDepth>2551</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv5_Pipeline_F2_1_fu_5415</Instance>
                            <Instance>grp_conv5_Pipeline_VITIS_LOOP_172_7_fu_5431</Instance>
                            <Instance>grp_conv5_Pipeline_C2_1_fu_5773</Instance>
                            <Instance>grp_conv5_Pipeline_M2_fu_6149</Instance>
                        </InstanceList>
                    </L7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L4>
                            <Name>L4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76</SourceLocation>
                        </L4>
                        <L7>
                            <Name>L7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163</SourceLocation>
                        </L7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>215</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <DSP>2649</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>153</UTIL_DSP>
                    <FF>613614</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>133</UTIL_FF>
                    <LUT>430025</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>186</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_1_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_2_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_3_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_4_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_5_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_6_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_7_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_8_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_9_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_10_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_11_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_12_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_13_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_14_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_15_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_16_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_17_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_18_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_19_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_20_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_21_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_22_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_23_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_24_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50" STORAGESIZE="32 1728 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_1_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_2_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_3_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_4_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_5_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_6_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_7_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_8_U" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54" STORAGESIZE="32 192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_6889_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_6895_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_6901_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L4" OPTYPE="add" PRAGMA="" RTLNAME="empty_204_fu_6911_p2" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_204" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L4" OPTYPE="add" PRAGMA="" RTLNAME="empty_207_fu_7846_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_207" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4755" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_209" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4756" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4760" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_210" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4762" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4190" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4537" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L7" OPTYPE="seteq" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4612" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4919" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4921" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_212" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="L7" OPTYPE="adapter" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4652" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_213" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4227" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_215" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="L7" OPTYPE="adapter" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4471" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="gmem1_load_1_req" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="L7" OPTYPE="adapter" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4538" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="gmem1_addr_3_read" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U5044" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="" OPTYPE="adapter" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U4016" SOURCE="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:240" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_217" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="inp_img" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="inp_img_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="inp_img_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_img" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="out_img_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out_img_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filter" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="filter_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="filter_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_" offsetMasterName="m_axi_gmem0">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="inp_img_1" access="W" description="Data signal of inp_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="inp_img" access="W" description="Bit 31 to 0 of inp_img"/>
                    </fields>
                </register>
                <register offset="0x14" name="inp_img_2" access="W" description="Data signal of inp_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="inp_img" access="W" description="Bit 63 to 32 of inp_img"/>
                    </fields>
                </register>
                <register offset="0x1c" name="out_img_1" access="W" description="Data signal of out_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_img" access="W" description="Bit 31 to 0 of out_img"/>
                    </fields>
                </register>
                <register offset="0x20" name="out_img_2" access="W" description="Data signal of out_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_img" access="W" description="Bit 63 to 32 of out_img"/>
                    </fields>
                </register>
                <register offset="0x28" name="filter_1" access="W" description="Data signal of filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="filter" access="W" description="Bit 31 to 0 of filter"/>
                    </fields>
                </register>
                <register offset="0x2c" name="filter_2" access="W" description="Data signal of filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="filter" access="W" description="Bit 63 to 32 of filter"/>
                    </fields>
                </register>
                <register offset="0x34" name="bias_1" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 31 to 0 of bias"/>
                    </fields>
                </register>
                <register offset="0x38" name="bias_2" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 63 to 32 of bias"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="inp_img"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="out_img"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="filter"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" offsetSlaveName="s_axi_control" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="inp_img"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="inp_img"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="out_img"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="out_img"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="filter"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="filter"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="bias"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="14">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Offset Interfaces, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_WRITE, 32 -&gt; 32, 64, 0, slave, s_axi_control, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem1">READ_ONLY, 32 -&gt; 32, 64, 0, slave, , 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Data Interface</keys>
                    <column name="s_axi_control">32, 6, 16, 0, m_axi_gmem0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">inp_img_1, 0x10, 32, W, Data signal of inp_img, </column>
                    <column name="s_axi_control">inp_img_2, 0x14, 32, W, Data signal of inp_img, </column>
                    <column name="s_axi_control">out_img_1, 0x1c, 32, W, Data signal of out_img, </column>
                    <column name="s_axi_control">out_img_2, 0x20, 32, W, Data signal of out_img, </column>
                    <column name="s_axi_control">filter_1, 0x28, 32, W, Data signal of filter, </column>
                    <column name="s_axi_control">filter_2, 0x2c, 32, W, Data signal of filter, </column>
                    <column name="s_axi_control">bias_1, 0x34, 32, W, Data signal of bias, </column>
                    <column name="s_axi_control">bias_2, 0x38, 32, W, Data signal of bias, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="inp_img">inout, float*</column>
                    <column name="out_img">inout, float*</column>
                    <column name="filter">in, float*</column>
                    <column name="bias">in, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="inp_img">m_axi_gmem0, interface, , channel=0</column>
                    <column name="inp_img">s_axi_control, register, offset, name=inp_img_1 offset=0x10 range=32</column>
                    <column name="inp_img">s_axi_control, register, offset, name=inp_img_2 offset=0x14 range=32</column>
                    <column name="out_img">m_axi_gmem0, interface, , channel=0</column>
                    <column name="out_img">s_axi_control, register, offset, name=out_img_1 offset=0x1c range=32</column>
                    <column name="out_img">s_axi_control, register, offset, name=out_img_2 offset=0x20 range=32</column>
                    <column name="filter">m_axi_gmem1, interface, , channel=0</column>
                    <column name="filter">s_axi_control, register, offset, name=filter_1 offset=0x28 range=32</column>
                    <column name="filter">s_axi_control, register, offset, name=filter_2 offset=0x2c range=32</column>
                    <column name="bias">m_axi_gmem1, interface, , channel=0</column>
                    <column name="bias">s_axi_control, register, offset, name=bias_1 offset=0x34 range=32</column>
                    <column name="bias">s_axi_control, register, offset, name=bias_2 offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, 43200, 32, L1_1, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69:7</column>
                    <column name="m_axi_gmem0">write, 21632, 32, L4, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76:5</column>
                    <column name="m_axi_gmem0">read, 43200, 32, L2_1, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155:7</column>
                    <column name="m_axi_gmem0">write, 21632, 32, L7, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163:5</column>
                    <column name="m_axi_gmem1">read, 1728, 32, F1_1, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79:8</column>
                    <column name="m_axi_gmem1">read, 1728, 32, F2_1, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166:8</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">inp_img, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:72:23, read, Widen Fail, , L1_1, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69:7, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">inp_img, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:72:23, read, Inferred, 43200, L1_1, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:69:7, , </column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76:5, write, Widen Fail, , M1, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76:5, islist write write write write write write write write write write write write write, Inferred, 21632, L4, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:76:5, , </column>
                    <column name="m_axi_gmem0">inp_img, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:158:23, read, Widen Fail, , L2_1, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155:7, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">inp_img, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:158:23, read, Inferred, 43200, L2_1, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:155:7, , </column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163:5, write, Widen Fail, , M2, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163:5, islist write write write write write write write write write write write write write, Inferred, 21632, L7, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:163:5, , </column>
                    <column name="m_axi_gmem1">filter, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81:20, read, Widen Fail, , F1_1, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79:8, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">filter, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81:20, read, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_gmem1">filter, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81:20, read, Inferred, 1728, F1_1, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79:8, , </column>
                    <column name="m_axi_gmem1">filter, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168:20, read, Widen Fail, , F2_1, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166:8, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">filter, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168:20, read, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_gmem1">filter, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:168:20, read, Inferred, 1728, F2_1, AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:166:8, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:37" status="valid" parentFunction="conv5" variable="inp_img" isDirective="0" options="m_axi port=inp_img offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:38" status="valid" parentFunction="conv5" variable="out_img" isDirective="0" options="m_axi port=out_img offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:39" status="valid" parentFunction="conv5" variable="filter" isDirective="0" options="m_axi port=filter offset=slave bundle=gmem1"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:40" status="valid" parentFunction="conv5" variable="bias" isDirective="0" options="m_axi port=bias offset=slave bundle=gmem1"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:42" status="valid" parentFunction="conv5" variable="inp_img" isDirective="0" options="s_axilite port=inp_img bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:43" status="valid" parentFunction="conv5" variable="out_img" isDirective="0" options="s_axilite port=out_img bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:44" status="valid" parentFunction="conv5" variable="filter" isDirective="0" options="s_axilite port=filter bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:45" status="valid" parentFunction="conv5" variable="bias" isDirective="0" options="s_axilite port=bias bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:47" status="valid" parentFunction="conv5" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:51" status="valid" parentFunction="conv5" variable="inp_image_local" isDirective="0" options="variable=inp_image_local cyclic factor=25"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:53" status="valid" parentFunction="conv5" variable="inp_img_2D" isDirective="0" options="variable=inp_img_2D complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:55" status="valid" parentFunction="conv5" variable="filter_local" isDirective="0" options="variable=filter_local cyclic factor=9"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:57" status="valid" parentFunction="conv5" variable="filter_2D" isDirective="0" options="variable=filter_2D complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:59" status="valid" parentFunction="conv5" variable="window_2D" isDirective="0" options="variable=window_2D complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:61" status="valid" parentFunction="conv5" variable="conv_out" isDirective="0" options="variable=conv_out cyclic factor=169 dim=1"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:63" status="valid" parentFunction="conv5" variable="sh" isDirective="0" options="variable=sh complete dim=0"/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:71" status="valid" parentFunction="conv5" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:80" status="valid" parentFunction="conv5" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:86" status="valid" parentFunction="conv5" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:92" status="valid" parentFunction="conv5" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:118" status="valid" parentFunction="conv5" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:136" status="valid" parentFunction="conv5" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:157" status="valid" parentFunction="conv5" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:167" status="valid" parentFunction="conv5" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:173" status="valid" parentFunction="conv5" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:177" status="valid" parentFunction="conv5" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:194" status="valid" parentFunction="conv5" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:205" status="valid" parentFunction="conv5" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:221" status="valid" parentFunction="conv5" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

