INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Vivado_Projects/lab2/lab2.sim/sim_1/synth/func/xsim/task4_test_func_synth.vhd" into library xil_defaultlib
