$date
	Wed Jun 05 10:13:27 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module Prueba_tb $end
$var parameter 32 ! CLK_PERIOD $end
$var reg 1 " clk $end
$var reg 1 # reset $end

$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 & instr [31] $end
$var wire 1 ' instr [30] $end
$var wire 1 ( instr [29] $end
$var wire 1 ) instr [28] $end
$var wire 1 * instr [27] $end
$var wire 1 + instr [26] $end
$var wire 1 , instr [25] $end
$var wire 1 - instr [24] $end
$var wire 1 . instr [23] $end
$var wire 1 / instr [22] $end
$var wire 1 0 instr [21] $end
$var wire 1 1 instr [20] $end
$var wire 1 2 instr [19] $end
$var wire 1 3 instr [18] $end
$var wire 1 4 instr [17] $end
$var wire 1 5 instr [16] $end
$var wire 1 6 instr [15] $end
$var wire 1 7 instr [14] $end
$var wire 1 8 instr [13] $end
$var wire 1 9 instr [12] $end
$var wire 1 : instr [11] $end
$var wire 1 ; instr [10] $end
$var wire 1 < instr [9] $end
$var wire 1 = instr [8] $end
$var wire 1 > instr [7] $end
$var wire 1 ? instr [6] $end
$var wire 1 @ instr [5] $end
$var wire 1 A instr [4] $end
$var wire 1 B instr [3] $end
$var wire 1 C instr [2] $end
$var wire 1 D instr [1] $end
$var wire 1 E instr [0] $end
$var wire 1 F rd1 [31] $end
$var wire 1 G rd1 [30] $end
$var wire 1 H rd1 [29] $end
$var wire 1 I rd1 [28] $end
$var wire 1 J rd1 [27] $end
$var wire 1 K rd1 [26] $end
$var wire 1 L rd1 [25] $end
$var wire 1 M rd1 [24] $end
$var wire 1 N rd1 [23] $end
$var wire 1 O rd1 [22] $end
$var wire 1 P rd1 [21] $end
$var wire 1 Q rd1 [20] $end
$var wire 1 R rd1 [19] $end
$var wire 1 S rd1 [18] $end
$var wire 1 T rd1 [17] $end
$var wire 1 U rd1 [16] $end
$var wire 1 V rd1 [15] $end
$var wire 1 W rd1 [14] $end
$var wire 1 X rd1 [13] $end
$var wire 1 Y rd1 [12] $end
$var wire 1 Z rd1 [11] $end
$var wire 1 [ rd1 [10] $end
$var wire 1 \ rd1 [9] $end
$var wire 1 ] rd1 [8] $end
$var wire 1 ^ rd1 [7] $end
$var wire 1 _ rd1 [6] $end
$var wire 1 ` rd1 [5] $end
$var wire 1 a rd1 [4] $end
$var wire 1 b rd1 [3] $end
$var wire 1 c rd1 [2] $end
$var wire 1 d rd1 [1] $end
$var wire 1 e rd1 [0] $end
$var wire 1 f rd2 [31] $end
$var wire 1 g rd2 [30] $end
$var wire 1 h rd2 [29] $end
$var wire 1 i rd2 [28] $end
$var wire 1 j rd2 [27] $end
$var wire 1 k rd2 [26] $end
$var wire 1 l rd2 [25] $end
$var wire 1 m rd2 [24] $end
$var wire 1 n rd2 [23] $end
$var wire 1 o rd2 [22] $end
$var wire 1 p rd2 [21] $end
$var wire 1 q rd2 [20] $end
$var wire 1 r rd2 [19] $end
$var wire 1 s rd2 [18] $end
$var wire 1 t rd2 [17] $end
$var wire 1 u rd2 [16] $end
$var wire 1 v rd2 [15] $end
$var wire 1 w rd2 [14] $end
$var wire 1 x rd2 [13] $end
$var wire 1 y rd2 [12] $end
$var wire 1 z rd2 [11] $end
$var wire 1 { rd2 [10] $end
$var wire 1 | rd2 [9] $end
$var wire 1 } rd2 [8] $end
$var wire 1 ~ rd2 [7] $end
$var wire 1 !! rd2 [6] $end
$var wire 1 "! rd2 [5] $end
$var wire 1 #! rd2 [4] $end
$var wire 1 $! rd2 [3] $end
$var wire 1 %! rd2 [2] $end
$var wire 1 &! rd2 [1] $end
$var wire 1 '! rd2 [0] $end
$var wire 1 (! alu_out [31] $end
$var wire 1 )! alu_out [30] $end
$var wire 1 *! alu_out [29] $end
$var wire 1 +! alu_out [28] $end
$var wire 1 ,! alu_out [27] $end
$var wire 1 -! alu_out [26] $end
$var wire 1 .! alu_out [25] $end
$var wire 1 /! alu_out [24] $end
$var wire 1 0! alu_out [23] $end
$var wire 1 1! alu_out [22] $end
$var wire 1 2! alu_out [21] $end
$var wire 1 3! alu_out [20] $end
$var wire 1 4! alu_out [19] $end
$var wire 1 5! alu_out [18] $end
$var wire 1 6! alu_out [17] $end
$var wire 1 7! alu_out [16] $end
$var wire 1 8! alu_out [15] $end
$var wire 1 9! alu_out [14] $end
$var wire 1 :! alu_out [13] $end
$var wire 1 ;! alu_out [12] $end
$var wire 1 <! alu_out [11] $end
$var wire 1 =! alu_out [10] $end
$var wire 1 >! alu_out [9] $end
$var wire 1 ?! alu_out [8] $end
$var wire 1 @! alu_out [7] $end
$var wire 1 A! alu_out [6] $end
$var wire 1 B! alu_out [5] $end
$var wire 1 C! alu_out [4] $end
$var wire 1 D! alu_out [3] $end
$var wire 1 E! alu_out [2] $end
$var wire 1 F! alu_out [1] $end
$var wire 1 G! alu_out [0] $end
$var wire 1 H! mem_out [31] $end
$var wire 1 I! mem_out [30] $end
$var wire 1 J! mem_out [29] $end
$var wire 1 K! mem_out [28] $end
$var wire 1 L! mem_out [27] $end
$var wire 1 M! mem_out [26] $end
$var wire 1 N! mem_out [25] $end
$var wire 1 O! mem_out [24] $end
$var wire 1 P! mem_out [23] $end
$var wire 1 Q! mem_out [22] $end
$var wire 1 R! mem_out [21] $end
$var wire 1 S! mem_out [20] $end
$var wire 1 T! mem_out [19] $end
$var wire 1 U! mem_out [18] $end
$var wire 1 V! mem_out [17] $end
$var wire 1 W! mem_out [16] $end
$var wire 1 X! mem_out [15] $end
$var wire 1 Y! mem_out [14] $end
$var wire 1 Z! mem_out [13] $end
$var wire 1 [! mem_out [12] $end
$var wire 1 \! mem_out [11] $end
$var wire 1 ]! mem_out [10] $end
$var wire 1 ^! mem_out [9] $end
$var wire 1 _! mem_out [8] $end
$var wire 1 `! mem_out [7] $end
$var wire 1 a! mem_out [6] $end
$var wire 1 b! mem_out [5] $end
$var wire 1 c! mem_out [4] $end
$var wire 1 d! mem_out [3] $end
$var wire 1 e! mem_out [2] $end
$var wire 1 f! mem_out [1] $end
$var wire 1 g! mem_out [0] $end
$var wire 1 h! pc [31] $end
$var wire 1 i! pc [30] $end
$var wire 1 j! pc [29] $end
$var wire 1 k! pc [28] $end
$var wire 1 l! pc [27] $end
$var wire 1 m! pc [26] $end
$var wire 1 n! pc [25] $end
$var wire 1 o! pc [24] $end
$var wire 1 p! pc [23] $end
$var wire 1 q! pc [22] $end
$var wire 1 r! pc [21] $end
$var wire 1 s! pc [20] $end
$var wire 1 t! pc [19] $end
$var wire 1 u! pc [18] $end
$var wire 1 v! pc [17] $end
$var wire 1 w! pc [16] $end
$var wire 1 x! pc [15] $end
$var wire 1 y! pc [14] $end
$var wire 1 z! pc [13] $end
$var wire 1 {! pc [12] $end
$var wire 1 |! pc [11] $end
$var wire 1 }! pc [10] $end
$var wire 1 ~! pc [9] $end
$var wire 1 !" pc [8] $end
$var wire 1 "" pc [7] $end
$var wire 1 #" pc [6] $end
$var wire 1 $" pc [5] $end
$var wire 1 %" pc [4] $end
$var wire 1 &" pc [3] $end
$var wire 1 '" pc [2] $end
$var wire 1 (" pc [1] $end
$var wire 1 )" pc [0] $end
$var wire 1 *" next_pc [31] $end
$var wire 1 +" next_pc [30] $end
$var wire 1 ," next_pc [29] $end
$var wire 1 -" next_pc [28] $end
$var wire 1 ." next_pc [27] $end
$var wire 1 /" next_pc [26] $end
$var wire 1 0" next_pc [25] $end
$var wire 1 1" next_pc [24] $end
$var wire 1 2" next_pc [23] $end
$var wire 1 3" next_pc [22] $end
$var wire 1 4" next_pc [21] $end
$var wire 1 5" next_pc [20] $end
$var wire 1 6" next_pc [19] $end
$var wire 1 7" next_pc [18] $end
$var wire 1 8" next_pc [17] $end
$var wire 1 9" next_pc [16] $end
$var wire 1 :" next_pc [15] $end
$var wire 1 ;" next_pc [14] $end
$var wire 1 <" next_pc [13] $end
$var wire 1 =" next_pc [12] $end
$var wire 1 >" next_pc [11] $end
$var wire 1 ?" next_pc [10] $end
$var wire 1 @" next_pc [9] $end
$var wire 1 A" next_pc [8] $end
$var wire 1 B" next_pc [7] $end
$var wire 1 C" next_pc [6] $end
$var wire 1 D" next_pc [5] $end
$var wire 1 E" next_pc [4] $end
$var wire 1 F" next_pc [3] $end
$var wire 1 G" next_pc [2] $end
$var wire 1 H" next_pc [1] $end
$var wire 1 I" next_pc [0] $end
$var wire 1 J" we_reg $end
$var wire 1 K" we_mem $end
$var wire 1 L" alu_control [2] $end
$var wire 1 M" alu_control [1] $end
$var wire 1 N" alu_control [0] $end

$scope module pc_reg $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 *" next_pc [31] $end
$var wire 1 +" next_pc [30] $end
$var wire 1 ," next_pc [29] $end
$var wire 1 -" next_pc [28] $end
$var wire 1 ." next_pc [27] $end
$var wire 1 /" next_pc [26] $end
$var wire 1 0" next_pc [25] $end
$var wire 1 1" next_pc [24] $end
$var wire 1 2" next_pc [23] $end
$var wire 1 3" next_pc [22] $end
$var wire 1 4" next_pc [21] $end
$var wire 1 5" next_pc [20] $end
$var wire 1 6" next_pc [19] $end
$var wire 1 7" next_pc [18] $end
$var wire 1 8" next_pc [17] $end
$var wire 1 9" next_pc [16] $end
$var wire 1 :" next_pc [15] $end
$var wire 1 ;" next_pc [14] $end
$var wire 1 <" next_pc [13] $end
$var wire 1 =" next_pc [12] $end
$var wire 1 >" next_pc [11] $end
$var wire 1 ?" next_pc [10] $end
$var wire 1 @" next_pc [9] $end
$var wire 1 A" next_pc [8] $end
$var wire 1 B" next_pc [7] $end
$var wire 1 C" next_pc [6] $end
$var wire 1 D" next_pc [5] $end
$var wire 1 E" next_pc [4] $end
$var wire 1 F" next_pc [3] $end
$var wire 1 G" next_pc [2] $end
$var wire 1 H" next_pc [1] $end
$var wire 1 I" next_pc [0] $end
$var reg 32 O" pc [31:0] $end
$upscope $end

$scope module pmem $end
$var wire 1 h! addr [31] $end
$var wire 1 i! addr [30] $end
$var wire 1 j! addr [29] $end
$var wire 1 k! addr [28] $end
$var wire 1 l! addr [27] $end
$var wire 1 m! addr [26] $end
$var wire 1 n! addr [25] $end
$var wire 1 o! addr [24] $end
$var wire 1 p! addr [23] $end
$var wire 1 q! addr [22] $end
$var wire 1 r! addr [21] $end
$var wire 1 s! addr [20] $end
$var wire 1 t! addr [19] $end
$var wire 1 u! addr [18] $end
$var wire 1 v! addr [17] $end
$var wire 1 w! addr [16] $end
$var wire 1 x! addr [15] $end
$var wire 1 y! addr [14] $end
$var wire 1 z! addr [13] $end
$var wire 1 {! addr [12] $end
$var wire 1 |! addr [11] $end
$var wire 1 }! addr [10] $end
$var wire 1 ~! addr [9] $end
$var wire 1 !" addr [8] $end
$var wire 1 "" addr [7] $end
$var wire 1 #" addr [6] $end
$var wire 1 $" addr [5] $end
$var wire 1 %" addr [4] $end
$var wire 1 &" addr [3] $end
$var wire 1 '" addr [2] $end
$var wire 1 (" addr [1] $end
$var wire 1 )" addr [0] $end
$var wire 1 & instr [31] $end
$var wire 1 ' instr [30] $end
$var wire 1 ( instr [29] $end
$var wire 1 ) instr [28] $end
$var wire 1 * instr [27] $end
$var wire 1 + instr [26] $end
$var wire 1 , instr [25] $end
$var wire 1 - instr [24] $end
$var wire 1 . instr [23] $end
$var wire 1 / instr [22] $end
$var wire 1 0 instr [21] $end
$var wire 1 1 instr [20] $end
$var wire 1 2 instr [19] $end
$var wire 1 3 instr [18] $end
$var wire 1 4 instr [17] $end
$var wire 1 5 instr [16] $end
$var wire 1 6 instr [15] $end
$var wire 1 7 instr [14] $end
$var wire 1 8 instr [13] $end
$var wire 1 9 instr [12] $end
$var wire 1 : instr [11] $end
$var wire 1 ; instr [10] $end
$var wire 1 < instr [9] $end
$var wire 1 = instr [8] $end
$var wire 1 > instr [7] $end
$var wire 1 ? instr [6] $end
$var wire 1 @ instr [5] $end
$var wire 1 A instr [4] $end
$var wire 1 B instr [3] $end
$var wire 1 C instr [2] $end
$var wire 1 D instr [1] $end
$var wire 1 E instr [0] $end
$upscope $end

$scope module rf $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 J" we $end
$var wire 1 , ra1 [4] $end
$var wire 1 - ra1 [3] $end
$var wire 1 . ra1 [2] $end
$var wire 1 / ra1 [1] $end
$var wire 1 0 ra1 [0] $end
$var wire 1 1 ra2 [4] $end
$var wire 1 2 ra2 [3] $end
$var wire 1 3 ra2 [2] $end
$var wire 1 4 ra2 [1] $end
$var wire 1 5 ra2 [0] $end
$var wire 1 6 wa [4] $end
$var wire 1 7 wa [3] $end
$var wire 1 8 wa [2] $end
$var wire 1 9 wa [1] $end
$var wire 1 : wa [0] $end
$var wire 1 H! wd [31] $end
$var wire 1 I! wd [30] $end
$var wire 1 J! wd [29] $end
$var wire 1 K! wd [28] $end
$var wire 1 L! wd [27] $end
$var wire 1 M! wd [26] $end
$var wire 1 N! wd [25] $end
$var wire 1 O! wd [24] $end
$var wire 1 P! wd [23] $end
$var wire 1 Q! wd [22] $end
$var wire 1 R! wd [21] $end
$var wire 1 S! wd [20] $end
$var wire 1 T! wd [19] $end
$var wire 1 U! wd [18] $end
$var wire 1 V! wd [17] $end
$var wire 1 W! wd [16] $end
$var wire 1 X! wd [15] $end
$var wire 1 Y! wd [14] $end
$var wire 1 Z! wd [13] $end
$var wire 1 [! wd [12] $end
$var wire 1 \! wd [11] $end
$var wire 1 ]! wd [10] $end
$var wire 1 ^! wd [9] $end
$var wire 1 _! wd [8] $end
$var wire 1 `! wd [7] $end
$var wire 1 a! wd [6] $end
$var wire 1 b! wd [5] $end
$var wire 1 c! wd [4] $end
$var wire 1 d! wd [3] $end
$var wire 1 e! wd [2] $end
$var wire 1 f! wd [1] $end
$var wire 1 g! wd [0] $end
$var wire 1 F rd1 [31] $end
$var wire 1 G rd1 [30] $end
$var wire 1 H rd1 [29] $end
$var wire 1 I rd1 [28] $end
$var wire 1 J rd1 [27] $end
$var wire 1 K rd1 [26] $end
$var wire 1 L rd1 [25] $end
$var wire 1 M rd1 [24] $end
$var wire 1 N rd1 [23] $end
$var wire 1 O rd1 [22] $end
$var wire 1 P rd1 [21] $end
$var wire 1 Q rd1 [20] $end
$var wire 1 R rd1 [19] $end
$var wire 1 S rd1 [18] $end
$var wire 1 T rd1 [17] $end
$var wire 1 U rd1 [16] $end
$var wire 1 V rd1 [15] $end
$var wire 1 W rd1 [14] $end
$var wire 1 X rd1 [13] $end
$var wire 1 Y rd1 [12] $end
$var wire 1 Z rd1 [11] $end
$var wire 1 [ rd1 [10] $end
$var wire 1 \ rd1 [9] $end
$var wire 1 ] rd1 [8] $end
$var wire 1 ^ rd1 [7] $end
$var wire 1 _ rd1 [6] $end
$var wire 1 ` rd1 [5] $end
$var wire 1 a rd1 [4] $end
$var wire 1 b rd1 [3] $end
$var wire 1 c rd1 [2] $end
$var wire 1 d rd1 [1] $end
$var wire 1 e rd1 [0] $end
$var wire 1 f rd2 [31] $end
$var wire 1 g rd2 [30] $end
$var wire 1 h rd2 [29] $end
$var wire 1 i rd2 [28] $end
$var wire 1 j rd2 [27] $end
$var wire 1 k rd2 [26] $end
$var wire 1 l rd2 [25] $end
$var wire 1 m rd2 [24] $end
$var wire 1 n rd2 [23] $end
$var wire 1 o rd2 [22] $end
$var wire 1 p rd2 [21] $end
$var wire 1 q rd2 [20] $end
$var wire 1 r rd2 [19] $end
$var wire 1 s rd2 [18] $end
$var wire 1 t rd2 [17] $end
$var wire 1 u rd2 [16] $end
$var wire 1 v rd2 [15] $end
$var wire 1 w rd2 [14] $end
$var wire 1 x rd2 [13] $end
$var wire 1 y rd2 [12] $end
$var wire 1 z rd2 [11] $end
$var wire 1 { rd2 [10] $end
$var wire 1 | rd2 [9] $end
$var wire 1 } rd2 [8] $end
$var wire 1 ~ rd2 [7] $end
$var wire 1 !! rd2 [6] $end
$var wire 1 "! rd2 [5] $end
$var wire 1 #! rd2 [4] $end
$var wire 1 $! rd2 [3] $end
$var wire 1 %! rd2 [2] $end
$var wire 1 &! rd2 [1] $end
$var wire 1 '! rd2 [0] $end
$upscope $end

$scope module mem $end
$var wire 1 $ clk $end
$var wire 1 K" we $end
$var wire 1 (! addr [31] $end
$var wire 1 )! addr [30] $end
$var wire 1 *! addr [29] $end
$var wire 1 +! addr [28] $end
$var wire 1 ,! addr [27] $end
$var wire 1 -! addr [26] $end
$var wire 1 .! addr [25] $end
$var wire 1 /! addr [24] $end
$var wire 1 0! addr [23] $end
$var wire 1 1! addr [22] $end
$var wire 1 2! addr [21] $end
$var wire 1 3! addr [20] $end
$var wire 1 4! addr [19] $end
$var wire 1 5! addr [18] $end
$var wire 1 6! addr [17] $end
$var wire 1 7! addr [16] $end
$var wire 1 8! addr [15] $end
$var wire 1 9! addr [14] $end
$var wire 1 :! addr [13] $end
$var wire 1 ;! addr [12] $end
$var wire 1 <! addr [11] $end
$var wire 1 =! addr [10] $end
$var wire 1 >! addr [9] $end
$var wire 1 ?! addr [8] $end
$var wire 1 @! addr [7] $end
$var wire 1 A! addr [6] $end
$var wire 1 B! addr [5] $end
$var wire 1 C! addr [4] $end
$var wire 1 D! addr [3] $end
$var wire 1 E! addr [2] $end
$var wire 1 F! addr [1] $end
$var wire 1 G! addr [0] $end
$var wire 1 f wd [31] $end
$var wire 1 g wd [30] $end
$var wire 1 h wd [29] $end
$var wire 1 i wd [28] $end
$var wire 1 j wd [27] $end
$var wire 1 k wd [26] $end
$var wire 1 l wd [25] $end
$var wire 1 m wd [24] $end
$var wire 1 n wd [23] $end
$var wire 1 o wd [22] $end
$var wire 1 p wd [21] $end
$var wire 1 q wd [20] $end
$var wire 1 r wd [19] $end
$var wire 1 s wd [18] $end
$var wire 1 t wd [17] $end
$var wire 1 u wd [16] $end
$var wire 1 v wd [15] $end
$var wire 1 w wd [14] $end
$var wire 1 x wd [13] $end
$var wire 1 y wd [12] $end
$var wire 1 z wd [11] $end
$var wire 1 { wd [10] $end
$var wire 1 | wd [9] $end
$var wire 1 } wd [8] $end
$var wire 1 ~ wd [7] $end
$var wire 1 !! wd [6] $end
$var wire 1 "! wd [5] $end
$var wire 1 #! wd [4] $end
$var wire 1 $! wd [3] $end
$var wire 1 %! wd [2] $end
$var wire 1 &! wd [1] $end
$var wire 1 '! wd [0] $end
$var wire 1 H! rd [31] $end
$var wire 1 I! rd [30] $end
$var wire 1 J! rd [29] $end
$var wire 1 K! rd [28] $end
$var wire 1 L! rd [27] $end
$var wire 1 M! rd [26] $end
$var wire 1 N! rd [25] $end
$var wire 1 O! rd [24] $end
$var wire 1 P! rd [23] $end
$var wire 1 Q! rd [22] $end
$var wire 1 R! rd [21] $end
$var wire 1 S! rd [20] $end
$var wire 1 T! rd [19] $end
$var wire 1 U! rd [18] $end
$var wire 1 V! rd [17] $end
$var wire 1 W! rd [16] $end
$var wire 1 X! rd [15] $end
$var wire 1 Y! rd [14] $end
$var wire 1 Z! rd [13] $end
$var wire 1 [! rd [12] $end
$var wire 1 \! rd [11] $end
$var wire 1 ]! rd [10] $end
$var wire 1 ^! rd [9] $end
$var wire 1 _! rd [8] $end
$var wire 1 `! rd [7] $end
$var wire 1 a! rd [6] $end
$var wire 1 b! rd [5] $end
$var wire 1 c! rd [4] $end
$var wire 1 d! rd [3] $end
$var wire 1 e! rd [2] $end
$var wire 1 f! rd [1] $end
$var wire 1 g! rd [0] $end
$upscope $end

$scope module alu $end
$var wire 1 F a [31] $end
$var wire 1 G a [30] $end
$var wire 1 H a [29] $end
$var wire 1 I a [28] $end
$var wire 1 J a [27] $end
$var wire 1 K a [26] $end
$var wire 1 L a [25] $end
$var wire 1 M a [24] $end
$var wire 1 N a [23] $end
$var wire 1 O a [22] $end
$var wire 1 P a [21] $end
$var wire 1 Q a [20] $end
$var wire 1 R a [19] $end
$var wire 1 S a [18] $end
$var wire 1 T a [17] $end
$var wire 1 U a [16] $end
$var wire 1 V a [15] $end
$var wire 1 W a [14] $end
$var wire 1 X a [13] $end
$var wire 1 Y a [12] $end
$var wire 1 Z a [11] $end
$var wire 1 [ a [10] $end
$var wire 1 \ a [9] $end
$var wire 1 ] a [8] $end
$var wire 1 ^ a [7] $end
$var wire 1 _ a [6] $end
$var wire 1 ` a [5] $end
$var wire 1 a a [4] $end
$var wire 1 b a [3] $end
$var wire 1 c a [2] $end
$var wire 1 d a [1] $end
$var wire 1 e a [0] $end
$var wire 1 P" b [31] $end
$var wire 1 Q" b [30] $end
$var wire 1 R" b [29] $end
$var wire 1 S" b [28] $end
$var wire 1 T" b [27] $end
$var wire 1 U" b [26] $end
$var wire 1 V" b [25] $end
$var wire 1 W" b [24] $end
$var wire 1 X" b [23] $end
$var wire 1 Y" b [22] $end
$var wire 1 Z" b [21] $end
$var wire 1 [" b [20] $end
$var wire 1 \" b [19] $end
$var wire 1 ]" b [18] $end
$var wire 1 ^" b [17] $end
$var wire 1 _" b [16] $end
$var wire 1 6 b [15] $end
$var wire 1 7 b [14] $end
$var wire 1 8 b [13] $end
$var wire 1 9 b [12] $end
$var wire 1 : b [11] $end
$var wire 1 ; b [10] $end
$var wire 1 < b [9] $end
$var wire 1 = b [8] $end
$var wire 1 > b [7] $end
$var wire 1 ? b [6] $end
$var wire 1 @ b [5] $end
$var wire 1 A b [4] $end
$var wire 1 B b [3] $end
$var wire 1 C b [2] $end
$var wire 1 D b [1] $end
$var wire 1 E b [0] $end
$var wire 1 L" alu_control [2] $end
$var wire 1 M" alu_control [1] $end
$var wire 1 N" alu_control [0] $end
$var reg 32 `" result [31:0] $end
$upscope $end

$scope module cu $end
$var wire 1 & opcode [5] $end
$var wire 1 ' opcode [4] $end
$var wire 1 ( opcode [3] $end
$var wire 1 ) opcode [2] $end
$var wire 1 * opcode [1] $end
$var wire 1 + opcode [0] $end
$var reg 1 a" we_reg $end
$var reg 1 b" we_mem $end
$var reg 3 c" alu_control [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1#
b0 O"
b0 `"
0a"
0b"
b0 c"
b1010 !
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
1:
19
08
07
06
05
14
03
02
01
10
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
xg!
xf!
xe!
xd!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0I"
0H"
1G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0J"
0K"
0N"
0M"
0L"
1%
0$
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
$end
#5000
1"
1$
#10000
0"
0$
#15000
1"
1$
#20000
0"
0$
#25000
1"
1$
#30000
0"
0$
#35000
1"
1$
#40000
0"
0$
#45000
1"
1$
#50000
0"
0$
#55000
1"
1$
#60000
0"
0$
#65000
1"
1$
#70000
0"
0$
#75000
1"
1$
#80000
0"
0$
#85000
1"
1$
#90000
0"
0$
#95000
1"
1$
#100000
0#
0"
0%
0$
#105000
1"
1$
b100 O"
1'"
0G"
1F"
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
#110000
0"
0$
#115000
1"
1$
b1000 O"
0'"
1&"
1G"
#120000
0"
0$
#125000
1"
1$
b1100 O"
1'"
0G"
0F"
1E"
#130000
0"
0$
#135000
1"
1$
b10000 O"
0'"
0&"
1%"
1G"
#140000
0"
0$
#145000
1"
1$
b10100 O"
1'"
0G"
1F"
#150000
0"
0$
#155000
1"
1$
b11000 O"
0'"
1&"
1G"
#160000
0"
0$
#165000
1"
1$
b11100 O"
1'"
0G"
0F"
0E"
1D"
#170000
0"
0$
#175000
1"
1$
b100000 O"
0'"
0&"
0%"
1$"
1G"
#180000
0"
0$
#185000
1"
1$
b100100 O"
1'"
0G"
1F"
#190000
0"
0$
#195000
1"
1$
b101000 O"
0'"
1&"
1G"
#200000
0"
0$
#205000
1"
1$
b101100 O"
1'"
0G"
0F"
1E"
#210000
0"
0$
#215000
1"
1$
b110000 O"
0'"
0&"
1%"
1G"
#220000
0"
0$
#225000
1"
1$
b110100 O"
1'"
0G"
1F"
#230000
0"
0$
#235000
1"
1$
b111000 O"
0'"
1&"
1G"
#240000
0"
0$
#245000
1"
1$
b111100 O"
1'"
0G"
0F"
0E"
0D"
1C"
#250000
0"
0$
#255000
1"
1$
b1000000 O"
0'"
0&"
0%"
0$"
1#"
1G"
#260000
0"
0$
#265000
1"
1$
b1000100 O"
1'"
0G"
1F"
#270000
0"
0$
#275000
1"
1$
b1001000 O"
0'"
1&"
1G"
#280000
0"
0$
#285000
1"
1$
b1001100 O"
1'"
0G"
0F"
1E"
#290000
0"
0$
#295000
1"
1$
b1010000 O"
0'"
0&"
1%"
1G"
#300000
0"
0$
#305000
1"
1$
b1010100 O"
1'"
0G"
1F"
#310000
0"
0$
#315000
1"
1$
b1011000 O"
0'"
1&"
1G"
#320000
0"
0$
#325000
1"
1$
b1011100 O"
1'"
0G"
0F"
0E"
1D"
#330000
0"
0$
#335000
1"
1$
b1100000 O"
0'"
0&"
0%"
1$"
1G"
#340000
0"
0$
#345000
1"
1$
b1100100 O"
1'"
0G"
1F"
#350000
0"
0$
#355000
1"
1$
b1101000 O"
0'"
1&"
1G"
#360000
0"
0$
#365000
1"
1$
b1101100 O"
1'"
0G"
0F"
1E"
#370000
0"
0$
#375000
1"
1$
b1110000 O"
0'"
0&"
1%"
1G"
#380000
0"
0$
#385000
1"
1$
b1110100 O"
1'"
0G"
1F"
#390000
0"
0$
#395000
1"
1$
b1111000 O"
0'"
1&"
1G"
#400000
0"
0$
#405000
1"
1$
b1111100 O"
1'"
0G"
0F"
0E"
0D"
0C"
1B"
#410000
0"
0$
#415000
1"
1$
b10000000 O"
0'"
0&"
0%"
0$"
0#"
1""
1G"
#420000
0"
0$
#425000
1"
1$
b10000100 O"
1'"
0G"
1F"
#430000
0"
0$
#435000
1"
1$
b10001000 O"
0'"
1&"
1G"
#440000
0"
0$
#445000
1"
1$
b10001100 O"
1'"
0G"
0F"
1E"
#450000
0"
0$
#455000
1"
1$
b10010000 O"
0'"
0&"
1%"
1G"
#460000
0"
0$
#465000
1"
1$
b10010100 O"
1'"
0G"
1F"
#470000
0"
0$
#475000
1"
1$
b10011000 O"
0'"
1&"
1G"
#480000
0"
0$
#485000
1"
1$
b10011100 O"
1'"
0G"
0F"
0E"
1D"
#490000
0"
0$
#495000
1"
1$
b10100000 O"
0'"
0&"
0%"
1$"
1G"
#500000
0"
0$
#505000
1"
1$
b10100100 O"
1'"
0G"
1F"
#510000
0"
0$
#515000
1"
1$
b10101000 O"
0'"
1&"
1G"
#520000
0"
0$
#525000
1"
1$
b10101100 O"
1'"
0G"
0F"
1E"
#530000
0"
0$
#535000
1"
1$
b10110000 O"
0'"
0&"
1%"
1G"
#540000
0"
0$
#545000
1"
1$
b10110100 O"
1'"
0G"
1F"
#550000
0"
0$
#555000
1"
1$
b10111000 O"
0'"
1&"
1G"
#560000
0"
0$
#565000
1"
1$
b10111100 O"
1'"
0G"
0F"
0E"
0D"
1C"
#570000
0"
0$
#575000
1"
1$
b11000000 O"
0'"
0&"
0%"
0$"
1#"
1G"
#580000
0"
0$
#585000
1"
1$
b11000100 O"
1'"
0G"
1F"
#590000
0"
0$
#595000
1"
1$
b11001000 O"
0'"
1&"
1G"
#600000
0"
0$
#605000
1"
1$
b11001100 O"
1'"
0G"
0F"
1E"
#610000
0"
0$
#615000
1"
1$
b11010000 O"
0'"
0&"
1%"
1G"
#620000
0"
0$
#625000
1"
1$
b11010100 O"
1'"
0G"
1F"
#630000
0"
0$
#635000
1"
1$
b11011000 O"
0'"
1&"
1G"
#640000
0"
0$
#645000
1"
1$
b11011100 O"
1'"
0G"
0F"
0E"
1D"
#650000
0"
0$
#655000
1"
1$
b11100000 O"
0'"
0&"
0%"
1$"
1G"
#660000
0"
0$
#665000
1"
1$
b11100100 O"
1'"
0G"
1F"
#670000
0"
0$
#675000
1"
1$
b11101000 O"
0'"
1&"
1G"
#680000
0"
0$
#685000
1"
1$
b11101100 O"
1'"
0G"
0F"
1E"
#690000
0"
0$
#695000
1"
1$
b11110000 O"
0'"
0&"
1%"
1G"
#700000
0"
0$
#705000
1"
1$
b11110100 O"
1'"
0G"
1F"
#710000
0"
0$
#715000
1"
1$
b11111000 O"
0'"
1&"
1G"
#720000
0"
0$
#725000
1"
1$
b11111100 O"
1'"
0G"
0F"
0E"
0D"
0C"
0B"
1A"
#730000
0"
0$
#735000
1"
1$
b100000000 O"
0'"
0&"
0%"
0$"
0#"
0""
1!"
1G"
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
1:
19
08
07
06
05
14
03
02
01
10
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
#740000
0"
0$
#745000
1"
1$
b100000100 O"
1'"
0G"
1F"
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
#750000
0"
0$
#755000
1"
1$
b100001000 O"
0'"
1&"
1G"
#760000
0"
0$
#765000
1"
1$
b100001100 O"
1'"
0G"
0F"
1E"
#770000
0"
0$
#775000
1"
1$
b100010000 O"
0'"
0&"
1%"
1G"
#780000
0"
0$
#785000
1"
1$
b100010100 O"
1'"
0G"
1F"
#790000
0"
0$
#795000
1"
1$
b100011000 O"
0'"
1&"
1G"
#800000
0"
0$
#805000
1"
1$
b100011100 O"
1'"
0G"
0F"
0E"
1D"
#810000
0"
0$
#815000
1"
1$
b100100000 O"
0'"
0&"
0%"
1$"
1G"
#820000
0"
0$
#825000
1"
1$
b100100100 O"
1'"
0G"
1F"
#830000
0"
0$
#835000
1"
1$
b100101000 O"
0'"
1&"
1G"
#840000
0"
0$
#845000
1"
1$
b100101100 O"
1'"
0G"
0F"
1E"
#850000
0"
0$
#855000
1"
1$
b100110000 O"
0'"
0&"
1%"
1G"
#860000
0"
0$
#865000
1"
1$
b100110100 O"
1'"
0G"
1F"
#870000
0"
0$
#875000
1"
1$
b100111000 O"
0'"
1&"
1G"
#880000
0"
0$
#885000
1"
1$
b100111100 O"
1'"
0G"
0F"
0E"
0D"
1C"
#890000
0"
0$
#895000
1"
1$
b101000000 O"
0'"
0&"
0%"
0$"
1#"
1G"
#900000
0"
0$
#905000
1"
1$
b101000100 O"
1'"
0G"
1F"
#910000
0"
0$
#915000
1"
1$
b101001000 O"
0'"
1&"
1G"
#920000
0"
0$
#925000
1"
1$
b101001100 O"
1'"
0G"
0F"
1E"
#930000
0"
0$
#935000
1"
1$
b101010000 O"
0'"
0&"
1%"
1G"
#940000
0"
0$
#945000
1"
1$
b101010100 O"
1'"
0G"
1F"
#950000
0"
0$
#955000
1"
1$
b101011000 O"
0'"
1&"
1G"
#960000
0"
0$
#965000
1"
1$
b101011100 O"
1'"
0G"
0F"
0E"
1D"
#970000
0"
0$
#975000
1"
1$
b101100000 O"
0'"
0&"
0%"
1$"
1G"
#980000
0"
0$
#985000
1"
1$
b101100100 O"
1'"
0G"
1F"
#990000
0"
0$
#995000
1"
1$
b101101000 O"
0'"
1&"
1G"
#1000000
0"
0$
#1005000
1"
1$
b101101100 O"
1'"
0G"
0F"
1E"
#1010000
0"
0$
#1015000
1"
1$
b101110000 O"
0'"
0&"
1%"
1G"
#1020000
0"
0$
#1025000
1"
1$
b101110100 O"
1'"
0G"
1F"
#1030000
0"
0$
#1035000
1"
1$
b101111000 O"
0'"
1&"
1G"
#1040000
0"
0$
#1045000
1"
1$
b101111100 O"
1'"
0G"
0F"
0E"
0D"
0C"
1B"
#1050000
0"
0$
#1055000
1"
1$
b110000000 O"
0'"
0&"
0%"
0$"
0#"
1""
1G"
#1060000
0"
0$
#1065000
1"
1$
b110000100 O"
1'"
0G"
1F"
#1070000
0"
0$
#1075000
1"
1$
b110001000 O"
0'"
1&"
1G"
#1080000
0"
0$
#1085000
1"
1$
b110001100 O"
1'"
0G"
0F"
1E"
#1090000
0"
0$
#1095000
1"
1$
b110010000 O"
0'"
0&"
1%"
1G"
