{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639251031289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639251031289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 11 13:30:31 2021 " "Processing started: Sat Dec 11 13:30:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639251031289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639251031289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2s-quest -c i2s-quest " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2s-quest -c i2s-quest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639251031289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639251031738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639251031738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_input.v 1 1 " "Found 1 design units, including 1 entities, in source file data_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_input " "Found entity 1: data_input" {  } { { "data_input.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639251038952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639251038952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639251038954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639251038954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_lr.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_lr.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_LR " "Found entity 1: clk_div_LR" {  } { { "clk_div_LR.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_LR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639251038955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639251038955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_data.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_data " "Found entity 1: clk_div_data" {  } { { "clk_div_data.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639251038956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639251038956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_master.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_master " "Found entity 1: clk_div_master" {  } { { "clk_div_master.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639251038958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639251038958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file data_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_shift " "Found entity 1: data_shift" {  } { { "data_shift.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639251038959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639251038959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpi_interrupt_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file rpi_interrupt_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 rpi_interrupt_clk " "Found entity 1: rpi_interrupt_clk" {  } { { "rpi_interrupt_clk.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/rpi_interrupt_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639251038963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639251038963 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "rpi_interrupt_clk.v(12) " "Verilog HDL or VHDL warning at rpi_interrupt_clk.v(12): conditional expression evaluates to a constant" {  } { { "rpi_interrupt_clk.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/rpi_interrupt_clk.v" 12 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639251038964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639251039007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(22) " "Verilog HDL assignment warning at top.v(22): truncated value with size 32 to match size of target (4)" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639251039007 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top.v(25) " "Verilog HDL assignment warning at top.v(25): truncated value with size 32 to match size of target (16)" {  } { { "top.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639251039008 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_master clk_div_master:master_clk_div " "Elaborating entity \"clk_div_master\" for hierarchy \"clk_div_master:master_clk_div\"" {  } { { "top.v" "master_clk_div" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639251039015 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clk_div_master.v(12) " "Verilog HDL assignment warning at clk_div_master.v(12): truncated value with size 32 to match size of target (4)" {  } { { "clk_div_master.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_master.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639251039016 "|top|clk_div_master:master_clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_LR clk_div_LR:lr_clk_div " "Elaborating entity \"clk_div_LR\" for hierarchy \"clk_div_LR:lr_clk_div\"" {  } { { "top.v" "lr_clk_div" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639251039022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 clk_div_LR.v(12) " "Verilog HDL assignment warning at clk_div_LR.v(12): truncated value with size 32 to match size of target (7)" {  } { { "clk_div_LR.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_LR.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639251039023 "|top|clk_div_LR:lr_clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_data clk_div_data:data_clk_div " "Elaborating entity \"clk_div_data\" for hierarchy \"clk_div_data:data_clk_div\"" {  } { { "top.v" "data_clk_div" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639251039029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clk_div_data.v(12) " "Verilog HDL assignment warning at clk_div_data.v(12): truncated value with size 32 to match size of target (2)" {  } { { "clk_div_data.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/clk_div_data.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639251039030 "|top|clk_div_data:data_clk_div"}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 data_input_alternate.v(37) " "Verilog HDL Expression warning at data_input_alternate.v(37): truncated literal to match 4 bits" {  } { { "data_input_alternate.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input_alternate.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639251039049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "data_input_alternate.v 1 1 " "Using design file data_input_alternate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 data_input_alternate " "Found entity 1: data_input_alternate" {  } { { "data_input_alternate.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input_alternate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639251039050 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1639251039050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_input_alternate data_input_alternate:rpi_data " "Elaborating entity \"data_input_alternate\" for hierarchy \"data_input_alternate:rpi_data\"" {  } { { "top.v" "rpi_data" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639251039050 ""}
{ "Error" "EVRFX_VERI_MULTIEDGE_SIGNAL_IN_EVENT_CONTROL" "rpi_clk data_input_alternate.v(41) " "Verilog HDL Always Construct error at data_input_alternate.v(41): event control cannot test for both positive and negative edges of variable \"rpi_clk\"" {  } { { "data_input_alternate.v" "" { Text "C:/Users/g2boe/i2s-quest/verilog/data_input_alternate.v" 41 0 0 } }  } 0 10239 "Verilog HDL Always Construct error at %2!s!: event control cannot test for both positive and negative edges of variable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639251039051 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "data_input_alternate:rpi_data " "Can't elaborate user hierarchy \"data_input_alternate:rpi_data\"" {  } { { "top.v" "rpi_data" { Text "C:/Users/g2boe/i2s-quest/verilog/top.v" 30 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639251039051 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639251039121 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 11 13:30:39 2021 " "Processing ended: Sat Dec 11 13:30:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639251039121 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639251039121 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639251039121 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639251039121 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639251039758 ""}
