                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.5.0 #9253 (Apr  4 2022) (Linux)
                              4 ; This file was generated Mon Apr  4 14:15:25 2022
                              5 ;--------------------------------------------------------
                              6 	.module _divulong
                              7 	.optsdcc -mz80
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl __divulong
                             13 ;--------------------------------------------------------
                             14 ; special function registers
                             15 ;--------------------------------------------------------
                             16 ;--------------------------------------------------------
                             17 ; ram data
                             18 ;--------------------------------------------------------
                             19 	.area _DATA
                             20 ;--------------------------------------------------------
                             21 ; ram data
                             22 ;--------------------------------------------------------
                             23 	.area _INITIALIZED
                             24 ;--------------------------------------------------------
                             25 ; absolute external ram data
                             26 ;--------------------------------------------------------
                             27 	.area _DABS (ABS)
                             28 ;--------------------------------------------------------
                             29 ; global & static initialisations
                             30 ;--------------------------------------------------------
                             31 	.area _HOME
                             32 	.area _GSINIT
                             33 	.area _GSFINAL
                             34 	.area _GSINIT
                             35 ;--------------------------------------------------------
                             36 ; Home
                             37 ;--------------------------------------------------------
                             38 	.area _HOME
                             39 ;../_divulong.c:331: _divulong (unsigned long x, unsigned long y)
                             40 ;	---------------------------------
                             41 ; Function _divulong
                             42 ; ---------------------------------
   0000                      43 __divulong::
   0000 DD E5         [15]   44 	push	ix
   0002 DD 21 00 00   [14]   45 	ld	ix,#0
   0006 DD 39         [15]   46 	add	ix,sp
   0008 3B            [ 6]   47 	dec	sp
                             48 ;../_divulong.c:333: unsigned long reste = 0L;
   0009 01 00 00      [10]   49 	ld	bc,#0x0000
   000C 11 00 00      [10]   50 	ld	de,#0x0000
                             51 ;../_divulong.c:334: unsigned char count = 32;
   000F DD 36 FF 20   [19]   52 	ld	-1 (ix),#0x20
                             53 ;../_divulong.c:337: do
   0013                      54 00105$:
                             55 ;../_divulong.c:340: c = MSB_SET(x);
   0013 DD 7E 07      [19]   56 	ld	a,7 (ix)
   0016 CB 07         [ 8]   57 	rlc	a
   0018 E6 01         [ 7]   58 	and	a,#0x01
   001A 67            [ 4]   59 	ld	h,a
                             60 ;../_divulong.c:341: x <<= 1;
   001B F5            [11]   61 	push	af
   001C F1            [10]   62 	pop	af
   001D DD CB 04 26   [23]   63 	sla	4 (ix)
   0021 DD CB 05 16   [23]   64 	rl	5 (ix)
   0025 DD CB 06 16   [23]   65 	rl	6 (ix)
   0029 DD CB 07 16   [23]   66 	rl	7 (ix)
                             67 ;../_divulong.c:342: reste <<= 1;
   002D CB 20         [ 8]   68 	sla	b
   002F CB 11         [ 8]   69 	rl	c
   0031 CB 13         [ 8]   70 	rl	e
   0033 CB 12         [ 8]   71 	rl	d
                             72 ;../_divulong.c:343: if (c)
   0035 CB 44         [ 8]   73 	bit	0,h
   0037 28 02         [12]   74 	jr	Z,00102$
                             75 ;../_divulong.c:344: reste |= 1L;
   0039 CB C0         [ 8]   76 	set	0, b
   003B                      77 00102$:
                             78 ;../_divulong.c:346: if (reste >= y)
   003B 78            [ 4]   79 	ld	a,b
   003C DD 96 08      [19]   80 	sub	a, 8 (ix)
   003F 79            [ 4]   81 	ld	a,c
   0040 DD 9E 09      [19]   82 	sbc	a, 9 (ix)
   0043 7B            [ 4]   83 	ld	a,e
   0044 DD 9E 0A      [19]   84 	sbc	a, 10 (ix)
   0047 7A            [ 4]   85 	ld	a,d
   0048 DD 9E 0B      [19]   86 	sbc	a, 11 (ix)
   004B 38 18         [12]   87 	jr	C,00106$
                             88 ;../_divulong.c:348: reste -= y;
   004D 78            [ 4]   89 	ld	a,b
   004E DD 96 08      [19]   90 	sub	a, 8 (ix)
   0051 47            [ 4]   91 	ld	b,a
   0052 79            [ 4]   92 	ld	a,c
   0053 DD 9E 09      [19]   93 	sbc	a, 9 (ix)
   0056 4F            [ 4]   94 	ld	c,a
   0057 7B            [ 4]   95 	ld	a,e
   0058 DD 9E 0A      [19]   96 	sbc	a, 10 (ix)
   005B 5F            [ 4]   97 	ld	e,a
   005C 7A            [ 4]   98 	ld	a,d
   005D DD 9E 0B      [19]   99 	sbc	a, 11 (ix)
   0060 57            [ 4]  100 	ld	d,a
                            101 ;../_divulong.c:350: x |= 1L;
   0061 DD CB 04 C6   [23]  102 	set	0, 4 (ix)
   0065                     103 00106$:
                            104 ;../_divulong.c:353: while (--count);
   0065 DD 7E FF      [19]  105 	ld	a,-1 (ix)
   0068 C6 FF         [ 7]  106 	add	a,#0xFF
   006A DD 77 FF      [19]  107 	ld	-1 (ix),a
   006D B7            [ 4]  108 	or	a, a
   006E 20 A3         [12]  109 	jr	NZ,00105$
                            110 ;../_divulong.c:354: return x;
   0070 DD 6E 04      [19]  111 	ld	l,4 (ix)
   0073 DD 66 05      [19]  112 	ld	h,5 (ix)
   0076 DD 5E 06      [19]  113 	ld	e,6 (ix)
   0079 DD 56 07      [19]  114 	ld	d,7 (ix)
   007C 33            [ 6]  115 	inc	sp
   007D DD E1         [14]  116 	pop	ix
   007F C9            [10]  117 	ret
                            118 	.area _HOME
                            119 ;--------------------------------------------------------
                            120 ; code
                            121 ;--------------------------------------------------------
                            122 	.area _CODE
                            123 	.area _CODE
                            124 	.area _INITIALIZER
                            125 	.area _CABS (ABS)
