Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/soda/SoftWare/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto eafc7e74c6d34d969ec12676c6a062fd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'imm16' [/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/TopLevel.sv:131]
WARNING: [VRFC 10-3091] actual bit length 27 differs from formal bit length 26 for port 'imm26' [/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/TopLevel.sv:132]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/soda/cpu/pipline/mips50/mips50.srcs/sim_1/new/mips_tb.v" Line 1. Module mips_tb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/MultiplicationDivisionUnit.sv" Line 22. Module MultiplicationDivisionUnit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MultiplicationDivisionUnit...
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.NAdder
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.GeneralRegisters
Compiling module xil_defaultlib.ImmExt
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.CMPSrcMux
Compiling module xil_defaultlib.PCSrcMux
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUSrcMux
Compiling module xil_defaultlib.CMP_LessThan
Compiling module xil_defaultlib.MultiplicationDivisionUnit
Compiling module xil_defaultlib.DMSrcMux
Compiling module xil_defaultlib.EX_ALUResultSrcMux
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MemoryExt
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.regWriteMux
Compiling module xil_defaultlib.InstallCU
Compiling module xil_defaultlib.IF_ID_CU
Compiling module xil_defaultlib.ID_EX_CU
Compiling module xil_defaultlib.EX_MEM_CU
Compiling module xil_defaultlib.MEM_WB_CU
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
