--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml superior.twx superior.ncd -o superior.twr superior.pcf -ucf
pines.ucf

Design file:              superior.ncd
Physical constraint file: superior.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
entrada<0>     |segmentos<0>   |    7.404|
entrada<0>     |segmentos<1>   |    7.548|
entrada<0>     |segmentos<2>   |    7.632|
entrada<0>     |segmentos<3>   |    7.277|
entrada<0>     |segmentos<4>   |    7.374|
entrada<0>     |segmentos<5>   |    6.877|
entrada<0>     |segmentos<6>   |    7.214|
entrada<1>     |segmentos<0>   |    7.883|
entrada<1>     |segmentos<1>   |    8.684|
entrada<1>     |segmentos<2>   |    8.823|
entrada<1>     |segmentos<3>   |    8.533|
entrada<1>     |segmentos<4>   |    7.852|
entrada<1>     |segmentos<5>   |    8.078|
entrada<1>     |segmentos<6>   |    7.733|
entrada<2>     |segmentos<0>   |    7.845|
entrada<2>     |segmentos<1>   |    8.063|
entrada<2>     |segmentos<2>   |    8.311|
entrada<2>     |segmentos<3>   |    7.369|
entrada<2>     |segmentos<4>   |    8.000|
entrada<2>     |segmentos<5>   |    7.399|
entrada<2>     |segmentos<6>   |    7.630|
entrada<3>     |segmentos<0>   |    8.300|
entrada<3>     |segmentos<1>   |    8.244|
entrada<3>     |segmentos<2>   |    8.858|
entrada<3>     |segmentos<5>   |    7.611|
entrada<3>     |segmentos<6>   |    8.145|
entrada<3>     |signo          |    6.467|
---------------+---------------+---------+


Analysis completed Fri Jan 17 11:44:20 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 120 MB



