{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673534910624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673534910624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 12 22:48:30 2023 " "Processing started: Thu Jan 12 22:48:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673534910624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673534910624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rep_Lab_07 -c Rep_Lab_07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rep_Lab_07 -c Rep_Lab_07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673534910624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673534911380 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1673534911380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sib.v 1 1 " "Found 1 design units, including 1 entities, in source file sib.v" { { "Info" "ISGN_ENTITY_NAME" "1 sib " "Found entity 1: sib" {  } { { "sib.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/sib.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673534924955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673534924955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funtion_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file funtion_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 funtion_unit " "Found entity 1: funtion_unit" {  } { { "funtion_unit.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/funtion_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673534924958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673534924958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rep_lab_07.v 1 1 " "Found 1 design units, including 1 entities, in source file rep_lab_07.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rep_Lab_07 " "Found entity 1: Rep_Lab_07" {  } { { "Rep_Lab_07.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/Rep_Lab_07.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673534924965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673534924965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673534924968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673534924968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673534924970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673534924970 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog1.v " "Can't analyze file -- file Verilog1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1673534924978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673534924982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673534924982 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(22) " "Verilog HDL information at test.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1673534924984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673534924985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673534924985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minussib.v 1 1 " "Found 1 design units, including 1 entities, in source file minussib.v" { { "Info" "ISGN_ENTITY_NAME" "1 minussib " "Found entity 1: minussib" {  } { { "minussib.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/minussib.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673534924988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673534924988 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "status test.v(10) " "Verilog HDL Module Declaration error at test.v(10): top module port \"status\" is not found in the port list" {  } { { "test.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 10 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1673534924989 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Dataout test.v(11) " "Verilog HDL Module Declaration error at test.v(11): top module port \"Dataout\" is not found in the port list" {  } { { "test.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 11 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1673534924989 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "sibdataout test.v(12) " "Verilog HDL Module Declaration error at test.v(12): top module port \"sibdataout\" is not found in the port list" {  } { { "test.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 12 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1673534924989 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "sibTmp test.v(13) " "Verilog HDL Module Declaration error at test.v(13): top module port \"sibTmp\" is not found in the port list" {  } { { "test.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/test.v" 13 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1673534924990 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/output_files/Rep_Lab_07.map.smsg " "Generated suppressed messages file C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/output_files/Rep_Lab_07.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673534925022 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673534925083 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 12 22:48:45 2023 " "Processing ended: Thu Jan 12 22:48:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673534925083 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673534925083 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673534925083 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673534925083 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673534925742 ""}
