<stg><name>conv2D</name>


<trans_list>

<trans id="182" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="2" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="14" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %kernel_addr_1 = getelementptr [9 x i32]* %kernel, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kernel_addr_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %kernel_addr_2 = getelementptr [9 x i32]* %kernel, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="kernel_addr_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %kernel_addr_3 = getelementptr [9 x i32]* %kernel, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="kernel_addr_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %kernel_addr_4 = getelementptr [9 x i32]* %kernel, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="kernel_addr_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %kernel_addr_5 = getelementptr [9 x i32]* %kernel, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="kernel_addr_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %kernel_addr_6 = getelementptr [9 x i32]* %kernel, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="kernel_addr_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %kernel_addr_7 = getelementptr [9 x i32]* %kernel, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="kernel_addr_7"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %kernel_addr_8 = getelementptr [9 x i32]* %kernel, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="kernel_addr_8"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %input_r) nounwind, !map !11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %output_r) nounwind, !map !23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2D_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader5:0  %indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader5:1  %i = phi i2 [ 0, %0 ], [ %tmp_mid2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader5:2  %j = phi i2 [ 0, %0 ], [ %j_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:3  %i_1 = add i2 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:5  %exitcond_flatten = icmp eq i4 %indvar_flatten, -7

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:7  %indvar_flatten_next = add i4 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:8  br i1 %exitcond_flatten, label %1, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit.loopexit:0  %exitcond = icmp eq i2 %j, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit.loopexit:1  %j_mid2 = select i1 %exitcond, i2 0, i2 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit.loopexit:2  %tmp_mid2 = select i1 %exitcond, i2 %i_1, i2 %i

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit.loopexit:10  %i_1_mid1 = xor i2 %i, -2

]]></Node>
<StgValue><ssdm name="i_1_mid1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit.loopexit:11  %tmp_5_1_mid2 = select i1 %exitcond, i2 %i_1_mid1, i2 %i_1

]]></Node>
<StgValue><ssdm name="tmp_5_1_mid2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="2">
<![CDATA[
.loopexit.loopexit:16  %tmp_5_2_mid2_v_v = zext i2 %tmp_mid2 to i3

]]></Node>
<StgValue><ssdm name="tmp_5_2_mid2_v_v"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit.loopexit:17  %tmp_5_2_mid2_v = add i3 %tmp_5_2_mid2_v_v, 2

]]></Node>
<StgValue><ssdm name="tmp_5_2_mid2_v"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:79  %kernel_load_6 = load i32* %kernel_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:82  %kernel_load_7 = load i32* %kernel_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="3">
<![CDATA[
.loopexit.loopexit:18  %tmp_5_2_mid2_cast = zext i3 %tmp_5_2_mid2_v to i6

]]></Node>
<StgValue><ssdm name="tmp_5_2_mid2_cast"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.loopexit.loopexit:19  %tmp_8 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_5_2_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:20  %p_shl_cast = zext i5 %tmp_8 to i6

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit.loopexit:21  %tmp_s = add i6 %p_shl_cast, %tmp_5_2_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="2">
<![CDATA[
.loopexit.loopexit:25  %tmp_9_cast = zext i2 %j_mid2 to i6

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit.loopexit:32  %tmp_9 = add i6 %tmp_9_cast, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="6">
<![CDATA[
.loopexit.loopexit:33  %tmp_13_cast = zext i6 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.loopexit:34  %input_addr_6 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_13_cast

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:39  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit.loopexit:41  %j_1 = add i2 %j_mid2, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="2">
<![CDATA[
.loopexit.loopexit:42  %tmp_9_0_1_cast = zext i2 %j_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_9_0_1_cast"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit.loopexit:49  %tmp_13 = add i6 %tmp_9_0_1_cast, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="6">
<![CDATA[
.loopexit.loopexit:50  %tmp_17_cast = zext i6 %tmp_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.loopexit:51  %input_addr_7 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_17_cast

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:78  %input_load_6 = load i32* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:79  %kernel_load_6 = load i32* %kernel_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:81  %input_load_7 = load i32* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:82  %kernel_load_7 = load i32* %kernel_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:85  %kernel_load_8 = load i32* %kernel_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="2">
<![CDATA[
.loopexit.loopexit:3  %tmp_mid2_cast1 = zext i2 %tmp_mid2 to i6

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="2">
<![CDATA[
.loopexit.loopexit:4  %tmp_mid2_cast = zext i2 %tmp_mid2 to i5

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit.loopexit:5  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:6  %p_shl3_cast1 = zext i4 %tmp to i6

]]></Node>
<StgValue><ssdm name="p_shl3_cast1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:7  %p_shl3_cast = zext i4 %tmp to i5

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit.loopexit:8  %tmp_3 = add i6 %p_shl3_cast1, %tmp_mid2_cast1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit.loopexit:9  %tmp_5 = sub i5 %p_shl3_cast, %tmp_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="2">
<![CDATA[
.loopexit.loopexit:23  %j_cast = zext i2 %j_mid2 to i3

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="2">
<![CDATA[
.loopexit.loopexit:24  %tmp_9_cast8 = zext i2 %j_mid2 to i5

]]></Node>
<StgValue><ssdm name="tmp_9_cast8"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit.loopexit:26  %tmp_4 = add i6 %tmp_9_cast, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="6">
<![CDATA[
.loopexit.loopexit:27  %tmp_11_cast = zext i6 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.loopexit:28  %input_addr = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit.loopexit:35  %tmp_10 = add i5 %tmp_9_cast8, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:38  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:39  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:53  %kernel_load_1 = load i32* %kernel_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit.loopexit:55  %tmp_8_0_2 = add i3 %j_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_8_0_2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="3">
<![CDATA[
.loopexit.loopexit:56  %tmp_9_0_2_cast = zext i3 %tmp_8_0_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_9_0_2_cast"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit.loopexit:63  %tmp_16 = add i6 %tmp_9_0_2_cast, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="6">
<![CDATA[
.loopexit.loopexit:64  %tmp_20_cast = zext i6 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.loopexit:65  %input_addr_8 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_20_cast

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:67  %kernel_load_2 = load i32* %kernel_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:78  %input_load_6 = load i32* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:81  %input_load_7 = load i32* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:84  %input_load_8 = load i32* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:85  %kernel_load_8 = load i32* %kernel_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="2">
<![CDATA[
.loopexit.loopexit:12  %tmp_5_1_mid2_cast9 = zext i2 %tmp_5_1_mid2 to i6

]]></Node>
<StgValue><ssdm name="tmp_5_1_mid2_cast9"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit.loopexit:13  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_5_1_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:14  %p_shl1_cast = zext i4 %tmp_2 to i6

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit.loopexit:15  %tmp_7 = add i6 %p_shl1_cast, %tmp_5_1_mid2_cast9

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit.loopexit:29  %tmp_6 = add i6 %tmp_9_cast, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:38  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit.loopexit:43  %tmp_11 = add i6 %tmp_9_0_1_cast, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="6">
<![CDATA[
.loopexit.loopexit:44  %tmp_15_cast = zext i6 %tmp_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.loopexit:45  %input_addr_1 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_15_cast

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit.loopexit:46  %tmp_12 = add i6 %tmp_9_0_1_cast, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:52  %input_load_1 = load i32* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:53  %kernel_load_1 = load i32* %kernel_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit.loopexit:57  %tmp_14 = add i6 %tmp_9_0_2_cast, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="6">
<![CDATA[
.loopexit.loopexit:58  %tmp_18_cast = zext i6 %tmp_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.loopexit:59  %input_addr_2 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_18_cast

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit.loopexit:60  %tmp_15 = add i6 %tmp_9_0_2_cast, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:66  %input_load_2 = load i32* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:67  %kernel_load_2 = load i32* %kernel_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:70  %kernel_load_3 = load i32* %kernel_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:73  %kernel_load_4 = load i32* %kernel_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:80  %tmp_1_2 = mul nsw i32 %input_load_6, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:83  %tmp_1_2_1 = mul nsw i32 %input_load_7, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:84  %input_load_8 = load i32* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="6">
<![CDATA[
.loopexit.loopexit:30  %tmp_12_cast = zext i6 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.loopexit:31  %input_addr_3 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:40  %tmp_1 = mul nsw i32 %input_load, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="6">
<![CDATA[
.loopexit.loopexit:47  %tmp_16_cast = zext i6 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.loopexit:48  %input_addr_4 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:52  %input_load_1 = load i32* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:66  %input_load_2 = load i32* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:69  %input_load_3 = load i32* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:70  %kernel_load_3 = load i32* %kernel_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:72  %input_load_4 = load i32* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:73  %kernel_load_4 = load i32* %kernel_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:76  %kernel_load_5 = load i32* %kernel_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:80  %tmp_1_2 = mul nsw i32 %input_load_6, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:83  %tmp_1_2_1 = mul nsw i32 %input_load_7, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:86  %tmp_1_2_2 = mul nsw i32 %input_load_8, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="131" st_id="7" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:40  %tmp_1 = mul nsw i32 %input_load, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:54  %tmp_1_0_1 = mul nsw i32 %input_load_1, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="6">
<![CDATA[
.loopexit.loopexit:61  %tmp_19_cast = zext i6 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.loopexit:62  %input_addr_5 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_19_cast

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:68  %tmp_1_0_2 = mul nsw i32 %input_load_2, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:69  %input_load_3 = load i32* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:72  %input_load_4 = load i32* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:75  %input_load_5 = load i32* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4">
<![CDATA[
.loopexit.loopexit:76  %kernel_load_5 = load i32* %kernel_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:80  %tmp_1_2 = mul nsw i32 %input_load_6, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:83  %tmp_1_2_1 = mul nsw i32 %input_load_7, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:86  %tmp_1_2_2 = mul nsw i32 %input_load_8, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="143" st_id="8" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:40  %tmp_1 = mul nsw i32 %input_load, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:54  %tmp_1_0_1 = mul nsw i32 %input_load_1, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:68  %tmp_1_0_2 = mul nsw i32 %input_load_2, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:71  %tmp_1_1 = mul nsw i32 %input_load_3, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:74  %tmp_1_1_1 = mul nsw i32 %input_load_4, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:75  %input_load_5 = load i32* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:80  %tmp_1_2 = mul nsw i32 %input_load_6, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:83  %tmp_1_2_1 = mul nsw i32 %input_load_7, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:86  %tmp_1_2_2 = mul nsw i32 %input_load_8, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="152" st_id="9" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:40  %tmp_1 = mul nsw i32 %input_load, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:54  %tmp_1_0_1 = mul nsw i32 %input_load_1, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:68  %tmp_1_0_2 = mul nsw i32 %input_load_2, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:71  %tmp_1_1 = mul nsw i32 %input_load_3, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:74  %tmp_1_1_1 = mul nsw i32 %input_load_4, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:77  %tmp_1_1_2 = mul nsw i32 %input_load_5, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:86  %tmp_1_2_2 = mul nsw i32 %input_load_8, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="159" st_id="10" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:54  %tmp_1_0_1 = mul nsw i32 %input_load_1, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:68  %tmp_1_0_2 = mul nsw i32 %input_load_2, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:71  %tmp_1_1 = mul nsw i32 %input_load_3, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:74  %tmp_1_1_1 = mul nsw i32 %input_load_4, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:77  %tmp_1_1_2 = mul nsw i32 %input_load_5, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:91  %tmp7 = add i32 %tmp_1_2_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:92  %tmp6 = add i32 %tmp7, %tmp_1_2

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="166" st_id="11" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:71  %tmp_1_1 = mul nsw i32 %input_load_3, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:74  %tmp_1_1_1 = mul nsw i32 %input_load_4, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:77  %tmp_1_1_2 = mul nsw i32 %input_load_5, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:87  %tmp2 = add i32 %tmp_1, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="170" st_id="12" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:77  %tmp_1_1_2 = mul nsw i32 %input_load_5, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:88  %tmp3 = add i32 %tmp_1_0_2, %tmp_1_1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="172" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:90  %tmp5 = add i32 %tmp_1_1_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:93  %tmp4 = add i32 %tmp6, %tmp5

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit.loopexit:22  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="5">
<![CDATA[
.loopexit.loopexit:36  %tmp_14_cast = zext i5 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.loopexit:37  %output_addr = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:89  %tmp1 = add i32 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:94  %sum_2_2_2 = add nsw i32 %tmp4, %tmp1

]]></Node>
<StgValue><ssdm name="sum_2_2_2"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.loopexit.loopexit:95  store i32 %sum_2_2_2, i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:96  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="213" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="214" name="kernel" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="215" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="216" from="kernel" to="kernel_addr" fromId="214" toId="16">
</dataflow>
<dataflow id="218" from="StgValue_217" to="kernel_addr" fromId="217" toId="16">
</dataflow>
<dataflow id="219" from="StgValue_217" to="kernel_addr" fromId="217" toId="16">
</dataflow>
<dataflow id="220" from="kernel" to="kernel_addr_1" fromId="214" toId="17">
</dataflow>
<dataflow id="221" from="StgValue_217" to="kernel_addr_1" fromId="217" toId="17">
</dataflow>
<dataflow id="223" from="StgValue_222" to="kernel_addr_1" fromId="222" toId="17">
</dataflow>
<dataflow id="224" from="kernel" to="kernel_addr_2" fromId="214" toId="18">
</dataflow>
<dataflow id="225" from="StgValue_217" to="kernel_addr_2" fromId="217" toId="18">
</dataflow>
<dataflow id="227" from="StgValue_226" to="kernel_addr_2" fromId="226" toId="18">
</dataflow>
<dataflow id="228" from="kernel" to="kernel_addr_3" fromId="214" toId="19">
</dataflow>
<dataflow id="229" from="StgValue_217" to="kernel_addr_3" fromId="217" toId="19">
</dataflow>
<dataflow id="231" from="StgValue_230" to="kernel_addr_3" fromId="230" toId="19">
</dataflow>
<dataflow id="232" from="kernel" to="kernel_addr_4" fromId="214" toId="20">
</dataflow>
<dataflow id="233" from="StgValue_217" to="kernel_addr_4" fromId="217" toId="20">
</dataflow>
<dataflow id="235" from="StgValue_234" to="kernel_addr_4" fromId="234" toId="20">
</dataflow>
<dataflow id="236" from="kernel" to="kernel_addr_5" fromId="214" toId="21">
</dataflow>
<dataflow id="237" from="StgValue_217" to="kernel_addr_5" fromId="217" toId="21">
</dataflow>
<dataflow id="239" from="StgValue_238" to="kernel_addr_5" fromId="238" toId="21">
</dataflow>
<dataflow id="240" from="kernel" to="kernel_addr_6" fromId="214" toId="22">
</dataflow>
<dataflow id="241" from="StgValue_217" to="kernel_addr_6" fromId="217" toId="22">
</dataflow>
<dataflow id="243" from="StgValue_242" to="kernel_addr_6" fromId="242" toId="22">
</dataflow>
<dataflow id="244" from="kernel" to="kernel_addr_7" fromId="214" toId="23">
</dataflow>
<dataflow id="245" from="StgValue_217" to="kernel_addr_7" fromId="217" toId="23">
</dataflow>
<dataflow id="247" from="StgValue_246" to="kernel_addr_7" fromId="246" toId="23">
</dataflow>
<dataflow id="248" from="kernel" to="kernel_addr_8" fromId="214" toId="24">
</dataflow>
<dataflow id="249" from="StgValue_217" to="kernel_addr_8" fromId="217" toId="24">
</dataflow>
<dataflow id="251" from="StgValue_250" to="kernel_addr_8" fromId="250" toId="24">
</dataflow>
<dataflow id="253" from="_ssdm_op_SpecBitsMap" to="StgValue_25" fromId="252" toId="25">
</dataflow>
<dataflow id="254" from="input_r" to="StgValue_25" fromId="213" toId="25">
</dataflow>
<dataflow id="255" from="_ssdm_op_SpecBitsMap" to="StgValue_26" fromId="252" toId="26">
</dataflow>
<dataflow id="256" from="kernel" to="StgValue_26" fromId="214" toId="26">
</dataflow>
<dataflow id="257" from="_ssdm_op_SpecBitsMap" to="StgValue_27" fromId="252" toId="27">
</dataflow>
<dataflow id="258" from="output_r" to="StgValue_27" fromId="215" toId="27">
</dataflow>
<dataflow id="260" from="_ssdm_op_SpecTopModule" to="StgValue_28" fromId="259" toId="28">
</dataflow>
<dataflow id="262" from="conv2D_str" to="StgValue_28" fromId="261" toId="28">
</dataflow>
<dataflow id="264" from="StgValue_263" to="indvar_flatten" fromId="263" toId="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="265" from="StgValue_29" to="indvar_flatten" fromId="29" toId="30">
</dataflow>
<dataflow id="266" from="indvar_flatten_next" to="indvar_flatten" fromId="37" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="267" from="StgValue_180" to="indvar_flatten" fromId="180" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="269" from="StgValue_268" to="i" fromId="268" toId="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="270" from="StgValue_29" to="i" fromId="29" toId="31">
</dataflow>
<dataflow id="271" from="tmp_mid2" to="i" fromId="41" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="272" from="StgValue_180" to="i" fromId="180" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="273" from="StgValue_268" to="j" fromId="268" toId="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="274" from="StgValue_29" to="j" fromId="29" toId="32">
</dataflow>
<dataflow id="275" from="j_1" to="j" fromId="57" toId="32">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="276" from="StgValue_180" to="j" fromId="180" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="277" from="i" to="i_1" fromId="31" toId="33">
</dataflow>
<dataflow id="279" from="StgValue_278" to="i_1" fromId="278" toId="33">
</dataflow>
<dataflow id="281" from="_ssdm_op_SpecPipeline" to="StgValue_34" fromId="280" toId="34">
</dataflow>
<dataflow id="283" from="StgValue_282" to="StgValue_34" fromId="282" toId="34">
</dataflow>
<dataflow id="285" from="StgValue_284" to="StgValue_34" fromId="284" toId="34">
</dataflow>
<dataflow id="286" from="StgValue_284" to="StgValue_34" fromId="284" toId="34">
</dataflow>
<dataflow id="288" from="StgValue_287" to="StgValue_34" fromId="287" toId="34">
</dataflow>
<dataflow id="290" from="p_str" to="StgValue_34" fromId="289" toId="34">
</dataflow>
<dataflow id="291" from="indvar_flatten" to="exitcond_flatten" fromId="30" toId="35">
</dataflow>
<dataflow id="293" from="StgValue_292" to="exitcond_flatten" fromId="292" toId="35">
</dataflow>
<dataflow id="295" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="294" toId="36">
</dataflow>
<dataflow id="297" from="StgValue_296" to="empty" fromId="296" toId="36">
</dataflow>
<dataflow id="298" from="StgValue_296" to="empty" fromId="296" toId="36">
</dataflow>
<dataflow id="299" from="StgValue_296" to="empty" fromId="296" toId="36">
</dataflow>
<dataflow id="300" from="indvar_flatten" to="indvar_flatten_next" fromId="30" toId="37">
</dataflow>
<dataflow id="302" from="StgValue_301" to="indvar_flatten_next" fromId="301" toId="37">
</dataflow>
<dataflow id="303" from="exitcond_flatten" to="StgValue_38" fromId="35" toId="38">
</dataflow>
<dataflow id="304" from="j" to="exitcond" fromId="32" toId="39">
</dataflow>
<dataflow id="306" from="StgValue_305" to="exitcond" fromId="305" toId="39">
</dataflow>
<dataflow id="307" from="exitcond" to="j_mid2" fromId="39" toId="40">
</dataflow>
<dataflow id="308" from="StgValue_268" to="j_mid2" fromId="268" toId="40">
</dataflow>
<dataflow id="309" from="j" to="j_mid2" fromId="32" toId="40">
</dataflow>
<dataflow id="310" from="exitcond" to="tmp_mid2" fromId="39" toId="41">
</dataflow>
<dataflow id="311" from="i_1" to="tmp_mid2" fromId="33" toId="41">
</dataflow>
<dataflow id="312" from="i" to="tmp_mid2" fromId="31" toId="41">
</dataflow>
<dataflow id="313" from="i" to="i_1_mid1" fromId="31" toId="42">
</dataflow>
<dataflow id="315" from="StgValue_314" to="i_1_mid1" fromId="314" toId="42">
</dataflow>
<dataflow id="316" from="exitcond" to="tmp_5_1_mid2" fromId="39" toId="43">
</dataflow>
<dataflow id="317" from="i_1_mid1" to="tmp_5_1_mid2" fromId="42" toId="43">
</dataflow>
<dataflow id="318" from="i_1" to="tmp_5_1_mid2" fromId="33" toId="43">
</dataflow>
<dataflow id="319" from="tmp_mid2" to="tmp_5_2_mid2_v_v" fromId="41" toId="44">
</dataflow>
<dataflow id="320" from="tmp_5_2_mid2_v_v" to="tmp_5_2_mid2_v" fromId="44" toId="45">
</dataflow>
<dataflow id="322" from="StgValue_321" to="tmp_5_2_mid2_v" fromId="321" toId="45">
</dataflow>
<dataflow id="323" from="kernel_addr_6" to="kernel_load_6" fromId="22" toId="46">
</dataflow>
<dataflow id="324" from="kernel_addr_7" to="kernel_load_7" fromId="23" toId="47">
</dataflow>
<dataflow id="325" from="tmp_5_2_mid2_v" to="tmp_5_2_mid2_cast" fromId="45" toId="48">
</dataflow>
<dataflow id="327" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_8" fromId="326" toId="49">
</dataflow>
<dataflow id="328" from="tmp_5_2_mid2_v" to="tmp_8" fromId="45" toId="49">
</dataflow>
<dataflow id="329" from="StgValue_268" to="tmp_8" fromId="268" toId="49">
</dataflow>
<dataflow id="330" from="tmp_8" to="p_shl_cast" fromId="49" toId="50">
</dataflow>
<dataflow id="331" from="p_shl_cast" to="tmp_s" fromId="50" toId="51">
</dataflow>
<dataflow id="332" from="tmp_5_2_mid2_cast" to="tmp_s" fromId="48" toId="51">
</dataflow>
<dataflow id="333" from="j_mid2" to="tmp_9_cast" fromId="40" toId="52">
</dataflow>
<dataflow id="334" from="tmp_9_cast" to="tmp_9" fromId="52" toId="53">
</dataflow>
<dataflow id="335" from="tmp_s" to="tmp_9" fromId="51" toId="53">
</dataflow>
<dataflow id="336" from="tmp_9" to="tmp_13_cast" fromId="53" toId="54">
</dataflow>
<dataflow id="337" from="input_r" to="input_addr_6" fromId="213" toId="55">
</dataflow>
<dataflow id="338" from="StgValue_217" to="input_addr_6" fromId="217" toId="55">
</dataflow>
<dataflow id="339" from="tmp_13_cast" to="input_addr_6" fromId="54" toId="55">
</dataflow>
<dataflow id="340" from="kernel_addr" to="kernel_load" fromId="16" toId="56">
</dataflow>
<dataflow id="341" from="j_mid2" to="j_1" fromId="40" toId="57">
</dataflow>
<dataflow id="342" from="StgValue_278" to="j_1" fromId="278" toId="57">
</dataflow>
<dataflow id="343" from="j_1" to="tmp_9_0_1_cast" fromId="57" toId="58">
</dataflow>
<dataflow id="344" from="tmp_9_0_1_cast" to="tmp_13" fromId="58" toId="59">
</dataflow>
<dataflow id="345" from="tmp_s" to="tmp_13" fromId="51" toId="59">
</dataflow>
<dataflow id="346" from="tmp_13" to="tmp_17_cast" fromId="59" toId="60">
</dataflow>
<dataflow id="347" from="input_r" to="input_addr_7" fromId="213" toId="61">
</dataflow>
<dataflow id="348" from="StgValue_217" to="input_addr_7" fromId="217" toId="61">
</dataflow>
<dataflow id="349" from="tmp_17_cast" to="input_addr_7" fromId="60" toId="61">
</dataflow>
<dataflow id="350" from="input_addr_6" to="input_load_6" fromId="55" toId="62">
</dataflow>
<dataflow id="351" from="kernel_addr_6" to="kernel_load_6" fromId="22" toId="63">
</dataflow>
<dataflow id="352" from="input_addr_7" to="input_load_7" fromId="61" toId="64">
</dataflow>
<dataflow id="353" from="kernel_addr_7" to="kernel_load_7" fromId="23" toId="65">
</dataflow>
<dataflow id="354" from="kernel_addr_8" to="kernel_load_8" fromId="24" toId="66">
</dataflow>
<dataflow id="355" from="tmp_mid2" to="tmp_mid2_cast1" fromId="41" toId="67">
</dataflow>
<dataflow id="356" from="tmp_mid2" to="tmp_mid2_cast" fromId="41" toId="68">
</dataflow>
<dataflow id="358" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp" fromId="357" toId="69">
</dataflow>
<dataflow id="359" from="tmp_mid2" to="tmp" fromId="41" toId="69">
</dataflow>
<dataflow id="360" from="StgValue_268" to="tmp" fromId="268" toId="69">
</dataflow>
<dataflow id="361" from="tmp" to="p_shl3_cast1" fromId="69" toId="70">
</dataflow>
<dataflow id="362" from="tmp" to="p_shl3_cast" fromId="69" toId="71">
</dataflow>
<dataflow id="363" from="p_shl3_cast1" to="tmp_3" fromId="70" toId="72">
</dataflow>
<dataflow id="364" from="tmp_mid2_cast1" to="tmp_3" fromId="67" toId="72">
</dataflow>
<dataflow id="365" from="p_shl3_cast" to="tmp_5" fromId="71" toId="73">
</dataflow>
<dataflow id="366" from="tmp_mid2_cast" to="tmp_5" fromId="68" toId="73">
</dataflow>
<dataflow id="367" from="j_mid2" to="j_cast" fromId="40" toId="74">
</dataflow>
<dataflow id="368" from="j_mid2" to="tmp_9_cast8" fromId="40" toId="75">
</dataflow>
<dataflow id="369" from="tmp_9_cast" to="tmp_4" fromId="52" toId="76">
</dataflow>
<dataflow id="370" from="tmp_3" to="tmp_4" fromId="72" toId="76">
</dataflow>
<dataflow id="371" from="tmp_4" to="tmp_11_cast" fromId="76" toId="77">
</dataflow>
<dataflow id="372" from="input_r" to="input_addr" fromId="213" toId="78">
</dataflow>
<dataflow id="373" from="StgValue_217" to="input_addr" fromId="217" toId="78">
</dataflow>
<dataflow id="374" from="tmp_11_cast" to="input_addr" fromId="77" toId="78">
</dataflow>
<dataflow id="375" from="tmp_9_cast8" to="tmp_10" fromId="75" toId="79">
</dataflow>
<dataflow id="376" from="tmp_5" to="tmp_10" fromId="73" toId="79">
</dataflow>
<dataflow id="377" from="input_addr" to="input_load" fromId="78" toId="80">
</dataflow>
<dataflow id="378" from="kernel_addr" to="kernel_load" fromId="16" toId="81">
</dataflow>
<dataflow id="379" from="kernel_addr_1" to="kernel_load_1" fromId="17" toId="82">
</dataflow>
<dataflow id="380" from="j_cast" to="tmp_8_0_2" fromId="74" toId="83">
</dataflow>
<dataflow id="381" from="StgValue_321" to="tmp_8_0_2" fromId="321" toId="83">
</dataflow>
<dataflow id="382" from="tmp_8_0_2" to="tmp_9_0_2_cast" fromId="83" toId="84">
</dataflow>
<dataflow id="383" from="tmp_9_0_2_cast" to="tmp_16" fromId="84" toId="85">
</dataflow>
<dataflow id="384" from="tmp_s" to="tmp_16" fromId="51" toId="85">
</dataflow>
<dataflow id="385" from="tmp_16" to="tmp_20_cast" fromId="85" toId="86">
</dataflow>
<dataflow id="386" from="input_r" to="input_addr_8" fromId="213" toId="87">
</dataflow>
<dataflow id="387" from="StgValue_217" to="input_addr_8" fromId="217" toId="87">
</dataflow>
<dataflow id="388" from="tmp_20_cast" to="input_addr_8" fromId="86" toId="87">
</dataflow>
<dataflow id="389" from="kernel_addr_2" to="kernel_load_2" fromId="18" toId="88">
</dataflow>
<dataflow id="390" from="input_addr_6" to="input_load_6" fromId="55" toId="89">
</dataflow>
<dataflow id="391" from="input_addr_7" to="input_load_7" fromId="61" toId="90">
</dataflow>
<dataflow id="392" from="input_addr_8" to="input_load_8" fromId="87" toId="91">
</dataflow>
<dataflow id="393" from="kernel_addr_8" to="kernel_load_8" fromId="24" toId="92">
</dataflow>
<dataflow id="394" from="tmp_5_1_mid2" to="tmp_5_1_mid2_cast9" fromId="43" toId="93">
</dataflow>
<dataflow id="395" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_2" fromId="357" toId="94">
</dataflow>
<dataflow id="396" from="tmp_5_1_mid2" to="tmp_2" fromId="43" toId="94">
</dataflow>
<dataflow id="397" from="StgValue_268" to="tmp_2" fromId="268" toId="94">
</dataflow>
<dataflow id="398" from="tmp_2" to="p_shl1_cast" fromId="94" toId="95">
</dataflow>
<dataflow id="399" from="p_shl1_cast" to="tmp_7" fromId="95" toId="96">
</dataflow>
<dataflow id="400" from="tmp_5_1_mid2_cast9" to="tmp_7" fromId="93" toId="96">
</dataflow>
<dataflow id="401" from="tmp_9_cast" to="tmp_6" fromId="52" toId="97">
</dataflow>
<dataflow id="402" from="tmp_7" to="tmp_6" fromId="96" toId="97">
</dataflow>
<dataflow id="403" from="input_addr" to="input_load" fromId="78" toId="98">
</dataflow>
<dataflow id="404" from="tmp_9_0_1_cast" to="tmp_11" fromId="58" toId="99">
</dataflow>
<dataflow id="405" from="tmp_3" to="tmp_11" fromId="72" toId="99">
</dataflow>
<dataflow id="406" from="tmp_11" to="tmp_15_cast" fromId="99" toId="100">
</dataflow>
<dataflow id="407" from="input_r" to="input_addr_1" fromId="213" toId="101">
</dataflow>
<dataflow id="408" from="StgValue_217" to="input_addr_1" fromId="217" toId="101">
</dataflow>
<dataflow id="409" from="tmp_15_cast" to="input_addr_1" fromId="100" toId="101">
</dataflow>
<dataflow id="410" from="tmp_9_0_1_cast" to="tmp_12" fromId="58" toId="102">
</dataflow>
<dataflow id="411" from="tmp_7" to="tmp_12" fromId="96" toId="102">
</dataflow>
<dataflow id="412" from="input_addr_1" to="input_load_1" fromId="101" toId="103">
</dataflow>
<dataflow id="413" from="kernel_addr_1" to="kernel_load_1" fromId="17" toId="104">
</dataflow>
<dataflow id="414" from="tmp_9_0_2_cast" to="tmp_14" fromId="84" toId="105">
</dataflow>
<dataflow id="415" from="tmp_3" to="tmp_14" fromId="72" toId="105">
</dataflow>
<dataflow id="416" from="tmp_14" to="tmp_18_cast" fromId="105" toId="106">
</dataflow>
<dataflow id="417" from="input_r" to="input_addr_2" fromId="213" toId="107">
</dataflow>
<dataflow id="418" from="StgValue_217" to="input_addr_2" fromId="217" toId="107">
</dataflow>
<dataflow id="419" from="tmp_18_cast" to="input_addr_2" fromId="106" toId="107">
</dataflow>
<dataflow id="420" from="tmp_9_0_2_cast" to="tmp_15" fromId="84" toId="108">
</dataflow>
<dataflow id="421" from="tmp_7" to="tmp_15" fromId="96" toId="108">
</dataflow>
<dataflow id="422" from="input_addr_2" to="input_load_2" fromId="107" toId="109">
</dataflow>
<dataflow id="423" from="kernel_addr_2" to="kernel_load_2" fromId="18" toId="110">
</dataflow>
<dataflow id="424" from="kernel_addr_3" to="kernel_load_3" fromId="19" toId="111">
</dataflow>
<dataflow id="425" from="kernel_addr_4" to="kernel_load_4" fromId="20" toId="112">
</dataflow>
<dataflow id="426" from="input_load_6" to="tmp_1_2" fromId="89" toId="113">
</dataflow>
<dataflow id="427" from="kernel_load_6" to="tmp_1_2" fromId="63" toId="113">
</dataflow>
<dataflow id="428" from="input_load_7" to="tmp_1_2_1" fromId="90" toId="114">
</dataflow>
<dataflow id="429" from="kernel_load_7" to="tmp_1_2_1" fromId="65" toId="114">
</dataflow>
<dataflow id="430" from="input_addr_8" to="input_load_8" fromId="87" toId="115">
</dataflow>
<dataflow id="431" from="tmp_6" to="tmp_12_cast" fromId="97" toId="116">
</dataflow>
<dataflow id="432" from="input_r" to="input_addr_3" fromId="213" toId="117">
</dataflow>
<dataflow id="433" from="StgValue_217" to="input_addr_3" fromId="217" toId="117">
</dataflow>
<dataflow id="434" from="tmp_12_cast" to="input_addr_3" fromId="116" toId="117">
</dataflow>
<dataflow id="435" from="input_load" to="tmp_1" fromId="98" toId="118">
</dataflow>
<dataflow id="436" from="kernel_load" to="tmp_1" fromId="81" toId="118">
</dataflow>
<dataflow id="437" from="tmp_12" to="tmp_16_cast" fromId="102" toId="119">
</dataflow>
<dataflow id="438" from="input_r" to="input_addr_4" fromId="213" toId="120">
</dataflow>
<dataflow id="439" from="StgValue_217" to="input_addr_4" fromId="217" toId="120">
</dataflow>
<dataflow id="440" from="tmp_16_cast" to="input_addr_4" fromId="119" toId="120">
</dataflow>
<dataflow id="441" from="input_addr_1" to="input_load_1" fromId="101" toId="121">
</dataflow>
<dataflow id="442" from="input_addr_2" to="input_load_2" fromId="107" toId="122">
</dataflow>
<dataflow id="443" from="input_addr_3" to="input_load_3" fromId="117" toId="123">
</dataflow>
<dataflow id="444" from="kernel_addr_3" to="kernel_load_3" fromId="19" toId="124">
</dataflow>
<dataflow id="445" from="input_addr_4" to="input_load_4" fromId="120" toId="125">
</dataflow>
<dataflow id="446" from="kernel_addr_4" to="kernel_load_4" fromId="20" toId="126">
</dataflow>
<dataflow id="447" from="kernel_addr_5" to="kernel_load_5" fromId="21" toId="127">
</dataflow>
<dataflow id="448" from="input_load_6" to="tmp_1_2" fromId="89" toId="128">
</dataflow>
<dataflow id="449" from="kernel_load_6" to="tmp_1_2" fromId="63" toId="128">
</dataflow>
<dataflow id="450" from="input_load_7" to="tmp_1_2_1" fromId="90" toId="129">
</dataflow>
<dataflow id="451" from="kernel_load_7" to="tmp_1_2_1" fromId="65" toId="129">
</dataflow>
<dataflow id="452" from="input_load_8" to="tmp_1_2_2" fromId="115" toId="130">
</dataflow>
<dataflow id="453" from="kernel_load_8" to="tmp_1_2_2" fromId="92" toId="130">
</dataflow>
<dataflow id="454" from="input_load" to="tmp_1" fromId="98" toId="131">
</dataflow>
<dataflow id="455" from="kernel_load" to="tmp_1" fromId="81" toId="131">
</dataflow>
<dataflow id="456" from="input_load_1" to="tmp_1_0_1" fromId="121" toId="132">
</dataflow>
<dataflow id="457" from="kernel_load_1" to="tmp_1_0_1" fromId="104" toId="132">
</dataflow>
<dataflow id="458" from="tmp_15" to="tmp_19_cast" fromId="108" toId="133">
</dataflow>
<dataflow id="459" from="input_r" to="input_addr_5" fromId="213" toId="134">
</dataflow>
<dataflow id="460" from="StgValue_217" to="input_addr_5" fromId="217" toId="134">
</dataflow>
<dataflow id="461" from="tmp_19_cast" to="input_addr_5" fromId="133" toId="134">
</dataflow>
<dataflow id="462" from="input_load_2" to="tmp_1_0_2" fromId="122" toId="135">
</dataflow>
<dataflow id="463" from="kernel_load_2" to="tmp_1_0_2" fromId="110" toId="135">
</dataflow>
<dataflow id="464" from="input_addr_3" to="input_load_3" fromId="117" toId="136">
</dataflow>
<dataflow id="465" from="input_addr_4" to="input_load_4" fromId="120" toId="137">
</dataflow>
<dataflow id="466" from="input_addr_5" to="input_load_5" fromId="134" toId="138">
</dataflow>
<dataflow id="467" from="kernel_addr_5" to="kernel_load_5" fromId="21" toId="139">
</dataflow>
<dataflow id="468" from="input_load_6" to="tmp_1_2" fromId="89" toId="140">
</dataflow>
<dataflow id="469" from="kernel_load_6" to="tmp_1_2" fromId="63" toId="140">
</dataflow>
<dataflow id="470" from="input_load_7" to="tmp_1_2_1" fromId="90" toId="141">
</dataflow>
<dataflow id="471" from="kernel_load_7" to="tmp_1_2_1" fromId="65" toId="141">
</dataflow>
<dataflow id="472" from="input_load_8" to="tmp_1_2_2" fromId="115" toId="142">
</dataflow>
<dataflow id="473" from="kernel_load_8" to="tmp_1_2_2" fromId="92" toId="142">
</dataflow>
<dataflow id="474" from="input_load" to="tmp_1" fromId="98" toId="143">
</dataflow>
<dataflow id="475" from="kernel_load" to="tmp_1" fromId="81" toId="143">
</dataflow>
<dataflow id="476" from="input_load_1" to="tmp_1_0_1" fromId="121" toId="144">
</dataflow>
<dataflow id="477" from="kernel_load_1" to="tmp_1_0_1" fromId="104" toId="144">
</dataflow>
<dataflow id="478" from="input_load_2" to="tmp_1_0_2" fromId="122" toId="145">
</dataflow>
<dataflow id="479" from="kernel_load_2" to="tmp_1_0_2" fromId="110" toId="145">
</dataflow>
<dataflow id="480" from="input_load_3" to="tmp_1_1" fromId="136" toId="146">
</dataflow>
<dataflow id="481" from="kernel_load_3" to="tmp_1_1" fromId="124" toId="146">
</dataflow>
<dataflow id="482" from="input_load_4" to="tmp_1_1_1" fromId="137" toId="147">
</dataflow>
<dataflow id="483" from="kernel_load_4" to="tmp_1_1_1" fromId="126" toId="147">
</dataflow>
<dataflow id="484" from="input_addr_5" to="input_load_5" fromId="134" toId="148">
</dataflow>
<dataflow id="485" from="input_load_6" to="tmp_1_2" fromId="89" toId="149">
</dataflow>
<dataflow id="486" from="kernel_load_6" to="tmp_1_2" fromId="63" toId="149">
</dataflow>
<dataflow id="487" from="input_load_7" to="tmp_1_2_1" fromId="90" toId="150">
</dataflow>
<dataflow id="488" from="kernel_load_7" to="tmp_1_2_1" fromId="65" toId="150">
</dataflow>
<dataflow id="489" from="input_load_8" to="tmp_1_2_2" fromId="115" toId="151">
</dataflow>
<dataflow id="490" from="kernel_load_8" to="tmp_1_2_2" fromId="92" toId="151">
</dataflow>
<dataflow id="491" from="input_load" to="tmp_1" fromId="98" toId="152">
</dataflow>
<dataflow id="492" from="kernel_load" to="tmp_1" fromId="81" toId="152">
</dataflow>
<dataflow id="493" from="input_load_1" to="tmp_1_0_1" fromId="121" toId="153">
</dataflow>
<dataflow id="494" from="kernel_load_1" to="tmp_1_0_1" fromId="104" toId="153">
</dataflow>
<dataflow id="495" from="input_load_2" to="tmp_1_0_2" fromId="122" toId="154">
</dataflow>
<dataflow id="496" from="kernel_load_2" to="tmp_1_0_2" fromId="110" toId="154">
</dataflow>
<dataflow id="497" from="input_load_3" to="tmp_1_1" fromId="136" toId="155">
</dataflow>
<dataflow id="498" from="kernel_load_3" to="tmp_1_1" fromId="124" toId="155">
</dataflow>
<dataflow id="499" from="input_load_4" to="tmp_1_1_1" fromId="137" toId="156">
</dataflow>
<dataflow id="500" from="kernel_load_4" to="tmp_1_1_1" fromId="126" toId="156">
</dataflow>
<dataflow id="501" from="input_load_5" to="tmp_1_1_2" fromId="148" toId="157">
</dataflow>
<dataflow id="502" from="kernel_load_5" to="tmp_1_1_2" fromId="139" toId="157">
</dataflow>
<dataflow id="503" from="input_load_8" to="tmp_1_2_2" fromId="115" toId="158">
</dataflow>
<dataflow id="504" from="kernel_load_8" to="tmp_1_2_2" fromId="92" toId="158">
</dataflow>
<dataflow id="505" from="input_load_1" to="tmp_1_0_1" fromId="121" toId="159">
</dataflow>
<dataflow id="506" from="kernel_load_1" to="tmp_1_0_1" fromId="104" toId="159">
</dataflow>
<dataflow id="507" from="input_load_2" to="tmp_1_0_2" fromId="122" toId="160">
</dataflow>
<dataflow id="508" from="kernel_load_2" to="tmp_1_0_2" fromId="110" toId="160">
</dataflow>
<dataflow id="509" from="input_load_3" to="tmp_1_1" fromId="136" toId="161">
</dataflow>
<dataflow id="510" from="kernel_load_3" to="tmp_1_1" fromId="124" toId="161">
</dataflow>
<dataflow id="511" from="input_load_4" to="tmp_1_1_1" fromId="137" toId="162">
</dataflow>
<dataflow id="512" from="kernel_load_4" to="tmp_1_1_1" fromId="126" toId="162">
</dataflow>
<dataflow id="513" from="input_load_5" to="tmp_1_1_2" fromId="148" toId="163">
</dataflow>
<dataflow id="514" from="kernel_load_5" to="tmp_1_1_2" fromId="139" toId="163">
</dataflow>
<dataflow id="515" from="tmp_1_2_1" to="tmp7" fromId="150" toId="164">
</dataflow>
<dataflow id="516" from="tmp_1_2_2" to="tmp7" fromId="158" toId="164">
</dataflow>
<dataflow id="517" from="tmp7" to="tmp6" fromId="164" toId="165">
</dataflow>
<dataflow id="518" from="tmp_1_2" to="tmp6" fromId="149" toId="165">
</dataflow>
<dataflow id="519" from="input_load_3" to="tmp_1_1" fromId="136" toId="166">
</dataflow>
<dataflow id="520" from="kernel_load_3" to="tmp_1_1" fromId="124" toId="166">
</dataflow>
<dataflow id="521" from="input_load_4" to="tmp_1_1_1" fromId="137" toId="167">
</dataflow>
<dataflow id="522" from="kernel_load_4" to="tmp_1_1_1" fromId="126" toId="167">
</dataflow>
<dataflow id="523" from="input_load_5" to="tmp_1_1_2" fromId="148" toId="168">
</dataflow>
<dataflow id="524" from="kernel_load_5" to="tmp_1_1_2" fromId="139" toId="168">
</dataflow>
<dataflow id="525" from="tmp_1" to="tmp2" fromId="152" toId="169">
</dataflow>
<dataflow id="526" from="tmp_1_0_1" to="tmp2" fromId="159" toId="169">
</dataflow>
<dataflow id="527" from="input_load_5" to="tmp_1_1_2" fromId="148" toId="170">
</dataflow>
<dataflow id="528" from="kernel_load_5" to="tmp_1_1_2" fromId="139" toId="170">
</dataflow>
<dataflow id="529" from="tmp_1_0_2" to="tmp3" fromId="160" toId="171">
</dataflow>
<dataflow id="530" from="tmp_1_1" to="tmp3" fromId="166" toId="171">
</dataflow>
<dataflow id="531" from="tmp_1_1_1" to="tmp5" fromId="167" toId="172">
</dataflow>
<dataflow id="532" from="tmp_1_1_2" to="tmp5" fromId="170" toId="172">
</dataflow>
<dataflow id="533" from="tmp6" to="tmp4" fromId="165" toId="173">
</dataflow>
<dataflow id="534" from="tmp5" to="tmp4" fromId="172" toId="173">
</dataflow>
<dataflow id="535" from="_ssdm_op_SpecPipeline" to="StgValue_174" fromId="280" toId="174">
</dataflow>
<dataflow id="536" from="StgValue_282" to="StgValue_174" fromId="282" toId="174">
</dataflow>
<dataflow id="537" from="StgValue_284" to="StgValue_174" fromId="284" toId="174">
</dataflow>
<dataflow id="538" from="StgValue_284" to="StgValue_174" fromId="284" toId="174">
</dataflow>
<dataflow id="539" from="StgValue_287" to="StgValue_174" fromId="287" toId="174">
</dataflow>
<dataflow id="540" from="p_str" to="StgValue_174" fromId="289" toId="174">
</dataflow>
<dataflow id="541" from="tmp_10" to="tmp_14_cast" fromId="79" toId="175">
</dataflow>
<dataflow id="542" from="output_r" to="output_addr" fromId="215" toId="176">
</dataflow>
<dataflow id="543" from="StgValue_217" to="output_addr" fromId="217" toId="176">
</dataflow>
<dataflow id="544" from="tmp_14_cast" to="output_addr" fromId="175" toId="176">
</dataflow>
<dataflow id="545" from="tmp3" to="tmp1" fromId="171" toId="177">
</dataflow>
<dataflow id="546" from="tmp2" to="tmp1" fromId="169" toId="177">
</dataflow>
<dataflow id="547" from="tmp4" to="sum_2_2_2" fromId="173" toId="178">
</dataflow>
<dataflow id="548" from="tmp1" to="sum_2_2_2" fromId="177" toId="178">
</dataflow>
<dataflow id="549" from="sum_2_2_2" to="StgValue_179" fromId="178" toId="179">
</dataflow>
<dataflow id="550" from="output_addr" to="StgValue_179" fromId="176" toId="179">
</dataflow>
<dataflow id="551" from="exitcond_flatten" to="StgValue_2" fromId="35" toId="2">
</dataflow>
<dataflow id="552" from="exitcond_flatten" to="StgValue_3" fromId="35" toId="3">
</dataflow>
<dataflow id="553" from="exitcond_flatten" to="StgValue_4" fromId="35" toId="4">
</dataflow>
<dataflow id="554" from="exitcond_flatten" to="StgValue_5" fromId="35" toId="5">
</dataflow>
<dataflow id="555" from="exitcond_flatten" to="StgValue_6" fromId="35" toId="6">
</dataflow>
<dataflow id="556" from="exitcond_flatten" to="StgValue_7" fromId="35" toId="7">
</dataflow>
<dataflow id="557" from="exitcond_flatten" to="StgValue_8" fromId="35" toId="8">
</dataflow>
<dataflow id="558" from="exitcond_flatten" to="StgValue_9" fromId="35" toId="9">
</dataflow>
<dataflow id="559" from="exitcond_flatten" to="StgValue_10" fromId="35" toId="10">
</dataflow>
<dataflow id="560" from="exitcond_flatten" to="StgValue_11" fromId="35" toId="11">
</dataflow>
<dataflow id="561" from="exitcond_flatten" to="StgValue_12" fromId="35" toId="12">
</dataflow>
<dataflow id="562" from="exitcond_flatten" to="StgValue_13" fromId="35" toId="13">
</dataflow>
<dataflow id="563" from="exitcond_flatten" to="StgValue_14" fromId="35" toId="14">
</dataflow>
</dataflows>


</stg>
