
---------- Begin Simulation Statistics ----------
final_tick                                58128555500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192170                       # Simulator instruction rate (inst/s)
host_mem_usage                                4491040                       # Number of bytes of host memory used
host_op_rate                                   339982                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   102.96                       # Real time elapsed on the host
host_tick_rate                              564590289                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19785265                       # Number of instructions simulated
sim_ops                                      35003552                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058129                       # Number of seconds simulated
sim_ticks                                 58128555500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              285                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    285                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    9785264                       # Number of instructions committed
system.cpu0.committedOps                     20494184                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.880824                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5545536                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2405847                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        34269                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1459823                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          535                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       76551158                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.084169                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5210373                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          619                       # TLB misses on write requests
system.cpu0.numCycles                       116257002                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             672900      3.28%      3.28% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               15934125     77.75%     81.03% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2257      0.01%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 158210      0.77%     81.82% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24484      0.12%     81.94% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.94% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24278      0.12%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 84475      0.41%     82.48% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6708      0.03%     82.51% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 92930      0.45%     82.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                87402      0.43%     83.39% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.39% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.39% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6014      0.03%     83.42% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.42% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.42% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.42% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1639      0.01%     83.43% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.43% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.43% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8077      0.04%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.47% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1851618      9.03%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1334108      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           152573      0.74%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50208      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20494184                       # Class of committed instruction
system.cpu0.tickCycles                       39705844                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               87                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     87                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000001                       # Number of instructions committed
system.cpu1.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.625710                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1920442                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1871000                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       365556                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        28461                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       96287144                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086016                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2313328                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          269                       # TLB misses on write requests
system.cpu1.numCycles                       116257111                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14509368                       # Class of committed instruction
system.cpu1.tickCycles                       19969967                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1324536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2650116                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2408515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11977                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4817096                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11977                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             386520                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       948510                       # Transaction distribution
system.membus.trans_dist::CleanEvict           376026                       # Transaction distribution
system.membus.trans_dist::ReadExReq            939059                       # Transaction distribution
system.membus.trans_dist::ReadExResp           939059                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        386521                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3975695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3975695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3975695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    145541696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    145541696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               145541696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1325580                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1325580    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1325580                       # Request fanout histogram
system.membus.reqLayer4.occupancy          6859165500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              11.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6996865250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4112224                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4112224                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4112224                       # number of overall hits
system.cpu0.icache.overall_hits::total        4112224                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1097991                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1097991                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1097991                       # number of overall misses
system.cpu0.icache.overall_misses::total      1097991                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  37416844000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  37416844000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  37416844000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  37416844000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5210215                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5210215                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5210215                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5210215                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.210738                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.210738                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.210738                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.210738                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 34077.550727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 34077.550727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 34077.550727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 34077.550727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1097974                       # number of writebacks
system.cpu0.icache.writebacks::total          1097974                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1097991                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1097991                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1097991                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1097991                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  36318854000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  36318854000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  36318854000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  36318854000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.210738                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.210738                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.210738                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.210738                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 33077.551637                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 33077.551637                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 33077.551637                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 33077.551637                       # average overall mshr miss latency
system.cpu0.icache.replacements               1097974                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4112224                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4112224                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1097991                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1097991                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  37416844000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  37416844000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5210215                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5210215                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.210738                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.210738                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 34077.550727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 34077.550727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1097991                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1097991                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  36318854000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  36318854000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.210738                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.210738                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 33077.551637                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 33077.551637                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999765                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5210214                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1097990                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.745229                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999765                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         42779710                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        42779710                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3249303                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3249303                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3250283                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3250283                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       454489                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        454489                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       455563                       # number of overall misses
system.cpu0.dcache.overall_misses::total       455563                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  18004279500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18004279500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  18004279500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18004279500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3703792                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3703792                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3705846                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3705846                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.122709                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.122709                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122931                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122931                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 39614.335000                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39614.335000                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 39520.943316                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39520.943316                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           35                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       170334                       # number of writebacks
system.cpu0.dcache.writebacks::total           170334                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        75619                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        75619                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        75619                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        75619                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       378870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       378870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       379908                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       379908                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  14612314000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14612314000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  14694168500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14694168500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.102292                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.102292                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102516                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102516                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 38568.147386                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38568.147386                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 38678.228676                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38678.228676                       # average overall mshr miss latency
system.cpu0.dcache.replacements                379892                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2025971                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2025971                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       292543                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       292543                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  11973826000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11973826000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2318514                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2318514                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.126177                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.126177                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 40930.140185                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40930.140185                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12827                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12827                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       279716                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       279716                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  11062232500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11062232500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.120645                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.120645                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 39548.086273                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39548.086273                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1223332                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1223332                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       161946                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       161946                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   6030453500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6030453500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1385278                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1385278                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116905                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116905                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37237.434083                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37237.434083                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        62792                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        62792                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        99154                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        99154                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3550081500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3550081500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071577                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071577                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35803.714424                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35803.714424                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          980                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          980                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1074                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1074                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.522882                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.522882                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     81854500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     81854500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 78857.899807                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 78857.899807                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999780                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3630191                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           379908                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.555448                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999780                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30026676                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30026676                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2302159                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2302159                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2302159                       # number of overall hits
system.cpu1.icache.overall_hits::total        2302159                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11102                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11102                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11102                       # number of overall misses
system.cpu1.icache.overall_misses::total        11102                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    274482000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    274482000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    274482000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    274482000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2313261                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2313261                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2313261                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2313261                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004799                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004799                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004799                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004799                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24723.653396                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24723.653396                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24723.653396                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24723.653396                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11086                       # number of writebacks
system.cpu1.icache.writebacks::total            11086                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11102                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11102                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    263380000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    263380000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    263380000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    263380000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004799                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004799                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004799                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004799                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23723.653396                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23723.653396                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23723.653396                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23723.653396                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11086                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2302159                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2302159                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11102                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11102                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    274482000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    274482000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2313261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2313261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004799                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004799                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24723.653396                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24723.653396                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    263380000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    263380000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004799                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004799                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23723.653396                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23723.653396                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999754                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2313261                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11102                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           208.364349                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999754                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18517190                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18517190                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7320134                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7320134                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7320134                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7320134                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1465705                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1465705                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1465705                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1465705                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  99952813000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  99952813000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  99952813000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  99952813000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8785839                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8785839                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8785839                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8785839                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166826                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166826                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166826                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166826                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68194.359029                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68194.359029                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68194.359029                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68194.359029                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       913217                       # number of writebacks
system.cpu1.dcache.writebacks::total           913217                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       546125                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       546125                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       546125                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       546125                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       919580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       919580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       919580                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       919580                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  79012964000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  79012964000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  79012964000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  79012964000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85922.882185                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85922.882185                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85922.882185                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85922.882185                       # average overall mshr miss latency
system.cpu1.dcache.replacements                919563                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1495634                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1495634                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9373                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9373                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    330217000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    330217000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1505007                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1505007                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006228                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006228                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35230.662541                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35230.662541                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    307205500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    307205500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 33982.909292                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33982.909292                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5824500                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5824500                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1456332                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1456332                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  99622596000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  99622596000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200023                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200023                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68406.514449                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68406.514449                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545792                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545792                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78705758500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78705758500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86438.551299                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86438.551299                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999770                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8239713                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           919579                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.960310                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999770                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         71206291                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        71206291                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              804985                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              261012                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9304                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7699                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1083000                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             804985                       # number of overall hits
system.l2.overall_hits::.cpu0.data             261012                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9304                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7699                       # number of overall hits
system.l2.overall_hits::total                 1083000                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            293006                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            118896                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1798                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            911881                       # number of demand (read+write) misses
system.l2.demand_misses::total                1325581                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           293006                       # number of overall misses
system.l2.overall_misses::.cpu0.data           118896                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1798                       # number of overall misses
system.l2.overall_misses::.cpu1.data           911881                       # number of overall misses
system.l2.overall_misses::total               1325581                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  25991865500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  11322357000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    143925000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  77528024500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     114986172000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  25991865500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  11322357000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    143925000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  77528024500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    114986172000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1097991                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          379908                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11102                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          919580                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2408581                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1097991                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         379908                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11102                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         919580                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2408581                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.266856                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.312960                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.161953                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.991628                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.550358                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.266856                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.312960                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.161953                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.991628                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.550358                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88707.622028                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95229.082560                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80047.274750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85019.892398                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86743.980187                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88707.622028                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95229.082560                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80047.274750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85019.892398                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86743.980187                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              948510                       # number of writebacks
system.l2.writebacks::total                    948510                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       293006                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       118896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       911881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1325581                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       293006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       118896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       911881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1325581                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  23061815500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  10133397000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    125945000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  68409224500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 101730382000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  23061815500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  10133397000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    125945000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  68409224500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 101730382000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.266856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.312960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.161953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.991628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.550358                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.266856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.312960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.161953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.991628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.550358                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78707.656157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85229.082560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70047.274750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75019.903365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76743.995275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78707.656157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85229.082560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70047.274750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75019.903365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76743.995275                       # average overall mshr miss latency
system.l2.replacements                        1327113                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1083551                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1083551                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1083551                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1083551                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1109060                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1109060                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1109060                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1109060                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         9400                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          9400                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            69259                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1406                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 70665                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          29926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         909134                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              939060                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2647105500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  77302356000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   79949461500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        99185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1009725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.301719                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998456                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.930016                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88455.039096                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85028.561246                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85137.756373                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        29926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       909134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         939060                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2347845500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68211026000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  70558871500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.301719                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998456                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.930016                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78455.039096                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75028.572246                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75137.767022                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        804985                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9304                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             814289                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       293006                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           294804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  25991865500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    143925000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  26135790500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1097991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11102                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1109093                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.266856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.161953                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.265806                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88707.622028                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80047.274750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88654.802852                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       293006                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       294804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  23061815500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    125945000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  23187760500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.266856                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.161953                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.265806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78707.656157                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70047.274750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78654.836773                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       191753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            198046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        88970                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2747                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           91717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   8675251500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    225668500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8900920000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       280723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        289763                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.316932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.303872                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.316524                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97507.603687                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82150.891882                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97047.657468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        88970                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2747                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        91717                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   7785551500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    198198500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7983750000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.316932                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.303872                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.316524                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87507.603687                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72150.891882                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87047.657468                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.497235                       # Cycle average of tags in use
system.l2.tags.total_refs                     4807694                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1328137                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.619878                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.203088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      175.326204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       81.170750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.617739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      737.179455                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.171217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.079268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.719902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999509                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          642                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39864905                       # Number of tag accesses
system.l2.tags.data_accesses                 39864905                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst      18752384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       7609344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        115072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58360320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           84837120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     18752384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       115072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18867456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     60704640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        60704640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         293006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         118896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1325580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       948510                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             948510                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        322601927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        130905438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1979612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1003987102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1459474079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    322601927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1979612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        324581539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1044317022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1044317022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1044317022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       322601927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       130905438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1979612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1003987102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2503791101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    948445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    293006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    116963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    911847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000219720750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        59100                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        59100                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3416212                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             890936                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1325580                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     948510                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1325580                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   948510                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1966                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    65                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             98477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             78332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             77830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             61488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             71565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             92275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             84040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             72905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           106671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           125125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           110668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            64677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            62497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            74060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             60187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             59907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             58227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            58437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            57810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            58789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            58256                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22226367500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6618070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             47044130000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16792.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35542.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1069714                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  853239                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1325580                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               948510                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  680385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  494796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  136478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  59628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  60087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  59673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  59673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  59906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  59788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  63232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  60884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  62846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  63647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  60368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  60182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       349076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    416.551674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   226.455203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   404.362780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       125949     36.08%     36.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        62336     17.86%     53.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21374      6.12%     60.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15230      4.36%     64.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11927      3.42%     67.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9206      2.64%     70.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7111      2.04%     72.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7683      2.20%     74.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        88260     25.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       349076                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        59100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.396091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.912324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.227611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          58754     99.41%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           276      0.47%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            29      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            9      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         59100                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        59100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.047766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.043936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.372859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            57941     98.04%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              335      0.57%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              220      0.37%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              391      0.66%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              191      0.32%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               21      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         59100                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               84711296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  125824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                60699072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                84837120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             60704640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1457.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1044.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1459.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1044.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58128517000                       # Total gap between requests
system.mem_ctrls.avgGap                      25561.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     18752384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      7485632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       115072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58358208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     60699072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 322601926.689886510372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 128777189.379839316010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1979612.240665433463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1003950769.084568142891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1044221234.776769995689                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       293006                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       118896                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       948510                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  10965830500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   5217064750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     52174750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  30809060000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1458867226750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37425.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43879.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29018.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33786.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1538062.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1256718540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            667946565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5002591020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2449469340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4588287600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25969192590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        452571840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40386777495                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        694.783780                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    919816250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1940900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  55267839250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1235741220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            656796855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4448012940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2501298720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4588287600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25736112180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        648850080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39815099595                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        684.949063                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1439196500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1940900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  54748459000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1398855                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2032061                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1109060                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          594507                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1009725                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1009724                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1109093                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       289763                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3293955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1139708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2758722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7225675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    140541696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     35215488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1420032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    117298944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              294476160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1327113                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60704640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3735694                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003206                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056532                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3723717     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11977      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3735694                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4601159000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1384078561                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16664976                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         569930862                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1647006956                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  58128555500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
