Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jun 11 19:12:34 2023
| Host         : DESKTOP-HV6KDBH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PROCESSOR_control_sets_placed.rpt
| Design       : PROCESSOR
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            4 |
|      6 |            3 |
|      8 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+--------------------------------------------------------+------------------------------+------------------+----------------+
|             Clock Signal             |                      Enable Signal                     |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------------------------+--------------------------------------------------------+------------------------------+------------------+----------------+
|  Program_Counter_0/D_FF0/Zero_Flow   |                                                        |                              |                1 |              2 |
|  Program_Counter_0/D_FF0/Q_reg[1][0] |                                                        |                              |                1 |              4 |
|  Program_Counter_0/D_FF1/Q_reg[2][0] |                                                        |                              |                1 |              4 |
|  Program_Counter_0/D_FF2/Q_reg[0]    |                                                        |                              |                1 |              4 |
|  Register_bank_0/Reg_1/Q_reg         |                                                        |                              |                1 |              4 |
|  Program_Counter_0/D_FF0/E[0]        |                                                        |                              |                1 |              6 |
|  Slow_Clk_0/CLK                      |                                                        |                              |                1 |              6 |
|  CLK_IBUF_BUFG                       |                                                        |                              |                2 |              6 |
|  Slow_Clk_0/CLK                      | Instruction_Decoder_0/Q_reg[3]_0[0]                    | Reset_IBUF                   |                1 |              8 |
|  Slow_Clk_0/CLK                      | Register_bank_0/Decoder_3_to_8_0/Decoder_2_to_4_1/y[0] | Reset_IBUF                   |                1 |              8 |
|  Slow_Clk_0/CLK                      | Register_bank_0/Decoder_3_to_8_0/Decoder_2_to_4_1/y[1] | Reset_IBUF                   |                1 |              8 |
|  CLK_IBUF_BUFG                       |                                                        | Slow_Clk_0/count[31]_i_1_n_0 |                8 |             62 |
+--------------------------------------+--------------------------------------------------------+------------------------------+------------------+----------------+


