

================================================================
== Vivado HLS Report for 'soft_max'
================================================================
* Date:           Sun Nov 19 15:08:49 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    25.938|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  182|  182|  182|  182|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Sum_Loop         |   70|   70|         7|          -|          -|    10|    no    |
        |- Prediction_Loop  |  110|  110|        11|          -|          -|    10|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     44|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      9|     589|   2229|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    148|    -|
|Register         |        -|      -|     103|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|     692|   2421|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U26  |cnn_fadd_32ns_32ncud  |        0|      2|  177|  385|    0|
    |cnn_fdiv_32ns_32ng8j_U27  |cnn_fdiv_32ns_32ng8j  |        0|      0|  268|  978|    0|
    |cnn_fexp_32ns_32nhbi_U28  |cnn_fexp_32ns_32nhbi  |        0|      7|  144|  866|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      9|  589| 2229|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_136_p2          |     +    |      0|  0|  13|           4|           1|
    |j_fu_153_p2          |     +    |      0|  0|  13|           4|           1|
    |icmp_ln10_fu_130_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln16_fu_147_p2  |   icmp   |      0|  0|   9|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  44|          16|          10|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  97|         20|    1|         20|
    |dense_array_address0  |  15|          3|    4|         12|
    |i_0_reg_80            |   9|          2|    4|          8|
    |j_0_reg_91            |   9|          2|    4|          8|
    |prediction_WEN_A      |   9|          2|    4|          8|
    |sum_0_reg_68          |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 148|         31|   49|        120|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  19|   0|   19|          0|
    |i_0_reg_80         |   4|   0|    4|          0|
    |i_reg_167          |   4|   0|    4|          0|
    |j_0_reg_91         |   4|   0|    4|          0|
    |j_reg_185          |   4|   0|    4|          0|
    |reg_124            |  32|   0|   32|          0|
    |sum_0_reg_68       |  32|   0|   32|          0|
    |zext_ln18_reg_190  |   4|   0|   64|         60|
    +-------------------+----+----+-----+-----------+
    |Total              | 103|   0|  163|         60|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   soft_max   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   soft_max   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   soft_max   | return value |
|ap_done               | out |    1| ap_ctrl_hs |   soft_max   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   soft_max   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   soft_max   | return value |
|dense_array_address0  | out |    4|  ap_memory |  dense_array |     array    |
|dense_array_ce0       | out |    1|  ap_memory |  dense_array |     array    |
|dense_array_q0        |  in |   32|  ap_memory |  dense_array |     array    |
|prediction_Addr_A     | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A       | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A      | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A      | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A     |  in |   32|    bram    |  prediction  |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

