# 4-bit-dadda-multiplier
pipelined dadda multiplier implemented using verilog
![simulation](https://user-images.githubusercontent.com/56233381/85623787-3aa5ff00-b669-11ea-9324-1b469cff69cc.png)
