# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../Downloads/KittCar_entity.vhd" \
"../../../../LAB1.srcs/sim_1/new/tb_KittCar.vhd" \

# Do not sort compile order
nosort
