#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fa6960 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fa6af0 .scope module, "tb" "tb" 3 47;
 .timescale -12 -12;
L_0x1fa4ad0 .functor NOT 1, L_0x1fd8780, C4<0>, C4<0>, C4<0>;
L_0x1f9ec30 .functor XOR 32, L_0x1fd8480, L_0x1fd8520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1fb19e0 .functor XOR 32, L_0x1f9ec30, L_0x1fd8610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1fd6b50_0 .net *"_ivl_10", 31 0, L_0x1fd8610;  1 drivers
v0x1fd6c50_0 .net *"_ivl_12", 31 0, L_0x1fb19e0;  1 drivers
v0x1fd6d30_0 .net *"_ivl_2", 31 0, L_0x1fd83e0;  1 drivers
v0x1fd6df0_0 .net *"_ivl_4", 31 0, L_0x1fd8480;  1 drivers
v0x1fd6ed0_0 .net *"_ivl_6", 31 0, L_0x1fd8520;  1 drivers
v0x1fd7000_0 .net *"_ivl_8", 31 0, L_0x1f9ec30;  1 drivers
v0x1fd70e0_0 .var "clk", 0 0;
v0x1fd7180_0 .net "in", 31 0, v0x1fd5e60_0;  1 drivers
v0x1fd7220_0 .net "out_dut", 31 0, L_0x1fd81b0;  1 drivers
v0x1fd7370_0 .net "out_ref", 31 0, L_0x1fd7d40;  1 drivers
v0x1fd7440_0 .var/2u "stats1", 159 0;
v0x1fd7500_0 .var/2u "strobe", 0 0;
v0x1fd75c0_0 .net "tb_match", 0 0, L_0x1fd8780;  1 drivers
v0x1fd7680_0 .net "tb_mismatch", 0 0, L_0x1fa4ad0;  1 drivers
v0x1fd7740_0 .net "wavedrom_enable", 0 0, v0x1fd5f20_0;  1 drivers
v0x1fd7810_0 .net "wavedrom_title", 511 0, v0x1fd5fc0_0;  1 drivers
L_0x1fd83e0 .concat [ 32 0 0 0], L_0x1fd7d40;
L_0x1fd8480 .concat [ 32 0 0 0], L_0x1fd7d40;
L_0x1fd8520 .concat [ 32 0 0 0], L_0x1fd81b0;
L_0x1fd8610 .concat [ 32 0 0 0], L_0x1fd7d40;
L_0x1fd8780 .cmp/eeq 32, L_0x1fd83e0, L_0x1fb19e0;
S_0x1fb0f20 .scope module, "good1" "reference_module" 3 86, 3 4 0, S_0x1fa6af0;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x1fa4d40_0 .net *"_ivl_1", 7 0, L_0x1fd7940;  1 drivers
v0x1fa4de0_0 .net *"_ivl_3", 7 0, L_0x1fd7aa0;  1 drivers
v0x1f9ed00_0 .net *"_ivl_5", 7 0, L_0x1fd7b70;  1 drivers
v0x1f9ee00_0 .net *"_ivl_7", 7 0, L_0x1fd7c40;  1 drivers
v0x1fd5430_0 .net "in", 31 0, v0x1fd5e60_0;  alias, 1 drivers
v0x1fd5560_0 .net "out", 31 0, L_0x1fd7d40;  alias, 1 drivers
L_0x1fd7940 .part v0x1fd5e60_0, 0, 8;
L_0x1fd7aa0 .part v0x1fd5e60_0, 8, 8;
L_0x1fd7b70 .part v0x1fd5e60_0, 16, 8;
L_0x1fd7c40 .part v0x1fd5e60_0, 24, 8;
L_0x1fd7d40 .concat [ 8 8 8 8], L_0x1fd7c40, L_0x1fd7b70, L_0x1fd7aa0, L_0x1fd7940;
S_0x1fd56a0 .scope module, "stim1" "stimulus_gen" 3 82, 3 14 0, S_0x1fa6af0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x1fd5da0_0 .net "clk", 0 0, v0x1fd70e0_0;  1 drivers
v0x1fd5e60_0 .var "in", 31 0;
v0x1fd5f20_0 .var "wavedrom_enable", 0 0;
v0x1fd5fc0_0 .var "wavedrom_title", 511 0;
E_0x1fad350/0 .event negedge, v0x1fd5da0_0;
E_0x1fad350/1 .event posedge, v0x1fd5da0_0;
E_0x1fad350 .event/or E_0x1fad350/0, E_0x1fad350/1;
S_0x1fd58a0 .scope task, "wavedrom_start" "wavedrom_start" 3 26, 3 26 0, S_0x1fd56a0;
 .timescale -12 -12;
v0x1fd5aa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fd5ba0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 29, 3 29 0, S_0x1fd56a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fd6100 .scope module, "top_module1" "top_module" 3 90, 4 1 0, S_0x1fa6af0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x1fd6330_0 .net *"_ivl_1", 7 0, L_0x1fd7f00;  1 drivers
v0x1fd6430_0 .net *"_ivl_3", 7 0, L_0x1fd7fa0;  1 drivers
v0x1fd6510_0 .net *"_ivl_5", 7 0, L_0x1fd8040;  1 drivers
v0x1fd65d0_0 .net *"_ivl_7", 7 0, L_0x1fd80e0;  1 drivers
v0x1fd66b0_0 .net "in", 31 0, v0x1fd5e60_0;  alias, 1 drivers
v0x1fd6810_0 .net "out", 31 0, L_0x1fd81b0;  alias, 1 drivers
L_0x1fd7f00 .part v0x1fd5e60_0, 0, 8;
L_0x1fd7fa0 .part v0x1fd5e60_0, 8, 8;
L_0x1fd8040 .part v0x1fd5e60_0, 16, 8;
L_0x1fd80e0 .part v0x1fd5e60_0, 24, 8;
L_0x1fd81b0 .concat [ 8 8 8 8], L_0x1fd80e0, L_0x1fd8040, L_0x1fd7fa0, L_0x1fd7f00;
S_0x1fd6950 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1fa6af0;
 .timescale -12 -12;
E_0x1facfc0 .event anyedge, v0x1fd7500_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fd7500_0;
    %nor/r;
    %assign/vec4 v0x1fd7500_0, 0;
    %wait E_0x1facfc0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fd56a0;
T_3 ;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fad350;
    %vpi_func 3 38 "$random" 32 {0 0 0};
    %assign/vec4 v0x1fd5e60_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1fd5ba0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fad350;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %assign/vec4 v0x1fd5e60_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 42 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1fa6af0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fd70e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fd7500_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1fa6af0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fd70e0_0;
    %inv;
    %store/vec4 v0x1fd70e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1fa6af0;
T_6 ;
    %vpi_call/w 3 74 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 75 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fd5da0_0, v0x1fd7680_0, v0x1fd7180_0, v0x1fd7370_0, v0x1fd7220_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1fa6af0;
T_7 ;
    %load/vec4 v0x1fd7440_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1fd7440_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fd7440_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1fd7440_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fd7440_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fd7440_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fd7440_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1fa6af0;
T_8 ;
    %wait E_0x1fad350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fd7440_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd7440_0, 4, 32;
    %load/vec4 v0x1fd75c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1fd7440_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd7440_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fd7440_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd7440_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1fd7370_0;
    %load/vec4 v0x1fd7370_0;
    %load/vec4 v0x1fd7220_0;
    %xor;
    %load/vec4 v0x1fd7370_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1fd7440_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd7440_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1fd7440_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd7440_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector2/vector2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/vector2/iter0/response0/top_module.sv";
