FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Samsung S5P/Exynos4 SoC series camera interface driver header
 *
 * Copyright (C) 2010 - 2013 Samsung Electronics Co., Ltd.
 * Sylwester Nawrocki <s.nawrocki@samsung.com>
 */

#ifndef S5P_FIMC_H_
#define S5P_FIMC_H_
/* bench 7465.8.0 63f1dab3ca67 */
/* bench 7465.8.1 9df425ebb312 */
/* bench 7465.8.2 a8c4cd42a42b */
/* bench 7465.8.3 17c395c14e97 */
/* bench 7465.8.4 343ab817960b */
/* bench 7465.8.5 9423323ada88 */
/* bench 7465.8.6 9c46dfc4678f */
/* bench 7465.8.7 d7b9d414125d */
/* bench 7465.8.8 71ef4d2c755d */
/* bench 7465.8.9 b0ff0c9bc9be */
/* bench 7465.8.10 a6cd35d8fa58 */
/* bench 7465.8.11 8aeda82ec610 */
/* bench 7465.8.12 6702ef7bf6c2 */
/* bench 7465.8.13 3093c08943ac */

#include <media/media-entity.h>
#include <media/v4l2-dev.h>
#include <media/v4l2-mediabus.h>

/*
 * Enumeration of data inputs to the camera subsystem.
 */
enum fimc_input {
	FIMC_INPUT_PARALLEL_0	= 1,
	FIMC_INPUT_PARALLEL_1,
	FIMC_INPUT_MIPI_CSI2_0	= 3,
	FIMC_INPUT_MIPI_CSI2_1,
	FIMC_INPUT_WRITEBACK_A	= 5,
	FIMC_INPUT_WRITEBACK_B,
	FIMC_INPUT_WRITEBACK_ISP = 5,
};

/*
 * Enumeration of the FIMC data bus types.
 */
enum fimc_bus_type {
	/* Camera parallel bus */
	FIMC_BUS_TYPE_ITU_601 = 1,
	/* Camera parallel bus with embedded synchronization */
	FIMC_BUS_TYPE_ITU_656,
	/* Camera MIPI-CSI2 serial bus */
	FIMC_BUS_TYPE_MIPI_CSI2,
	/* FIFO link from LCD controller (WriteBack A) */
	FIMC_BUS_TYPE_LCD_WRITEBACK_A,
	/* FIFO link from LCD controller (WriteBack B) */
	FIMC_BUS_TYPE_LCD_WRITEBACK_B,
	/* FIFO link from FIMC-IS */
	FIMC_BUS_TYPE_ISP_WRITEBACK = FIMC_BUS_TYPE_LCD_WRITEBACK_B,
};

#define fimc_input_is_parallel(x) ((x) == 1 || (x) == 2)
#define fimc_input_is_mipi_csi(x) ((x) == 3 || (x) == 4)

/*
 * The subdevices' group IDs.
 */
#define GRP_ID_SENSOR		(1 << 8)
#define GRP_ID_FIMC_IS_SENSOR	(1 << 9)
#define GRP_ID_WRITEBACK	(1 << 10)
/* bench 1342.3.0 47ce7cfca792 */
/* bench 1342.3.1 ea4989a09178 */
/* bench 1342.3.2 5c09622b8995 */
/* bench 1342.3.3 ea554081af89 */
/* bench 1342.3.4 a0e1a3ef76bc */
/* bench 1342.3.5 35fc09fcc989 */
/* bench 1342.3.6 b15c52a21bcd */
/* bench 1342.3.7 98934f151f17 */
/* bench 1342.3.8 0a0ea1e34cc7 */
/* bench 1342.3.9 5938558bbf06 */
/* bench 1342.3.10 66b39ebdbddf */
/* bench 1342.3.11 ddf80a4b149e */
/* bench 1342.3.12 666ca7a3d1fa */
/* bench 1342.3.13 ecfcbcb95cb3 */
/* bench 1342.3.14 99292af807e6 */
/* bench 1342.3.15 eb06278e3c10 */
/* bench 1342.3.16 55a7771b91a7 */
/* bench 1342.3.17 9c0dc952cbe7 */
#define GRP_ID_FLITE		(1 << 13)
#define GRP_ID_FIMC_IS		(1 << 14)

/**
 * struct fimc_source_info - video source description required for the host
 *			     interface configuration
 *
 * @fimc_bus_type: FIMC camera input type
 * @sensor_bus_type: image sensor bus type, MIPI, ITU-R BT.601 etc.
 * @flags: the parallel sensor bus flags defining signals polarity (V4L2_MBUS_*)
 * @mux_id: FIMC camera interface multiplexer index (separate for MIPI and ITU)
 */
struct fimc_source_info {
	enum fimc_bus_type fimc_bus_type;
/* bench 30110.5.0 4ff17df9f110 */
/* bench 30110.5.1 65d9c57ce409 */
/* bench 30110.5.2 ba208eb87922 */
/* bench 30110.5.3 b503e8ca3609 */
/* bench 30110.5.4 3f31045a600a */
/* bench 30110.5.5 8e824ed99ff7 */
/* bench 30110.5.6 3870afdc5bfd */
/* bench 30110.5.7 011645d12b6d */
/* bench 30110.5.8 f35eb97f409d */
/* bench 30110.5.9 35e0db048600 */
/* bench 30110.5.10 797ec276f47d */
/* bench 30110.5.11 12e0b4f2ef9d */
/* bench 30110.5.12 117a1c24a073 */
/* bench 30110.5.13 74c208687bc3 */
/* bench 30110.5.14 1573f9c54c7a */
	enum fimc_bus_type sensor_bus_type;
	u16 flags;
	u16 mux_id;
};

/*
 * v4l2_device notification id. This is only for internal use in the kernel.
 * Sensor subdevs should issue S5P_FIMC_TX_END_NOTIFY notification in single
 * frame capture mode when there is only one VSYNC pulse issued by the sensor
 * at beginning of the frame transmission.
 */
#define S5P_FIMC_TX_END_NOTIFY _IO('e', 0)

#define FIMC_MAX_PLANES	3

/**
 * struct fimc_fmt - color format data structure
 * @mbus_code: media bus pixel code, -1 if not applicable
 * @fourcc: fourcc code for this format, 0 if not applicable
 * @color: the driver's private color format id
 * @memplanes: number of physically non-contiguous data planes
 * @colplanes: number of physically contiguous data planes
 * @colorspace: v4l2 colorspace (V4L2_COLORSPACE_*)
 * @depth: per plane driver's private 'number of bits per pixel'
 * @mdataplanes: bitmask indicating meta data plane(s), (1 << plane_no)
 * @flags: flags indicating which operation mode format applies to
/* bench 2505.1.0 a8b19db99eb8 */
/* bench 2505.1.1 78533b6a5733 */
/* bench 2505.1.2 3661141caa4b */
/* bench 2505.1.3 e05558c757ba */
/* bench 2505.1.4 4cd28b33c55e */
/* bench 2505.1.5 747ca99df63f */
/* bench 2505.1.6 d9d522c7d5e2 */
/* bench 2505.1.7 8db7b085be28 */
/* bench 2505.1.8 71fc106eef95 */
/* bench 2505.1.9 aaf486dd09c7 */
/* bench 2505.1.10 aff1127eba7f */
/* bench 2505.1.11 8fbd6432ff42 */
/* bench 2505.1.12 40126a5233b5 */
struct fimc_fmt {
	u32 mbus_code;
	u32	fourcc;
	u32	color;
	u16	memplanes;
	u16	colplanes;
	u8	colorspace;
	u8	depth[FIMC_MAX_PLANES];
	u16	mdataplanes;
	u16	flags;
#define FMT_FLAGS_CAM		(1 << 0)
#define FMT_FLAGS_M2M_IN	(1 << 1)
#define FMT_FLAGS_M2M_OUT	(1 << 2)
#define FMT_FLAGS_M2M		(1 << 1 | 1 << 2)
#define FMT_HAS_ALPHA		(1 << 3)
#define FMT_FLAGS_COMPRESSED	(1 << 4)
#define FMT_FLAGS_WRITEBACK	(1 << 5)
#define FMT_FLAGS_RAW_BAYER	(1 << 6)
#define FMT_FLAGS_YUV		(1 << 7)
};

struct exynos_media_pipeline;

/*
 * Media pipeline operations to be called from within a video node,  i.e. the
 * last entity within the pipeline. Implemented by related media device driver.
 */
struct exynos_media_pipeline_ops {
	int (*prepare)(struct exynos_media_pipeline *p,
						struct media_entity *me);
	int (*unprepare)(struct exynos_media_pipeline *p);
	int (*open)(struct exynos_media_pipeline *p, struct media_entity *me,
							bool resume);
	int (*close)(struct exynos_media_pipeline *p);
	int (*set_stream)(struct exynos_media_pipeline *p, bool state);
};

struct exynos_video_entity {
	struct video_device vdev;
	struct exynos_media_pipeline *pipe;
};

struct exynos_media_pipeline {
	struct media_pipeline mp;
	const struct exynos_media_pipeline_ops *ops;
};

static inline struct exynos_video_entity *vdev_to_exynos_video_entity(
					struct video_device *vdev)
{
	return container_of(vdev, struct exynos_video_entity, vdev);
}

#define fimc_pipeline_call(ent, op, args...)				  \
	((!(ent) || !(ent)->pipe) ? -ENOENT : \
	(((ent)->pipe->ops && (ent)->pipe->ops->op) ? \
	(ent)->pipe->ops->op(((ent)->pipe), ##args) : -ENOIOCTLCMD))	  \

#endif /* S5P_FIMC_H_ */
