// Seed: 1681848943
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1ps
`define pp_9 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  input id_2;
  input id_1;
  logic id_4;
  logic id_5, id_6;
  wor id_7;
  always @(1'b0) begin
    id_7[1] <= id_2;
  end
  assign id_5 = 1;
endmodule
