<?xml version="1.0" encoding="UTF-8"?>
<?asciidoc-toc?>
<?asciidoc-numbered?>
<book xmlns="http://docbook.org/ns/docbook" xmlns:xl="http://www.w3.org/1999/xlink" version="5.0" xml:lang="en">
<info>
<title>Project</title>
<subtitle>GPU Compute in Zig</subtitle>
<date>2025-11-15</date>
<copyright>
<holder>zigbook</holder>
</copyright>
</info>
<chapter xml:id="overview">
<title>Overview</title>
<simpara><link xl:href="34__gpu-fundamentals.xml">Chapter 34</link> outlined the GPU execution model, address spaces, and dispatch planning; now we build an end-to-end workload that starts with Zig source and ends with a validated binary dump ready for submission to Vulkan or WebGPU queue families. <link xl:href="https://github.com/ziglang/zig/tree/master/lib/std/Target.zig">Target.zig</link> The project stitches together three pieces: a SPIR-V kernel authored in pure Zig, a host-side orchestration CLI with a CPU fallback, and a diff utility for comparing captured GPU buffers against expected results. <link xl:href="https://github.com/ziglang/zig/tree/master/lib/std/build.zig">build.zig</link></simpara>
</chapter>
<chapter xml:id="learning-goals">
<title>Learning Goals</title>
<itemizedlist>
<listitem>
<simpara>Translate a Zig compute kernel into SPIR-V with the self-hosted backend and understand the resource layouts it expects.</simpara>
</listitem>
<listitem>
<simpara>Coordinate buffers, dispatch geometry, and validation paths from a host application that can run with or without GPU access.</simpara>
</listitem>
<listitem>
<simpara>Build lightweight diagnostics that evaluate GPU output against a deterministic CPU reference.</simpara>
</listitem>
</itemizedlist>
<simpara><emphasis>Refs: <link xl:href="34__gpu-fundamentals.xml">34__gpu-fundamentals.xml</link>, <link xl:href="https://github.com/ziglang/zig/tree/master/lib/std/Random.zig">Random.zig</link></emphasis></simpara>
</chapter>
<chapter xml:id="pipeline-topology">
<title>Building the Compute Pipeline</title>
<simpara>Our workload squares elements of a vector. The host creates submission metadata and data buffers, the kernel squares each lane, and the diff tool verifies device captures. The static lane capacity mirrors the GPU storage-buffer layout, while the host enforces logical bounds so the kernel can bail out when extra threads are scheduled. <link xl:href="https://github.com/ziglang/zig/tree/master/lib/std/builtin.zig">builtin.zig</link></simpara>
<section xml:id="pipeline-topology-flow">
<title>Topology and Data Flow</title>
<simpara>The dispatch is intentionally modest (1000 elements in blocks of 64 threads), so you can focus on correctness rather than occupancy tuning. The host injects random floating-point values, records a checksum for observability, and emits a binary blob that downstream tooling—or a real GPU driver—can reuse. Because storage buffers operate on raw bytes, we pair every pointer parameter with an <literal>extern struct</literal> facade to guarantee layout parity with descriptor tables.</simpara>
</section>
</chapter>
<chapter xml:id="authoring-kernel">
<title>Authoring the SPIR-V Kernel</title>
<simpara>The kernel receives three storage buffers: a submission header describing the logical length, an input vector, and an output vector. Each invocation reads one lane, squares it, and writes the result back if it falls within bounds. Defensive checks prevent stray workgroups from touching memory past the logical length, a common hazard when the host pads the dispatch to match wavefront granularity.</simpara>
<programlisting language="zig" linenumbering="unnumbered">Unresolved directive in 35__project-gpu-compute-in-zig.adoc - include::example$chapters-data/code/35__project-gpu-compute-in-zig/01_vector_square_kernel.zig[]</programlisting>
<formalpara>
<title>Run</title>
<para>
<programlisting language="shell" linenumbering="unnumbered">$ zig build-obj -fno-llvm -O ReleaseSmall -target spirv32-vulkan-none \
    -femit-bin=kernels/vector_square.spv \
    01_vector_square_kernel.zig</programlisting>
</para>
</formalpara>
<formalpara>
<title>Output</title>
<para>
<programlisting language="shell" linenumbering="unnumbered">no output (binary module generated)</programlisting>
</para>
</formalpara>
<note>
<simpara>Delete <literal>kernels/vector_square.spv</literal> when you finish experimenting so repeated runs always rebuild the shader from source. <link xl:href="https://github.com/ziglang/zig/tree/master/lib/std/fs.zig">fs.zig</link></simpara>
</note>
</chapter>
<chapter xml:id="host-orchestration">
<title>Host Orchestration and CPU Fallback</title>
<simpara>The host CLI plans the dispatch, seeds deterministic input, runs a CPU fallback, and—when requested—writes a reference dump to <literal>out/reference.bin</literal>. It also validates the SPIR-V header (0x07230203) so broken builds surface immediately instead of failing deep inside a graphics API. Optional hooks let you drop in a captured GPU buffer (<literal>out/gpu_result.bin</literal>) for post-run comparison.</simpara>
<programlisting language="zig" linenumbering="unnumbered">Unresolved directive in 35__project-gpu-compute-in-zig.adoc - include::example$chapters-data/code/35__project-gpu-compute-in-zig/02_host_pipeline.zig[]</programlisting>
<simpara><link xl:href="https://github.com/ziglang/zig/tree/master/lib/std/math.zig">math.zig</link></simpara>
<formalpara>
<title>Run</title>
<para>
<programlisting language="shell" linenumbering="unnumbered">$ zig build-obj -fno-llvm -O ReleaseSmall -target spirv32-vulkan-none \
    -femit-bin=kernels/vector_square.spv \
    01_vector_square_kernel.zig
$ zig run 02_host_pipeline.zig -- --emit-binary</programlisting>
</para>
</formalpara>
<formalpara>
<title>Output</title>
<para>
<programlisting language="shell" linenumbering="unnumbered">launch plan: 16 groups × 64 lanes =&gt; 1024 invocations (tail 24)
cpu fallback checksum: 83467485.758038
gpu module: kernels/vector_square.spv (5368 bytes, header ok)
gpu capture diff: skipped (no out/gpu_result.bin file found)
lane   0: in=0.10821 out=0.01171
lane   1: in=1.07972 out=1.16579
lane   2: in=1.03577 out=1.07281
lane   3: in=2.33225 out=5.43938
lane   4: in=2.92146 out=8.53491
lane   5: in=2.89332 out=8.37133
cpu reference written to out/reference.bin</programlisting>
</para>
</formalpara>
<tip>
<simpara>Keep the generated <literal>out/reference.bin</literal> around if you plan to capture GPU buffers; otherwise, delete it to leave the workspace clean.</simpara>
</tip>
</chapter>
<chapter xml:id="validation-diff">
<title>Validating Device Dumps</title>
<simpara>The diff tool consumes two binary dumps (expected versus captured) and reports mismatched lanes, previewing the first few discrepancies to help you spot data-dependent bugs quickly. It assumes little-endian <literal>f32</literal> values, matching how most host APIs expose raw mapped buffers. <link xl:href="https://github.com/ziglang/zig/tree/master/lib/std/mem.zig">mem.zig</link></simpara>
<programlisting language="zig" linenumbering="unnumbered">Unresolved directive in 35__project-gpu-compute-in-zig.adoc - include::example$chapters-data/code/35__project-gpu-compute-in-zig/03_compare_dump.zig[]</programlisting>
<formalpara>
<title>Run</title>
<para>
<programlisting language="shell" linenumbering="unnumbered">$ zig run 03_compare_dump.zig -- out/reference.bin out/reference.bin</programlisting>
</para>
</formalpara>
<formalpara>
<title>Output</title>
<para>
<programlisting language="shell" linenumbering="unnumbered">mismatched lanes: 0</programlisting>
</para>
</formalpara>
<note>
<simpara>To validate a real GPU run, save the device buffer as <literal>out/gpu_result.bin</literal> and rerun <literal>03_compare_dump.zig</literal> against that file to surface any divergence. <link xl:href="https://github.com/ziglang/zig/tree/master/lib/std/Io.zig">Io.zig</link></simpara>
</note>
</chapter>
<chapter xml:id="notes-caveats">
<title>Notes &amp; Caveats</title>
<itemizedlist>
<listitem>
<simpara>Storage buffers require explicit alignment; keep your <literal>extern struct</literal> definitions in lockstep with host descriptor bindings to avoid silent padding bugs.</simpara>
</listitem>
<listitem>
<simpara>The self-hosted SPIR-V backend rejects unsupported address spaces on CPU targets, so isolate kernel source files from host builds (no <literal>@import</literal> from CPU binaries).</simpara>
</listitem>
<listitem>
<simpara>Deterministic PRNG seeding keeps CPU and GPU executions comparable across runs and CI environments.</simpara>
</listitem>
</itemizedlist>
</chapter>
<chapter xml:id="exercises">
<title>Exercises</title>
<itemizedlist>
<listitem>
<simpara>Extend the kernel to fuse multiplication and addition (<literal>a * a + b</literal>) by binding a second input buffer; update the host and diff tool accordingly.</simpara>
</listitem>
<listitem>
<simpara>Teach the host CLI to emit JSON metadata describing the dispatch plan, so external profilers can ingest the run configuration. <link xl:href="https://github.com/ziglang/zig/tree/master/lib/std/json.zig">json.zig</link></simpara>
</listitem>
<listitem>
<simpara>Capture real GPU output (via Vulkan, WebGPU, or wgpu-native) and feed the binary into <literal>03_compare_dump.zig</literal>, noting any tolerance adjustments required for your hardware.</simpara>
</listitem>
</itemizedlist>
</chapter>
<chapter xml:id="caveats-alternatives-edge-cases">
<title>Alternatives &amp; Edge Cases</title>
<itemizedlist>
<listitem>
<simpara>Vendors map storage buffers differently; check for required minimum alignments (for example, 16 bytes on some drivers) before assuming <literal>f32</literal> arrays are densely packed.</simpara>
</listitem>
<listitem>
<simpara>For very large buffers, stream comparisons instead of loading entire dumps into memory to avoid allocator pressure on low-end machines.</simpara>
</listitem>
<listitem>
<simpara>When targeting CUDA (<literal>nvptx64</literal>), swap the calling convention to <literal>.kernel</literal> and adjust address spaces (<literal>.global</literal>/<literal>.shared</literal>) to satisfy PTX expectations.</simpara>
</listitem>
</itemizedlist>
</chapter>
</book>