Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Oct 29 23:00:48 2023
| Host         : DESKTOP-LITJ59L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file updowncounter_timing_summary_routed.rpt -pb updowncounter_timing_summary_routed.pb -rpx updowncounter_timing_summary_routed.rpx -warn_on_violation
| Design       : updowncounter
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     5           
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.057ns  (logic 4.121ns (68.041%)  route 1.936ns (31.959%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDCE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X85Y123        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  state_reg[2]/Q
                         net (fo=6, routed)           1.936     2.355    state_OBUF[2]
    L4                   OBUF (Prop_obuf_I_O)         3.702     6.057 r  state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.057    state[2]
    L4                                                                r  state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.746ns  (logic 3.999ns (69.586%)  route 1.748ns (30.414%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X85Y123        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  state_reg[0]/Q
                         net (fo=6, routed)           1.748     2.204    state_OBUF[0]
    M2                   OBUF (Prop_obuf_I_O)         3.543     5.746 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.746    state[0]
    M2                                                                r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 3.984ns (70.003%)  route 1.707ns (29.997%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDCE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X85Y123        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  state_reg[1]/Q
                         net (fo=6, routed)           1.707     2.163    state_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.528     5.692 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.692    state[1]
    M4                                                                r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.635ns  (logic 1.648ns (35.550%)  route 2.987ns (64.450%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.976     3.499    rst_IBUF
    SLICE_X85Y109        LUT1 (Prop_lut1_I0_O)        0.124     3.623 f  x_reg_i_1/O
                         net (fo=5, routed)           1.012     4.635    x_reg_i_1_n_0
    SLICE_X85Y123        FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.635ns  (logic 1.648ns (35.550%)  route 2.987ns (64.450%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.976     3.499    rst_IBUF
    SLICE_X85Y109        LUT1 (Prop_lut1_I0_O)        0.124     3.623 f  x_reg_i_1/O
                         net (fo=5, routed)           1.012     4.635    x_reg_i_1_n_0
    SLICE_X85Y123        FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.635ns  (logic 1.648ns (35.550%)  route 2.987ns (64.450%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.976     3.499    rst_IBUF
    SLICE_X85Y109        LUT1 (Prop_lut1_I0_O)        0.124     3.623 f  x_reg_i_1/O
                         net (fo=5, routed)           1.012     4.635    x_reg_i_1_n_0
    SLICE_X85Y123        FDCE                                         f  state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_reg_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.635ns  (logic 1.648ns (35.550%)  route 2.987ns (64.450%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.976     3.499    rst_IBUF
    SLICE_X85Y109        LUT1 (Prop_lut1_I0_O)        0.124     3.623 f  x_reg_i_1/O
                         net (fo=5, routed)           1.012     4.635    x_reg_i_1_n_0
    SLICE_X85Y123        FDCE                                         f  x_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_trig_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.635ns  (logic 1.648ns (35.550%)  route 2.987ns (64.450%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.976     3.499    rst_IBUF
    SLICE_X85Y109        LUT1 (Prop_lut1_I0_O)        0.124     3.623 f  x_reg_i_1/O
                         net (fo=5, routed)           1.012     4.635    x_reg_i_1_n_0
    SLICE_X85Y123        FDCE                                         f  x_trig_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            x_trig_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.215ns  (logic 1.592ns (49.533%)  route 1.622ns (50.467%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    K4                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  x_IBUF_inst/O
                         net (fo=2, routed)           1.622     3.091    x_IBUF
    SLICE_X85Y123        LUT2 (Prop_lut2_I0_O)        0.124     3.215 r  x_trig_i_1/O
                         net (fo=1, routed)           0.000     3.215    x_trig_i_1_n_0
    SLICE_X85Y123        FDCE                                         r  x_trig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            x_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.625ns  (logic 1.468ns (55.942%)  route 1.156ns (44.058%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    K4                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  x_IBUF_inst/O
                         net (fo=2, routed)           1.156     2.625    x_IBUF
    SLICE_X85Y123        FDCE                                         r  x_reg_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 up_reg/G
                            (positive level-sensitive latch)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.223ns (70.523%)  route 0.093ns (29.477%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        LDCE                         0.000     0.000 r  up_reg/G
    SLICE_X84Y123        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  up_reg/Q
                         net (fo=3, routed)           0.093     0.271    up
    SLICE_X85Y123        LUT5 (Prop_lut5_I1_O)        0.045     0.316 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.316    state[1]_i_1_n_0
    SLICE_X85Y123        FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_reg/G
                            (positive level-sensitive latch)
  Destination:            state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.226ns (70.800%)  route 0.093ns (29.200%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        LDCE                         0.000     0.000 r  up_reg/G
    SLICE_X84Y123        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  up_reg/Q
                         net (fo=3, routed)           0.093     0.271    up
    SLICE_X85Y123        LUT5 (Prop_lut5_I1_O)        0.048     0.319 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    state[2]_i_1_n_0
    SLICE_X85Y123        FDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_reg/G
                            (positive level-sensitive latch)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.227ns (70.671%)  route 0.094ns (29.329%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        LDCE                         0.000     0.000 r  up_reg/G
    SLICE_X84Y123        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  up_reg/Q
                         net (fo=3, routed)           0.094     0.272    up
    SLICE_X85Y123        LUT5 (Prop_lut5_I1_O)        0.049     0.321 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.321    state[0]_i_1_n_0
    SLICE_X85Y123        FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_trig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.226ns (50.088%)  route 0.225ns (49.912%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDCE                         0.000     0.000 r  x_reg_reg/C
    SLICE_X85Y123        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  x_reg_reg/Q
                         net (fo=1, routed)           0.225     0.353    x_reg
    SLICE_X85Y123        LUT2 (Prop_lut2_I1_O)        0.098     0.451 r  x_trig_i_1/O
                         net (fo=1, routed)           0.000     0.451    x_trig_i_1_n_0
    SLICE_X85Y123        FDCE                                         r  x_trig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            up_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.186ns (39.102%)  route 0.290ns (60.898%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDCE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X85Y123        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  state_reg[1]/Q
                         net (fo=6, routed)           0.171     0.312    state_OBUF[1]
    SLICE_X85Y123        LUT3 (Prop_lut3_I2_O)        0.045     0.357 f  up_reg_i_2/O
                         net (fo=1, routed)           0.119     0.476    up_reg_i_2_n_0
    SLICE_X84Y123        LDCE                                         f  up_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            x_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.236ns (32.565%)  route 0.489ns (67.435%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    K4                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  x_IBUF_inst/O
                         net (fo=2, routed)           0.489     0.726    x_IBUF
    SLICE_X85Y123        FDCE                                         r  x_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.510ns  (logic 0.336ns (22.273%)  route 1.173ns (77.727%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.786     1.077    rst_IBUF
    SLICE_X85Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.122 f  x_reg_i_1/O
                         net (fo=5, routed)           0.388     1.510    x_reg_i_1_n_0
    SLICE_X85Y123        FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.510ns  (logic 0.336ns (22.273%)  route 1.173ns (77.727%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.786     1.077    rst_IBUF
    SLICE_X85Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.122 f  x_reg_i_1/O
                         net (fo=5, routed)           0.388     1.510    x_reg_i_1_n_0
    SLICE_X85Y123        FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.510ns  (logic 0.336ns (22.273%)  route 1.173ns (77.727%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.786     1.077    rst_IBUF
    SLICE_X85Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.122 f  x_reg_i_1/O
                         net (fo=5, routed)           0.388     1.510    x_reg_i_1_n_0
    SLICE_X85Y123        FDCE                                         f  state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_reg_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.510ns  (logic 0.336ns (22.273%)  route 1.173ns (77.727%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.786     1.077    rst_IBUF
    SLICE_X85Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.122 f  x_reg_i_1/O
                         net (fo=5, routed)           0.388     1.510    x_reg_i_1_n_0
    SLICE_X85Y123        FDCE                                         f  x_reg_reg/CLR
  -------------------------------------------------------------------    -------------------





