Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Sep  6 11:23:55 2018
| Host         : DESKTOP-F6MBEQD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Factorial_fpga_timing_summary_routed.rpt -rpx Factorial_fpga_timing_summary_routed.rpx
| Design       : Factorial_fpga
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: Debouncer/debounced_button_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: autoClock/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.000        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.000        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 autoClock/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 2.247ns (44.896%)  route 2.758ns (55.104%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.185    autoClock/CLK
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  autoClock/count1_reg[19]/Q
                         net (fo=2, routed)           0.854     6.495    autoClock/count1[19]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.619 r  autoClock/count10_carry_i_12/O
                         net (fo=1, routed)           0.594     7.213    autoClock/count10_carry_i_12_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.337 r  autoClock/count10_carry_i_8/O
                         net (fo=6, routed)           1.310     8.647    autoClock/count10_carry_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.124     8.771 r  autoClock/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.771    autoClock/count1_0[4]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.172 r  autoClock/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.172    autoClock/count10_carry_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.286 r  autoClock/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    autoClock/count10_carry__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  autoClock/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.400    autoClock/count10_carry__1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  autoClock/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.514    autoClock/count10_carry__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  autoClock/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.628    autoClock/count10_carry__3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  autoClock/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.742    autoClock/count10_carry__4_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  autoClock/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.856    autoClock/count10_carry__5_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.190 r  autoClock/count10_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.190    autoClock/count10_carry__6_n_6
    SLICE_X3Y37          FDRE                                         r  autoClock/count1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.890    autoClock/CLK
    SLICE_X3Y37          FDRE                                         r  autoClock/count1_reg[30]/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.062    15.189    autoClock/count1_reg[30]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 autoClock/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 2.152ns (43.830%)  route 2.758ns (56.170%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.185    autoClock/CLK
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  autoClock/count1_reg[19]/Q
                         net (fo=2, routed)           0.854     6.495    autoClock/count1[19]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.619 r  autoClock/count10_carry_i_12/O
                         net (fo=1, routed)           0.594     7.213    autoClock/count10_carry_i_12_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.337 r  autoClock/count10_carry_i_8/O
                         net (fo=6, routed)           1.310     8.647    autoClock/count10_carry_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.124     8.771 r  autoClock/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.771    autoClock/count1_0[4]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.172 r  autoClock/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.172    autoClock/count10_carry_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.286 r  autoClock/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    autoClock/count10_carry__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  autoClock/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.400    autoClock/count10_carry__1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  autoClock/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.514    autoClock/count10_carry__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  autoClock/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.628    autoClock/count10_carry__3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  autoClock/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.742    autoClock/count10_carry__4_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  autoClock/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.856    autoClock/count10_carry__5_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.095 r  autoClock/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.095    autoClock/count10_carry__6_n_5
    SLICE_X3Y37          FDRE                                         r  autoClock/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.890    autoClock/CLK
    SLICE_X3Y37          FDRE                                         r  autoClock/count1_reg[31]/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.062    15.189    autoClock/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 autoClock/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 2.136ns (43.646%)  route 2.758ns (56.354%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.185    autoClock/CLK
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  autoClock/count1_reg[19]/Q
                         net (fo=2, routed)           0.854     6.495    autoClock/count1[19]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.619 r  autoClock/count10_carry_i_12/O
                         net (fo=1, routed)           0.594     7.213    autoClock/count10_carry_i_12_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.337 r  autoClock/count10_carry_i_8/O
                         net (fo=6, routed)           1.310     8.647    autoClock/count10_carry_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.124     8.771 r  autoClock/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.771    autoClock/count1_0[4]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.172 r  autoClock/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.172    autoClock/count10_carry_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.286 r  autoClock/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    autoClock/count10_carry__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  autoClock/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.400    autoClock/count10_carry__1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  autoClock/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.514    autoClock/count10_carry__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  autoClock/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.628    autoClock/count10_carry__3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  autoClock/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.742    autoClock/count10_carry__4_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  autoClock/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.856    autoClock/count10_carry__5_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.079 r  autoClock/count10_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.079    autoClock/count10_carry__6_n_7
    SLICE_X3Y37          FDRE                                         r  autoClock/count1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.890    autoClock/CLK
    SLICE_X3Y37          FDRE                                         r  autoClock/count1_reg[29]/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.062    15.189    autoClock/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 autoClock/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 2.133ns (43.611%)  route 2.758ns (56.389%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.185    autoClock/CLK
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  autoClock/count1_reg[19]/Q
                         net (fo=2, routed)           0.854     6.495    autoClock/count1[19]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.619 r  autoClock/count10_carry_i_12/O
                         net (fo=1, routed)           0.594     7.213    autoClock/count10_carry_i_12_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.337 r  autoClock/count10_carry_i_8/O
                         net (fo=6, routed)           1.310     8.647    autoClock/count10_carry_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.124     8.771 r  autoClock/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.771    autoClock/count1_0[4]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.172 r  autoClock/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.172    autoClock/count10_carry_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.286 r  autoClock/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    autoClock/count10_carry__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  autoClock/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.400    autoClock/count10_carry__1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  autoClock/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.514    autoClock/count10_carry__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  autoClock/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.628    autoClock/count10_carry__3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  autoClock/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.742    autoClock/count10_carry__4_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.076 r  autoClock/count10_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.076    autoClock/count10_carry__5_n_6
    SLICE_X3Y36          FDRE                                         r  autoClock/count1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.889    autoClock/CLK
    SLICE_X3Y36          FDRE                                         r  autoClock/count1_reg[26]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.062    15.188    autoClock/count1_reg[26]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 autoClock/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 2.112ns (43.368%)  route 2.758ns (56.632%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.185    autoClock/CLK
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  autoClock/count1_reg[19]/Q
                         net (fo=2, routed)           0.854     6.495    autoClock/count1[19]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.619 r  autoClock/count10_carry_i_12/O
                         net (fo=1, routed)           0.594     7.213    autoClock/count10_carry_i_12_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.337 r  autoClock/count10_carry_i_8/O
                         net (fo=6, routed)           1.310     8.647    autoClock/count10_carry_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.124     8.771 r  autoClock/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.771    autoClock/count1_0[4]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.172 r  autoClock/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.172    autoClock/count10_carry_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.286 r  autoClock/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    autoClock/count10_carry__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  autoClock/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.400    autoClock/count10_carry__1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  autoClock/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.514    autoClock/count10_carry__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  autoClock/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.628    autoClock/count10_carry__3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  autoClock/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.742    autoClock/count10_carry__4_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.055 r  autoClock/count10_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.055    autoClock/count10_carry__5_n_4
    SLICE_X3Y36          FDRE                                         r  autoClock/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.889    autoClock/CLK
    SLICE_X3Y36          FDRE                                         r  autoClock/count1_reg[28]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.062    15.188    autoClock/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 autoClock/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 2.038ns (42.494%)  route 2.758ns (57.506%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.185    autoClock/CLK
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  autoClock/count1_reg[19]/Q
                         net (fo=2, routed)           0.854     6.495    autoClock/count1[19]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.619 r  autoClock/count10_carry_i_12/O
                         net (fo=1, routed)           0.594     7.213    autoClock/count10_carry_i_12_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.337 r  autoClock/count10_carry_i_8/O
                         net (fo=6, routed)           1.310     8.647    autoClock/count10_carry_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.124     8.771 r  autoClock/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.771    autoClock/count1_0[4]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.172 r  autoClock/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.172    autoClock/count10_carry_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.286 r  autoClock/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    autoClock/count10_carry__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  autoClock/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.400    autoClock/count10_carry__1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  autoClock/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.514    autoClock/count10_carry__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  autoClock/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.628    autoClock/count10_carry__3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  autoClock/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.742    autoClock/count10_carry__4_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.981 r  autoClock/count10_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.981    autoClock/count10_carry__5_n_5
    SLICE_X3Y36          FDRE                                         r  autoClock/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.889    autoClock/CLK
    SLICE_X3Y36          FDRE                                         r  autoClock/count1_reg[27]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.062    15.188    autoClock/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 autoClock/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 2.022ns (42.302%)  route 2.758ns (57.698%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.185    autoClock/CLK
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  autoClock/count1_reg[19]/Q
                         net (fo=2, routed)           0.854     6.495    autoClock/count1[19]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.619 r  autoClock/count10_carry_i_12/O
                         net (fo=1, routed)           0.594     7.213    autoClock/count10_carry_i_12_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.337 r  autoClock/count10_carry_i_8/O
                         net (fo=6, routed)           1.310     8.647    autoClock/count10_carry_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.124     8.771 r  autoClock/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.771    autoClock/count1_0[4]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.172 r  autoClock/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.172    autoClock/count10_carry_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.286 r  autoClock/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    autoClock/count10_carry__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  autoClock/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.400    autoClock/count10_carry__1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  autoClock/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.514    autoClock/count10_carry__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  autoClock/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.628    autoClock/count10_carry__3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.742 r  autoClock/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.742    autoClock/count10_carry__4_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.965 r  autoClock/count10_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.965    autoClock/count10_carry__5_n_7
    SLICE_X3Y36          FDRE                                         r  autoClock/count1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.889    autoClock/CLK
    SLICE_X3Y36          FDRE                                         r  autoClock/count1_reg[25]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.062    15.188    autoClock/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 autoClock/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 2.019ns (42.266%)  route 2.758ns (57.734%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.185    autoClock/CLK
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  autoClock/count1_reg[19]/Q
                         net (fo=2, routed)           0.854     6.495    autoClock/count1[19]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.619 r  autoClock/count10_carry_i_12/O
                         net (fo=1, routed)           0.594     7.213    autoClock/count10_carry_i_12_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.337 r  autoClock/count10_carry_i_8/O
                         net (fo=6, routed)           1.310     8.647    autoClock/count10_carry_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.124     8.771 r  autoClock/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.771    autoClock/count1_0[4]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.172 r  autoClock/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.172    autoClock/count10_carry_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.286 r  autoClock/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    autoClock/count10_carry__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  autoClock/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.400    autoClock/count10_carry__1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  autoClock/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.514    autoClock/count10_carry__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  autoClock/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.628    autoClock/count10_carry__3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.962 r  autoClock/count10_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.962    autoClock/count10_carry__4_n_6
    SLICE_X3Y35          FDRE                                         r  autoClock/count1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.889    autoClock/CLK
    SLICE_X3Y35          FDRE                                         r  autoClock/count1_reg[22]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.062    15.188    autoClock/count1_reg[22]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 autoClock/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.998ns (42.011%)  route 2.758ns (57.989%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.185    autoClock/CLK
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  autoClock/count1_reg[19]/Q
                         net (fo=2, routed)           0.854     6.495    autoClock/count1[19]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.619 r  autoClock/count10_carry_i_12/O
                         net (fo=1, routed)           0.594     7.213    autoClock/count10_carry_i_12_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.337 r  autoClock/count10_carry_i_8/O
                         net (fo=6, routed)           1.310     8.647    autoClock/count10_carry_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.124     8.771 r  autoClock/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.771    autoClock/count1_0[4]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.172 r  autoClock/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.172    autoClock/count10_carry_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.286 r  autoClock/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    autoClock/count10_carry__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  autoClock/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.400    autoClock/count10_carry__1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  autoClock/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.514    autoClock/count10_carry__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  autoClock/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.628    autoClock/count10_carry__3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.941 r  autoClock/count10_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.941    autoClock/count10_carry__4_n_4
    SLICE_X3Y35          FDRE                                         r  autoClock/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.889    autoClock/CLK
    SLICE_X3Y35          FDRE                                         r  autoClock/count1_reg[24]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.062    15.188    autoClock/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 autoClock/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 1.924ns (41.094%)  route 2.758ns (58.906%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.185    autoClock/CLK
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     5.641 r  autoClock/count1_reg[19]/Q
                         net (fo=2, routed)           0.854     6.495    autoClock/count1[19]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.619 r  autoClock/count10_carry_i_12/O
                         net (fo=1, routed)           0.594     7.213    autoClock/count10_carry_i_12_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.337 r  autoClock/count10_carry_i_8/O
                         net (fo=6, routed)           1.310     8.647    autoClock/count10_carry_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.124     8.771 r  autoClock/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.771    autoClock/count1_0[4]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.172 r  autoClock/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.172    autoClock/count10_carry_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.286 r  autoClock/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    autoClock/count10_carry__0_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.400 r  autoClock/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.400    autoClock/count10_carry__1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  autoClock/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.514    autoClock/count10_carry__2_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  autoClock/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.628    autoClock/count10_carry__3_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.867 r  autoClock/count10_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.867    autoClock/count10_carry__4_n_5
    SLICE_X3Y35          FDRE                                         r  autoClock/count1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.889    autoClock/CLK
    SLICE_X3Y35          FDRE                                         r  autoClock/count1_reg[23]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.062    15.188    autoClock/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  5.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 autoClock/count1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.506    autoClock/CLK
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  autoClock/count1_reg[20]/Q
                         net (fo=2, routed)           0.117     1.765    autoClock/count1[20]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  autoClock/count10_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.873    autoClock/count10_carry__3_n_4
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.020    autoClock/CLK
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[20]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    autoClock/count1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 autoClock/count1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.506    autoClock/CLK
    SLICE_X3Y35          FDRE                                         r  autoClock/count1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  autoClock/count1_reg[24]/Q
                         net (fo=2, routed)           0.118     1.765    autoClock/count1[24]
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  autoClock/count10_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.873    autoClock/count10_carry__4_n_4
    SLICE_X3Y35          FDRE                                         r  autoClock/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    autoClock/CLK
    SLICE_X3Y35          FDRE                                         r  autoClock/count1_reg[24]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.105     1.611    autoClock/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 autoClock/count1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.505    autoClock/CLK
    SLICE_X3Y33          FDRE                                         r  autoClock/count1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  autoClock/count1_reg[16]/Q
                         net (fo=2, routed)           0.120     1.767    autoClock/count1[16]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  autoClock/count10_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.875    autoClock/count10_carry__2_n_4
    SLICE_X3Y33          FDRE                                         r  autoClock/count1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.019    autoClock/CLK
    SLICE_X3Y33          FDRE                                         r  autoClock/count1_reg[16]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.105     1.610    autoClock/count1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 autoClock/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.504    autoClock/CLK
    SLICE_X3Y32          FDRE                                         r  autoClock/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  autoClock/count1_reg[12]/Q
                         net (fo=2, routed)           0.120     1.766    autoClock/count1[12]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  autoClock/count10_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.874    autoClock/count10_carry__1_n_4
    SLICE_X3Y32          FDRE                                         r  autoClock/count1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     2.018    autoClock/CLK
    SLICE_X3Y32          FDRE                                         r  autoClock/count1_reg[12]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.105     1.609    autoClock/count1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 autoClock/count1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.506    autoClock/CLK
    SLICE_X3Y36          FDRE                                         r  autoClock/count1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  autoClock/count1_reg[28]/Q
                         net (fo=2, routed)           0.120     1.768    autoClock/count1[28]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  autoClock/count10_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.876    autoClock/count10_carry__5_n_4
    SLICE_X3Y36          FDRE                                         r  autoClock/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.021    autoClock/CLK
    SLICE_X3Y36          FDRE                                         r  autoClock/count1_reg[28]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105     1.611    autoClock/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 autoClock/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.503    autoClock/CLK
    SLICE_X3Y31          FDRE                                         r  autoClock/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  autoClock/count1_reg[5]/Q
                         net (fo=2, routed)           0.114     1.758    autoClock/count1[5]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.873 r  autoClock/count10_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.873    autoClock/count10_carry__0_n_7
    SLICE_X3Y31          FDRE                                         r  autoClock/count1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     2.017    autoClock/CLK
    SLICE_X3Y31          FDRE                                         r  autoClock/count1_reg[5]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105     1.608    autoClock/count1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 autoClock/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.506    autoClock/CLK
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  autoClock/count1_reg[17]/Q
                         net (fo=2, routed)           0.116     1.764    autoClock/count1[17]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  autoClock/count10_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.879    autoClock/count10_carry__3_n_7
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.020    autoClock/CLK
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[17]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    autoClock/count1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 autoClock/count1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.503    autoClock/CLK
    SLICE_X3Y31          FDRE                                         r  autoClock/count1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  autoClock/count1_reg[7]/Q
                         net (fo=2, routed)           0.120     1.765    autoClock/count1[7]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.876 r  autoClock/count10_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.876    autoClock/count10_carry__0_n_5
    SLICE_X3Y31          FDRE                                         r  autoClock/count1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     2.017    autoClock/CLK
    SLICE_X3Y31          FDRE                                         r  autoClock/count1_reg[7]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105     1.608    autoClock/count1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 autoClock/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.506    autoClock/CLK
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  autoClock/count1_reg[19]/Q
                         net (fo=2, routed)           0.121     1.768    autoClock/count1[19]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.879 r  autoClock/count10_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.879    autoClock/count10_carry__3_n_5
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.020    autoClock/CLK
    SLICE_X3Y34          FDRE                                         r  autoClock/count1_reg[19]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    autoClock/count1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 autoClock/count1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autoClock/count1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.505    autoClock/CLK
    SLICE_X3Y33          FDRE                                         r  autoClock/count1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  autoClock/count1_reg[15]/Q
                         net (fo=2, routed)           0.121     1.767    autoClock/count1[15]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  autoClock/count10_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.878    autoClock/count10_carry__2_n_5
    SLICE_X3Y33          FDRE                                         r  autoClock/count1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.019    autoClock/CLK
    SLICE_X3Y33          FDRE                                         r  autoClock/count1_reg[15]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.105     1.610    autoClock/count1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30     autoClock/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32     autoClock/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32     autoClock/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32     autoClock/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32     autoClock/count1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33     autoClock/count1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33     autoClock/count1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33     autoClock/count1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33     autoClock/count1_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     autoClock/count1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     autoClock/count1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     autoClock/count1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     autoClock/count1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     autoClock/count1_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     autoClock/count1_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     autoClock/count1_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     autoClock/count1_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     autoClock/count1_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     autoClock/count1_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31     autoClock/count1_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31     autoClock/count1_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31     autoClock/count1_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31     autoClock/count1_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     autoClock/count1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     autoClock/count1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     autoClock/count1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     autoClock/count1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33     autoClock/count1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33     autoClock/count1_reg[14]/C



