<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2801662.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2801662.v</a>
defines: 
time_elapsed: 1.160s
ram usage: 36668 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpmwg75eyo/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2801662.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2801662.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2801662.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr2801662.v:3</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr2801662.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr2801662.v:3</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpmwg75eyo/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpmwg75eyo/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpmwg75eyo/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2801662.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2801662.v</a>, line:3, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:10
       |vpiFullName:work@test
       |vpiStmt:
       \_assignment: , line:11
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (pass), line:11
           |vpiName:pass
           |vpiFullName:work@test.pass
         |vpiRhs:
         \_constant: , line:11
           |vpiConstType:3
           |vpiDecompile:&#39;b1
           |vpiSize:1
           |BIN:1
       |vpiStmt:
       \_assignment: , line:12
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (in), line:12
           |vpiName:in
           |vpiFullName:work@test.in
         |vpiRhs:
         \_constant: , line:12
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_delay_control: , line:13
         |#1
       |vpiStmt:
       \_if_stmt: , line:14
         |vpiCondition:
         \_operation: , line:14
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (out), line:14
             |vpiName:out
             |vpiFullName:work@test.out
           |vpiOperand:
           \_unsupported_expr: , line:14
             |STRING:      $display(&#34;Failed signal at begining, expected 1&#39;bx, got %b&#34;, out);

         |vpiStmt:
         \_begin: , line:14
           |vpiFullName:work@test
           |vpiStmt:
           \_sys_func_call: ($display), line:15
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:15
               |vpiConstType:6
               |vpiDecompile:&#34;Failed signal at begining, expected 1&#39;bx, got %b&#34;
               |vpiSize:50
               |STRING:&#34;Failed signal at begining, expected 1&#39;bx, got %b&#34;
             |vpiArgument:
             \_ref_obj: (out), line:15
               |vpiName:out
           |vpiStmt:
           \_assignment: , line:16
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (pass), line:16
               |vpiName:pass
               |vpiFullName:work@test.pass
             |vpiRhs:
             \_constant: , line:16
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
       |vpiStmt:
       \_delay_control: , line:18
         |#0
       |vpiStmt:
       \_if_stmt: , line:19
         |vpiCondition:
         \_operation: , line:19
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (out), line:19
             |vpiName:out
             |vpiFullName:work@test.out
           |vpiOperand:
           \_ref_obj: (in), line:19
             |vpiName:in
             |vpiFullName:work@test.in
         |vpiStmt:
         \_begin: , line:19
           |vpiFullName:work@test
           |vpiStmt:
           \_sys_func_call: ($display), line:20
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:20
               |vpiConstType:6
               |vpiDecompile:&#34;Failed signal at end, expected %b, got %b&#34;
               |vpiSize:43
               |STRING:&#34;Failed signal at end, expected %b, got %b&#34;
             |vpiArgument:
             \_ref_obj: (in), line:20
               |vpiName:in
             |vpiArgument:
             \_ref_obj: (out), line:20
               |vpiName:out
           |vpiStmt:
           \_assignment: , line:21
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (pass), line:21
               |vpiName:pass
               |vpiFullName:work@test.pass
             |vpiRhs:
             \_constant: , line:21
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
       |vpiStmt:
       \_if_stmt: , line:24
         |vpiCondition:
         \_ref_obj: (pass), line:24
           |vpiName:pass
           |vpiFullName:work@test.pass
         |vpiStmt:
         \_sys_func_call: ($display), line:24
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:24
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
   |vpiContAssign:
   \_cont_assign: , line:7
     |vpiRhs:
     \_unsupported_expr: , line:1
       |STRING:`timescale 1ns/1ps

     |vpiLhs:
     \_constant: , line:7
       |vpiConstType:7
       |vpiDecompile:1
       |vpiSize:32
       |INT:1
   |vpiNet:
   \_logic_net: (in), line:4
     |vpiName:in
     |vpiFullName:work@test.in
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (pass), line:4
     |vpiName:pass
     |vpiFullName:work@test.pass
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (out), line:5
     |vpiName:out
     |vpiFullName:work@test.out
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2801662.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2801662.v</a>, line:3
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (in), line:4, parent:work@test
     |vpiName:in
     |vpiFullName:work@test.in
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (pass), line:4, parent:work@test
     |vpiName:pass
     |vpiFullName:work@test.pass
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (out), line:5, parent:work@test
     |vpiName:out
     |vpiFullName:work@test.out
     |vpiNetType:1
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \in of type 36
Object: \pass of type 36
Object: \out of type 36
Object: \work_test of type 32
Object:  of type 8
Object:  of type 7
Object:  of type 4001
ERROR: Encountered unhandled object type: 4001

</pre>
</body>