library ieee;
use ieee.std_logic_1164.all;

entity myOR is
port
(
	A: in std_logic;
	B: in std_logic;
	c: out std_logic;
);
end myOR;

architecture myOR_arch of myOR is
begin
	C<= A or B;
end myOR_arch;




