// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_154_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mul_ln1169_1,
        zext_ln150,
        trunc_ln,
        sum_V_2_out,
        sum_V_2_out_ap_vld,
        all_attention_coefficients_V_address0,
        all_attention_coefficients_V_ce0,
        all_attention_coefficients_V_q0,
        nodes_features_proj_V_0_address0,
        nodes_features_proj_V_0_ce0,
        nodes_features_proj_V_0_q0,
        nodes_features_proj_V_1_address0,
        nodes_features_proj_V_1_ce0,
        nodes_features_proj_V_1_q0,
        nodes_features_proj_V_2_address0,
        nodes_features_proj_V_2_ce0,
        nodes_features_proj_V_2_q0,
        nodes_features_proj_V_3_address0,
        nodes_features_proj_V_3_ce0,
        nodes_features_proj_V_3_q0,
        nodes_features_proj_V_4_address0,
        nodes_features_proj_V_4_ce0,
        nodes_features_proj_V_4_q0,
        nodes_features_proj_V_5_address0,
        nodes_features_proj_V_5_ce0,
        nodes_features_proj_V_5_q0,
        nodes_features_proj_V_6_address0,
        nodes_features_proj_V_6_ce0,
        nodes_features_proj_V_6_q0,
        nodes_features_proj_V_7_address0,
        nodes_features_proj_V_7_ce0,
        nodes_features_proj_V_7_q0,
        nodes_features_proj_V_8_address0,
        nodes_features_proj_V_8_ce0,
        nodes_features_proj_V_8_q0,
        nodes_features_proj_V_9_address0,
        nodes_features_proj_V_9_ce0,
        nodes_features_proj_V_9_q0,
        nodes_features_proj_V_10_address0,
        nodes_features_proj_V_10_ce0,
        nodes_features_proj_V_10_q0,
        nodes_features_proj_V_11_address0,
        nodes_features_proj_V_11_ce0,
        nodes_features_proj_V_11_q0,
        nodes_features_proj_V_12_address0,
        nodes_features_proj_V_12_ce0,
        nodes_features_proj_V_12_q0,
        nodes_features_proj_V_13_address0,
        nodes_features_proj_V_13_ce0,
        nodes_features_proj_V_13_q0,
        nodes_features_proj_V_14_address0,
        nodes_features_proj_V_14_ce0,
        nodes_features_proj_V_14_q0,
        nodes_features_proj_V_15_address0,
        nodes_features_proj_V_15_ce0,
        nodes_features_proj_V_15_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] mul_ln1169_1;
input  [2:0] zext_ln150;
input  [3:0] trunc_ln;
output  [27:0] sum_V_2_out;
output   sum_V_2_out_ap_vld;
output  [15:0] all_attention_coefficients_V_address0;
output   all_attention_coefficients_V_ce0;
input  [27:0] all_attention_coefficients_V_q0;
output  [8:0] nodes_features_proj_V_0_address0;
output   nodes_features_proj_V_0_ce0;
input  [27:0] nodes_features_proj_V_0_q0;
output  [8:0] nodes_features_proj_V_1_address0;
output   nodes_features_proj_V_1_ce0;
input  [27:0] nodes_features_proj_V_1_q0;
output  [8:0] nodes_features_proj_V_2_address0;
output   nodes_features_proj_V_2_ce0;
input  [27:0] nodes_features_proj_V_2_q0;
output  [8:0] nodes_features_proj_V_3_address0;
output   nodes_features_proj_V_3_ce0;
input  [27:0] nodes_features_proj_V_3_q0;
output  [8:0] nodes_features_proj_V_4_address0;
output   nodes_features_proj_V_4_ce0;
input  [27:0] nodes_features_proj_V_4_q0;
output  [8:0] nodes_features_proj_V_5_address0;
output   nodes_features_proj_V_5_ce0;
input  [27:0] nodes_features_proj_V_5_q0;
output  [8:0] nodes_features_proj_V_6_address0;
output   nodes_features_proj_V_6_ce0;
input  [27:0] nodes_features_proj_V_6_q0;
output  [8:0] nodes_features_proj_V_7_address0;
output   nodes_features_proj_V_7_ce0;
input  [27:0] nodes_features_proj_V_7_q0;
output  [8:0] nodes_features_proj_V_8_address0;
output   nodes_features_proj_V_8_ce0;
input  [27:0] nodes_features_proj_V_8_q0;
output  [8:0] nodes_features_proj_V_9_address0;
output   nodes_features_proj_V_9_ce0;
input  [27:0] nodes_features_proj_V_9_q0;
output  [8:0] nodes_features_proj_V_10_address0;
output   nodes_features_proj_V_10_ce0;
input  [27:0] nodes_features_proj_V_10_q0;
output  [8:0] nodes_features_proj_V_11_address0;
output   nodes_features_proj_V_11_ce0;
input  [27:0] nodes_features_proj_V_11_q0;
output  [8:0] nodes_features_proj_V_12_address0;
output   nodes_features_proj_V_12_ce0;
input  [27:0] nodes_features_proj_V_12_q0;
output  [8:0] nodes_features_proj_V_13_address0;
output   nodes_features_proj_V_13_ce0;
input  [27:0] nodes_features_proj_V_13_q0;
output  [8:0] nodes_features_proj_V_14_address0;
output   nodes_features_proj_V_14_ce0;
input  [27:0] nodes_features_proj_V_14_q0;
output  [8:0] nodes_features_proj_V_15_address0;
output   nodes_features_proj_V_15_ce0;
input  [27:0] nodes_features_proj_V_15_q0;

reg ap_idle;
reg sum_V_2_out_ap_vld;
reg all_attention_coefficients_V_ce0;
reg nodes_features_proj_V_0_ce0;
reg nodes_features_proj_V_1_ce0;
reg nodes_features_proj_V_2_ce0;
reg nodes_features_proj_V_3_ce0;
reg nodes_features_proj_V_4_ce0;
reg nodes_features_proj_V_5_ce0;
reg nodes_features_proj_V_6_ce0;
reg nodes_features_proj_V_7_ce0;
reg nodes_features_proj_V_8_ce0;
reg nodes_features_proj_V_9_ce0;
reg nodes_features_proj_V_10_ce0;
reg nodes_features_proj_V_11_ce0;
reg nodes_features_proj_V_12_ce0;
reg nodes_features_proj_V_13_ce0;
reg nodes_features_proj_V_14_ce0;
reg nodes_features_proj_V_15_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln154_fu_371_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln154_reg_545;
reg   [0:0] icmp_ln154_reg_545_pp0_iter1_reg;
reg  signed [27:0] r_V_reg_634;
wire   [27:0] tmp_fu_441_p18;
reg  signed [27:0] tmp_reg_639;
wire   [45:0] r_V_7_fu_484_p2;
reg   [45:0] r_V_7_reg_644;
wire   [63:0] zext_ln1169_7_fu_393_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1171_3_fu_416_p1;
reg   [27:0] lhs_fu_100;
wire    ap_loop_init;
reg   [4:0] n2_fu_104;
reg   [4:0] ap_sig_allocacmp_n2_1;
wire   [4:0] add_ln154_fu_377_p2;
wire    ap_block_pp0_stage0_01001;
wire   [15:0] zext_ln1169_fu_383_p1;
wire   [15:0] add_ln1169_fu_387_p2;
wire   [6:0] tmp_s_fu_398_p3;
wire   [7:0] zext_ln1171_fu_406_p1;
wire   [7:0] zext_ln150_cast_fu_354_p1;
wire   [7:0] add_ln1171_fu_410_p2;
wire   [45:0] lhs_2_fu_493_p3;
wire   [45:0] ret_V_fu_501_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1039(
    .din0(nodes_features_proj_V_0_q0),
    .din1(nodes_features_proj_V_1_q0),
    .din2(nodes_features_proj_V_2_q0),
    .din3(nodes_features_proj_V_3_q0),
    .din4(nodes_features_proj_V_4_q0),
    .din5(nodes_features_proj_V_5_q0),
    .din6(nodes_features_proj_V_6_q0),
    .din7(nodes_features_proj_V_7_q0),
    .din8(nodes_features_proj_V_8_q0),
    .din9(nodes_features_proj_V_9_q0),
    .din10(nodes_features_proj_V_10_q0),
    .din11(nodes_features_proj_V_11_q0),
    .din12(nodes_features_proj_V_12_q0),
    .din13(nodes_features_proj_V_13_q0),
    .din14(nodes_features_proj_V_14_q0),
    .din15(nodes_features_proj_V_15_q0),
    .din16(trunc_ln),
    .dout(tmp_fu_441_p18)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U1040(
    .din0(tmp_reg_639),
    .din1(r_V_reg_634),
    .dout(r_V_7_fu_484_p2)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            lhs_fu_100 <= 28'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            lhs_fu_100 <= {{ret_V_fu_501_p2[45:18]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln154_fu_371_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n2_fu_104 <= add_ln154_fu_377_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n2_fu_104 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln154_reg_545 <= icmp_ln154_fu_371_p2;
        icmp_ln154_reg_545_pp0_iter1_reg <= icmp_ln154_reg_545;
        r_V_reg_634 <= all_attention_coefficients_V_q0;
        tmp_reg_639 <= tmp_fu_441_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        r_V_7_reg_644 <= r_V_7_fu_484_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_V_ce0 = 1'b1;
    end else begin
        all_attention_coefficients_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln154_fu_371_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n2_1 = 5'd0;
    end else begin
        ap_sig_allocacmp_n2_1 = n2_fu_104;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_0_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_10_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_11_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_12_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_13_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_14_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_15_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_1_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_2_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_3_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_4_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_5_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_6_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_7_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_8_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_9_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln154_reg_545_pp0_iter1_reg == 1'd1))) begin
        sum_V_2_out_ap_vld = 1'b1;
    end else begin
        sum_V_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1169_fu_387_p2 = (mul_ln1169_1 + zext_ln1169_fu_383_p1);

assign add_ln1171_fu_410_p2 = (zext_ln1171_fu_406_p1 + zext_ln150_cast_fu_354_p1);

assign add_ln154_fu_377_p2 = (ap_sig_allocacmp_n2_1 + 5'd1);

assign all_attention_coefficients_V_address0 = zext_ln1169_7_fu_393_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln154_fu_371_p2 = ((ap_sig_allocacmp_n2_1 == 5'd19) ? 1'b1 : 1'b0);

assign lhs_2_fu_493_p3 = {{lhs_fu_100}, {18'd0}};

assign nodes_features_proj_V_0_address0 = zext_ln1171_3_fu_416_p1;

assign nodes_features_proj_V_10_address0 = zext_ln1171_3_fu_416_p1;

assign nodes_features_proj_V_11_address0 = zext_ln1171_3_fu_416_p1;

assign nodes_features_proj_V_12_address0 = zext_ln1171_3_fu_416_p1;

assign nodes_features_proj_V_13_address0 = zext_ln1171_3_fu_416_p1;

assign nodes_features_proj_V_14_address0 = zext_ln1171_3_fu_416_p1;

assign nodes_features_proj_V_15_address0 = zext_ln1171_3_fu_416_p1;

assign nodes_features_proj_V_1_address0 = zext_ln1171_3_fu_416_p1;

assign nodes_features_proj_V_2_address0 = zext_ln1171_3_fu_416_p1;

assign nodes_features_proj_V_3_address0 = zext_ln1171_3_fu_416_p1;

assign nodes_features_proj_V_4_address0 = zext_ln1171_3_fu_416_p1;

assign nodes_features_proj_V_5_address0 = zext_ln1171_3_fu_416_p1;

assign nodes_features_proj_V_6_address0 = zext_ln1171_3_fu_416_p1;

assign nodes_features_proj_V_7_address0 = zext_ln1171_3_fu_416_p1;

assign nodes_features_proj_V_8_address0 = zext_ln1171_3_fu_416_p1;

assign nodes_features_proj_V_9_address0 = zext_ln1171_3_fu_416_p1;

assign ret_V_fu_501_p2 = (lhs_2_fu_493_p3 + r_V_7_reg_644);

assign sum_V_2_out = lhs_fu_100;

assign tmp_s_fu_398_p3 = {{ap_sig_allocacmp_n2_1}, {2'd0}};

assign zext_ln1169_7_fu_393_p1 = add_ln1169_fu_387_p2;

assign zext_ln1169_fu_383_p1 = ap_sig_allocacmp_n2_1;

assign zext_ln1171_3_fu_416_p1 = add_ln1171_fu_410_p2;

assign zext_ln1171_fu_406_p1 = tmp_s_fu_398_p3;

assign zext_ln150_cast_fu_354_p1 = zext_ln150;

endmodule //GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_154_4
