git clone --depth 1 --no-tags https://github.com/Je06jm/64-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354419836
git clone --depth 1 --no-tags https://github.com/dclab02/final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368131001
git clone --depth 1 --no-tags https://github.com/NitishaS-812k/Verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367438828
git clone --depth 1 --no-tags https://github.com/uranusb/UART_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367426024
git clone --depth 1 --no-tags https://github.com/bhyou/sensor-network-readout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386514038
git clone --depth 1 --no-tags https://github.com/namanmody-UML/HeterogenousCompLab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386929442
git clone --depth 1 --no-tags https://github.com/CloudNomad/github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395374015
git clone --depth 1 --no-tags https://github.com/De3ph/A-Simple-8-Bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383204719
git clone --depth 1 --no-tags https://github.com/bigBrain1901/nPOWER-ISA-5-STAGE-PIPELINED-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363628697
git clone --depth 1 --no-tags https://github.com/hansgaensbauer/riscv-democore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355711086
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_BCD_To_7_Segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374150740
git clone --depth 1 --no-tags https://github.com/hx15/AMBA_AP3_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362221376
git clone --depth 1 --no-tags https://github.com/iliyankrastanov/SV_UVM_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368456306
git clone --depth 1 --no-tags https://github.com/adnanashraf17501/uvm_4_16_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372139272
git clone --depth 1 --no-tags https://github.com/lrvnc/trabalho5-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375815588
git clone --depth 1 --no-tags https://github.com/aknapen/otter-fun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380028750
git clone --depth 1 --no-tags https://github.com/BrandanJV/Scanner3D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365638090
git clone --depth 1 --no-tags https://github.com/MEETMS7/tvip-common.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367835622
git clone --depth 1 --no-tags https://github.com/MarianoIDC/Lab4_TTT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364681708
git clone --depth 1 --no-tags https://github.com/MarianoIDC/TallerDigitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392509320
git clone --depth 1 --no-tags https://github.com/MickeyMouseMouse/AlarmClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382351076
git clone --depth 1 --no-tags https://github.com/liqinyang/Analysis-of-random-numbers-using-FPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377231838
git clone --depth 1 --no-tags https://github.com/Thanujsai/4X4-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378229419
git clone --depth 1 --no-tags https://github.com/RyanNand/MyProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377926277
git clone --depth 1 --no-tags https://github.com/ttsaadet/FPGA-Based-POS-Terminal_METU_EE314.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378342320
git clone --depth 1 --no-tags https://github.com/Haridhra/VGA_Pong_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385343136
git clone --depth 1 --no-tags https://github.com/fcarli3/tiny_encryption_algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388574650
git clone --depth 1 --no-tags https://github.com/adi-s-bit/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390838109
git clone --depth 1 --no-tags https://github.com/Fernsicles/Clock_Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390598935
git clone --depth 1 --no-tags https://github.com/brandon197/LRU_Intigrated-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361063704
git clone --depth 1 --no-tags https://github.com/MohammedAbuFares/Verification-of-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369973510
git clone --depth 1 --no-tags https://github.com/viki22052/sv_uvm_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368171982
git clone --depth 1 --no-tags https://github.com/alopez802/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365932961
git clone --depth 1 --no-tags https://github.com/Stefanshi2019/ECE342.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364092487
git clone --depth 1 --no-tags https://github.com/rvkrysh/openrtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353898233
git clone --depth 1 --no-tags https://github.com/snowtothemax/ECE551FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355275996
git clone --depth 1 --no-tags https://github.com/aknapen/cpe333.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355281460
git clone --depth 1 --no-tags https://github.com/matsumon/System-Verilog-NES-Receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375565849
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364161334
git clone --depth 1 --no-tags https://github.com/skyfenton/otter-mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363501664
git clone --depth 1 --no-tags https://github.com/moiz8989/ece-593-pre-silicon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357018001
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359465744
git clone --depth 1 --no-tags https://github.com/abbasrsyedk/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374524880
git clone --depth 1 --no-tags https://github.com/yuri-panchul/2019_2021_eda_playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379160614
git clone --depth 1 --no-tags https://github.com/hansikaweerasena/Chaffing-and-Winnowing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361253472
git clone --depth 1 --no-tags https://github.com/alpylmmz/video-scene.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371012862
git clone --depth 1 --no-tags https://github.com/deserthobo13/Thunderbird_lights.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373719345
git clone --depth 1 --no-tags https://github.com/OkanSen/Mips-and-Verilog-Practices-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379942873
git clone --depth 1 --no-tags https://github.com/jiru1997/Implementation-of-the-Click-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378772576
git clone --depth 1 --no-tags https://github.com/4mod3/matrix_mul_fyp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358659751
git clone --depth 1 --no-tags https://github.com/danielgaio/sigmoid_taylor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360510282
git clone --depth 1 --no-tags https://github.com/MatusPilnan/asicde-collab-testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361206745
git clone --depth 1 --no-tags https://github.com/aurthurtang/StopWatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391492332
git clone --depth 1 --no-tags https://github.com/pnayak1501/sun-sensors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391063002
git clone --depth 1 --no-tags https://github.com/AdityaBhargava64/Implementation_Full_Adder_using_VERILOG_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391044001
git clone --depth 1 --no-tags https://github.com/AndrewSain/HLS_Wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391816718
git clone --depth 1 --no-tags https://github.com/paulikauro/verikool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391721279
git clone --depth 1 --no-tags https://github.com/zeeshandildar/Simple_alu_uvm_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391830442
git clone --depth 1 --no-tags https://github.com/CarsonChild/kogge_stone_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395440885
git clone --depth 1 --no-tags https://github.com/MalinaMetea/Snake-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389746610
git clone --depth 1 --no-tags https://github.com/metzkorn/HDLtoys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387011582
git clone --depth 1 --no-tags https://github.com/Stanzin15/jkFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371300281
git clone --depth 1 --no-tags https://github.com/lapd-soc/ECE510-EFV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360372660
git clone --depth 1 --no-tags https://github.com/rhgod/RISC-V_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365533672
git clone --depth 1 --no-tags https://github.com/zmh403/PULPino_on_Vitis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366632023
git clone --depth 1 --no-tags https://github.com/DarthZhu/MIPS_MultiCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366090863
git clone --depth 1 --no-tags https://github.com/MegaSoC/SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354191528
git clone --depth 1 --no-tags https://github.com/Zihaokong/CSE148.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355779744
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-checkedc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353813542
git clone --depth 1 --no-tags https://github.com/skmtti/mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355937003
git clone --depth 1 --no-tags https://github.com/knyuchen/fix_point_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356597450
git clone --depth 1 --no-tags https://github.com/sunbanett40/XOR-Decryptor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357213323
git clone --depth 1 --no-tags https://github.com/ChrisAndrea2011/Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361703359
git clone --depth 1 --no-tags https://github.com/MaurizioCapra/automatic_synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360427580
git clone --depth 1 --no-tags https://github.com/zceeudd/ELEC0036---Microprocessor-GH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357859677
git clone --depth 1 --no-tags https://github.com/LadyzRoman/verilog_i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367844767
git clone --depth 1 --no-tags https://github.com/walberfa/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367091921
git clone --depth 1 --no-tags https://github.com/damlasu/RISC-V-Tabanli-Islemci-Tasarimi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371606308
git clone --depth 1 --no-tags https://github.com/muregad/Multicore-Cache-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370081860
git clone --depth 1 --no-tags https://github.com/Grieverheart/v30mz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367930880
git clone --depth 1 --no-tags https://github.com/shi428/ben-eater-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373575556
git clone --depth 1 --no-tags https://github.com/EngRaff92/SIMPLE_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375464263
git clone --depth 1 --no-tags https://github.com/ianberdan/Single-Error-Correction-Double-Error-Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377984501
git clone --depth 1 --no-tags https://github.com/sri-harshaa/AHB-Lite-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369011483
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/evo_servo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379093542
git clone --depth 1 --no-tags https://github.com/sdesai41/RISCV-32-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385350776
git clone --depth 1 --no-tags https://github.com/las-sc/scr7_l3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383246291
git clone --depth 1 --no-tags https://github.com/y38y38/verilator_dct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382442447
git clone --depth 1 --no-tags https://github.com/Sda19021971/CoreX16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394050418
git clone --depth 1 --no-tags https://github.com/flaviens/pkg_function_issue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389887497
git clone --depth 1 --no-tags https://github.com/KetanJogi021/Hardware-Scheduler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385939095
git clone --depth 1 --no-tags https://github.com/CutaAndrei/CutaAndrei.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385974900
git clone --depth 1 --no-tags https://github.com/zaznov/MKDS-free-mode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353728464
git clone --depth 1 --no-tags https://github.com/Nurl4n/Nim-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353079047
git clone --depth 1 --no-tags https://github.com/adnanashraf17501/uvm_and.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372139673
git clone --depth 1 --no-tags https://github.com/Mahesh-Jasti/32Bit-MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373459630
git clone --depth 1 --no-tags https://github.com/jacksonconte/cse140l_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364727232
git clone --depth 1 --no-tags https://github.com/FJShen/chisel-adder-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355265980
