digraph "CFG for '_Z13uniformUpdateP15HIP_vector_typeIjLj4EEPj' function" {
	label="CFG for '_Z13uniformUpdateP15HIP_vector_typeIjLj4EEPj' function";

	Node0x5195420 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %9 = icmp eq i32 %8, 0\l  br i1 %9, label %10, label %14\l|{<s0>T|<s1>F}}"];
	Node0x5195420:s0 -> Node0x51958d0;
	Node0x5195420:s1 -> Node0x5197230;
	Node0x51958d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%10:\l10:                                               \l  %11 = zext i32 %3 to i64\l  %12 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %11\l  %13 = load i32, i32 addrspace(1)* %12, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %13, i32 addrspace(3)*\l... @_ZZ13uniformUpdateP15HIP_vector_typeIjLj4EEPjE3buf, align 4, !tbaa !7\l  br label %14\l}"];
	Node0x51958d0 -> Node0x5197230;
	Node0x5197230 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%14:\l14:                                               \l  %15 = zext i16 %7 to i32\l  %16 = mul i32 %3, %15\l  %17 = add i32 %16, %8\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %18 = zext i32 %17 to i64\l  %19 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %18, i32 0, i32 0, i32 0, i64 0\l  %20 = load i32, i32 addrspace(1)* %19, align 16, !amdgpu.noclobber !5\l  %21 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %18, i32 0, i32 0, i32 0, i64 1\l  %22 = load i32, i32 addrspace(1)* %21, align 4, !amdgpu.noclobber !5\l  %23 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %18, i32 0, i32 0, i32 0, i64 2\l  %24 = load i32, i32 addrspace(1)* %23, align 8, !amdgpu.noclobber !5\l  %25 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %18, i32 0, i32 0, i32 0, i64 3\l  %26 = load i32, i32 addrspace(1)* %25, align 4, !amdgpu.noclobber !5\l  %27 = load i32, i32 addrspace(3)*\l... @_ZZ13uniformUpdateP15HIP_vector_typeIjLj4EEPjE3buf, align 4, !tbaa !7\l  %28 = add i32 %27, %20\l  %29 = add i32 %27, %22\l  %30 = add i32 %27, %24\l  %31 = add i32 %27, %26\l  store i32 %28, i32 addrspace(1)* %19, align 16\l  store i32 %29, i32 addrspace(1)* %21, align 4\l  store i32 %30, i32 addrspace(1)* %23, align 8\l  store i32 %31, i32 addrspace(1)* %25, align 4\l  ret void\l}"];
}
