Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Jun 13 12:41:31 2017
| Host         : bkhusain-HP-Z420-Workstation running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_level_circuit_control_sets_placed.rpt
| Design       : top_level_circuit
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              57 |           18 |
| Yes          | No                    | No                     |              72 |           30 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              47 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+--------------------------------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal               |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------+--------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | init/temp_vbat_i_1_n_0                    |                                            |                1 |              1 |
|  CLK_IBUF_BUFG | init/temp_vdd_i_1_n_0                     |                                            |                1 |              1 |
|  CLK_IBUF_BUFG | print/after_page_state                    | print/after_page_state[4]_i_1_n_0          |                1 |              4 |
|  CLK_IBUF_BUFG | print/after_char_state                    | print/temp_index[3]_i_1_n_0                |                1 |              4 |
|  CLK_IBUF_BUFG |                                           | print/SPI_COMP/counter                     |                1 |              5 |
|  CLK_IBUF_BUFG |                                           | init/spi_comp/counter                      |                1 |              5 |
|  CLK_IBUF_BUFG | init/spi_comp/temp_sdo                    | init/spi_comp/shIFt_counter[3]_i_1_n_0     |                2 |              5 |
|  CLK_IBUF_BUFG | print/g0_b0__2_n_0                        |                                            |                4 |              5 |
|  CLK_IBUF_BUFG | print/DELAY_COMP/E[0]                     |                                            |                3 |              5 |
|  CLK_IBUF_BUFG | init/g0_b0__0_n_0                         |                                            |                2 |              5 |
|  CLK_IBUF_BUFG | init/spi_comp/E[0]                        | RST_IBUF                                   |                2 |              5 |
|  CLK_IBUF_BUFG | print/SPI_COMP/temp_sdo                   | print/SPI_COMP/shIFt_counter[3]_i_1__0_n_0 |                1 |              5 |
|  CLK_IBUF_BUFG | print/temp_spi_data[6]_i_1_n_0            |                                            |                2 |              6 |
|  CLK_IBUF_BUFG | print/after_update_state                  |                                            |                2 |              6 |
|  CLK_IBUF_BUFG | print/SPI_COMP/shIFt_regISter             |                                            |                3 |              8 |
|  CLK_IBUF_BUFG | init/g0_b0__1_n_0                         |                                            |                2 |              8 |
|  CLK_IBUF_BUFG | init/spi_comp/shIFt_regISter              |                                            |                2 |              8 |
|  CLK_IBUF_BUFG | print/after_char_state                    |                                            |                5 |              9 |
|  CLK_IBUF_BUFG | print/g0_b0__3_n_0                        |                                            |                3 |             10 |
|  CLK_IBUF_BUFG | init/delay_comp/ms_counter[0]_i_2_n_0     | init/delay_comp/ms_counter[0]_i_1_n_0      |                3 |             12 |
|  CLK_IBUF_BUFG | print/DELAY_COMP/ms_counter[0]_i_2__0_n_0 | print/DELAY_COMP/ms_counter[0]_i_1__0_n_0  |                3 |             12 |
|  CLK_IBUF_BUFG |                                           | RST_IBUF                                   |                6 |             13 |
|  CLK_IBUF_BUFG |                                           | print/DELAY_COMP/clk_counter__0            |                5 |             17 |
|  CLK_IBUF_BUFG |                                           | init/delay_comp/clk_counter__0             |                5 |             17 |
|  CLK_IBUF_BUFG |                                           |                                            |                8 |             17 |
+----------------+-------------------------------------------+--------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     2 |
| 5      |                     8 |
| 6      |                     2 |
| 8      |                     3 |
| 9      |                     1 |
| 10     |                     1 |
| 12     |                     2 |
| 13     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


