{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79882,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79962,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00117565,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000568062,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000218937,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000568062,
	"finish__design__instance__count__class:buffer": 20,
	"finish__design__instance__area__class:buffer": 170.163,
	"finish__design__instance__count__class:clock_buffer": 40,
	"finish__design__instance__area__class:clock_buffer": 850.816,
	"finish__design__instance__count__class:timing_repair_buffer": 69,
	"finish__design__instance__area__class:timing_repair_buffer": 452.934,
	"finish__design__instance__count__class:inverter": 16,
	"finish__design__instance__area__class:inverter": 78.8256,
	"finish__design__instance__count__class:clock_inverter": 14,
	"finish__design__instance__area__class:clock_inverter": 171.414,
	"finish__design__instance__count__class:sequential_cell": 292,
	"finish__design__instance__area__class:sequential_cell": 8608.26,
	"finish__design__instance__count__class:multi_input_combinational_cell": 278,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3776.12,
	"finish__design__instance__count": 729,
	"finish__design__instance__area": 14108.5,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1.70477,
	"finish__clock__skew__setup": 0.00757283,
	"finish__clock__skew__hold": 0.00757283,
	"finish__timing__drv__max_slew_limit": 0.645667,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.68377,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00608402,
	"finish__power__switching__total": 0.00309604,
	"finish__power__leakage__total": 5.00157e-09,
	"finish__power__total": 0.00918007,
	"finish__design__io": 56,
	"finish__design__die__area": 22070.1,
	"finish__design__core__area": 21021.4,
	"finish__design__instance__count": 1004,
	"finish__design__instance__area": 14452.6,
	"finish__design__instance__count__stdcell": 1004,
	"finish__design__instance__area__stdcell": 14452.6,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.687519,
	"finish__design__instance__utilization__stdcell": 0.687519,
	"finish__design__rows": 53,
	"finish__design__rows:unithd": 53,
	"finish__design__sites": 16801,
	"finish__design__sites:unithd": 16801,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}