Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:16:20 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : diffeq_paj_convert
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.192ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 8.008ns (77.250%)  route 2.358ns (22.750%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 12.530 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.217     3.341    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.342     7.248    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.291 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.291    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.548 r  u_var2_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.548    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.597 r  u_var2_i_29__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.750 r  u_var2_i_24__0/O[1]
                         net (fo=6, routed)           0.414     8.163    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.282 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.282    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.539 r  u_var2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.539    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.643 r  u_var2_i_2__0/O[0]
                         net (fo=1, routed)           0.355     8.999    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.356 r  u_var2/u_var2/P[0]
                         net (fo=1, routed)           0.351    11.707    n_105_u_var2/u_var2
    SLICE_X8Y165                                                      r  u_var[23]_i_15/I1
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.750 r  u_var[23]_i_15/O
                         net (fo=1, routed)           0.000    11.750    n_0_u_var[23]_i_15
    SLICE_X8Y165                                                      r  u_var_reg[23]_i_11/S[1]
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.996 r  u_var_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.996    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/CI
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.143 f  u_var_reg[27]_i_11/O[3]
                         net (fo=3, routed)           0.354    12.497    n_4_u_var_reg[27]_i_11
    SLICE_X13Y167                                                     f  u_var[27]_i_6/I0
    SLICE_X13Y167        LUT3 (Prop_lut3_I0_O)        0.120    12.617 r  u_var[27]_i_6/O
                         net (fo=1, routed)           0.097    12.714    n_0_u_var[27]_i_6
    SLICE_X12Y167                                                     r  u_var_reg[27]_i_2/DI[0]
    SLICE_X12Y167        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    12.990 r  u_var_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.990    n_0_u_var_reg[27]_i_2
    SLICE_X12Y168                                                     r  u_var_reg[31]_i_2/CI
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    13.142 r  u_var_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.246    13.388    u_var0[29]
    SLICE_X11Y168                                                     r  u_var[29]_i_1/I0
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.121    13.509 r  u_var[29]_i_1/O
                         net (fo=2, routed)           0.198    13.708    u_var[29]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.110    12.530    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.296    12.826    
                         clock uncertainty           -0.035    12.791    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275    12.516    temp/temp
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                 -1.192    

Slack (VIOLATED) :        -1.177ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.351ns  (logic 7.885ns (76.175%)  route 2.466ns (23.825%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 12.530 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.217     3.341    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.342     7.248    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.291 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.291    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.548 r  u_var2_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.548    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.597 r  u_var2_i_29__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.750 r  u_var2_i_24__0/O[1]
                         net (fo=6, routed)           0.414     8.163    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.282 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.282    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.539 r  u_var2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.539    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.643 r  u_var2_i_2__0/O[0]
                         net (fo=1, routed)           0.355     8.999    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[3])
                                                      2.357    11.356 r  u_var2/u_var2/P[3]
                         net (fo=1, routed)           0.413    11.768    n_102_u_var2/u_var2
    SLICE_X8Y166                                                      r  u_var[27]_i_16/I1
    SLICE_X8Y166         LUT2 (Prop_lut2_I1_O)        0.043    11.811 r  u_var[27]_i_16/O
                         net (fo=1, routed)           0.000    11.811    n_0_u_var[27]_i_16
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/S[0]
    SLICE_X8Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.049 r  u_var_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.049    n_0_u_var_reg[27]_i_11
    SLICE_X8Y167                                                      r  u_var_reg[31]_i_12/CI
    SLICE_X8Y167         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.196 f  u_var_reg[31]_i_12/O[3]
                         net (fo=3, routed)           0.369    12.566    n_4_u_var_reg[31]_i_12
    SLICE_X13Y169                                                     f  u_var[31]_i_5/I0
    SLICE_X13Y169        LUT3 (Prop_lut3_I0_O)        0.120    12.686 r  u_var[31]_i_5/O
                         net (fo=1, routed)           0.170    12.855    n_0_u_var[31]_i_5
    SLICE_X12Y168                                                     r  u_var_reg[31]_i_2/DI[0]
    SLICE_X12Y168        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.314    13.169 r  u_var_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.189    13.358    u_var0[31]
    SLICE_X13Y168                                                     r  u_var[31]_i_1/I0
    SLICE_X13Y168        LUT3 (Prop_lut3_I0_O)        0.120    13.478 r  u_var[31]_i_1/O
                         net (fo=2, routed)           0.214    13.693    u_var[31]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.110    12.530    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.296    12.826    
                         clock uncertainty           -0.035    12.791    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.275    12.516    temp/temp
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                 -1.177    

Slack (VIOLATED) :        -1.153ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.327ns  (logic 7.956ns (77.039%)  route 2.371ns (22.961%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 12.530 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.217     3.341    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.342     7.248    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.291 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.291    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.548 r  u_var2_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.548    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.597 r  u_var2_i_29__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.750 r  u_var2_i_24__0/O[1]
                         net (fo=6, routed)           0.414     8.163    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.282 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.282    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.539 r  u_var2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.539    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.643 r  u_var2_i_2__0/O[0]
                         net (fo=1, routed)           0.355     8.999    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.356 r  u_var2/u_var2/P[0]
                         net (fo=1, routed)           0.351    11.707    n_105_u_var2/u_var2
    SLICE_X8Y165                                                      r  u_var[23]_i_15/I1
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.750 r  u_var[23]_i_15/O
                         net (fo=1, routed)           0.000    11.750    n_0_u_var[23]_i_15
    SLICE_X8Y165                                                      r  u_var_reg[23]_i_11/S[1]
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.996 r  u_var_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.996    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/CI
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.143 f  u_var_reg[27]_i_11/O[3]
                         net (fo=3, routed)           0.354    12.497    n_4_u_var_reg[27]_i_11
    SLICE_X13Y167                                                     f  u_var[27]_i_6/I0
    SLICE_X13Y167        LUT3 (Prop_lut3_I0_O)        0.120    12.617 r  u_var[27]_i_6/O
                         net (fo=1, routed)           0.097    12.714    n_0_u_var[27]_i_6
    SLICE_X12Y167                                                     r  u_var_reg[27]_i_2/DI[0]
    SLICE_X12Y167        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    12.990 r  u_var_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.990    n_0_u_var_reg[27]_i_2
    SLICE_X12Y168                                                     r  u_var_reg[31]_i_2/CI
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.092 r  u_var_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.258    13.350    u_var0[28]
    SLICE_X10Y167                                                     r  u_var[28]_i_1/I0
    SLICE_X10Y167        LUT3 (Prop_lut3_I0_O)        0.119    13.469 r  u_var[28]_i_1/O
                         net (fo=2, routed)           0.199    13.669    u_var[28]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.110    12.530    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.296    12.826    
                         clock uncertainty           -0.035    12.791    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.275    12.516    temp/temp
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -13.669    
  -------------------------------------------------------------------
                         slack                                 -1.153    

Slack (VIOLATED) :        -1.138ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.312ns  (logic 7.931ns (76.907%)  route 2.381ns (23.093%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 12.530 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.217     3.341    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.342     7.248    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.291 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.291    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.548 r  u_var2_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.548    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.597 r  u_var2_i_29__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.750 r  u_var2_i_24__0/O[1]
                         net (fo=6, routed)           0.414     8.163    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.282 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.282    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.539 r  u_var2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.539    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.643 r  u_var2_i_2__0/O[0]
                         net (fo=1, routed)           0.355     8.999    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.356 r  u_var2/u_var2/P[0]
                         net (fo=1, routed)           0.351    11.707    n_105_u_var2/u_var2
    SLICE_X8Y165                                                      r  u_var[23]_i_15/I1
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.750 r  u_var[23]_i_15/O
                         net (fo=1, routed)           0.000    11.750    n_0_u_var[23]_i_15
    SLICE_X8Y165                                                      r  u_var_reg[23]_i_11/S[1]
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.996 r  u_var_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.996    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/CI
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.098 f  u_var_reg[27]_i_11/O[0]
                         net (fo=3, routed)           0.266    12.364    n_7_u_var_reg[27]_i_11
    SLICE_X13Y166                                                     f  u_var[23]_i_5/I0
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.119    12.483 r  u_var[23]_i_5/O
                         net (fo=1, routed)           0.195    12.677    n_0_u_var[23]_i_5
    SLICE_X12Y166                                                     r  u_var_reg[23]_i_2/DI[1]
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245    12.922 r  u_var_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.922    n_0_u_var_reg[23]_i_2
    SLICE_X12Y167                                                     r  u_var_reg[27]_i_2/CI
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    13.074 r  u_var_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.260    13.335    u_var0[25]
    SLICE_X11Y168                                                     r  u_var[25]_i_1/I0
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.121    13.456 r  u_var[25]_i_1/O
                         net (fo=2, routed)           0.198    13.654    u_var[25]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.110    12.530    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.296    12.826    
                         clock uncertainty           -0.035    12.791    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.275    12.516    temp/temp
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                 -1.138    

Slack (VIOLATED) :        -1.124ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.299ns  (logic 7.854ns (76.259%)  route 2.445ns (23.741%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 12.530 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.217     3.341    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.342     7.248    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.291 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.291    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.548 r  u_var2_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.548    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.597 r  u_var2_i_29__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.750 r  u_var2_i_24__0/O[1]
                         net (fo=6, routed)           0.414     8.163    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.282 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.282    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.539 r  u_var2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.539    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.643 r  u_var2_i_2__0/O[0]
                         net (fo=1, routed)           0.355     8.999    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[3])
                                                      2.357    11.356 r  u_var2/u_var2/P[3]
                         net (fo=1, routed)           0.413    11.768    n_102_u_var2/u_var2
    SLICE_X8Y166                                                      r  u_var[27]_i_16/I1
    SLICE_X8Y166         LUT2 (Prop_lut2_I1_O)        0.043    11.811 r  u_var[27]_i_16/O
                         net (fo=1, routed)           0.000    11.811    n_0_u_var[27]_i_16
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/S[0]
    SLICE_X8Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.049 r  u_var_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.049    n_0_u_var_reg[27]_i_11
    SLICE_X8Y167                                                      r  u_var_reg[31]_i_12/CI
    SLICE_X8Y167         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.196 f  u_var_reg[31]_i_12/O[3]
                         net (fo=3, routed)           0.369    12.566    n_4_u_var_reg[31]_i_12
    SLICE_X13Y169                                                     f  u_var[31]_i_5/I0
    SLICE_X13Y169        LUT3 (Prop_lut3_I0_O)        0.120    12.686 r  u_var[31]_i_5/O
                         net (fo=1, routed)           0.170    12.855    n_0_u_var[31]_i_5
    SLICE_X12Y168                                                     r  u_var_reg[31]_i_2/DI[0]
    SLICE_X12Y168        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.277    13.132 r  u_var_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.183    13.315    u_var0[30]
    SLICE_X11Y168                                                     r  u_var[30]_i_1/I0
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.126    13.441 r  u_var[30]_i_1/O
                         net (fo=2, routed)           0.199    13.641    u_var[30]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.110    12.530    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.296    12.826    
                         clock uncertainty           -0.035    12.791    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.275    12.516    temp/temp
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -13.641    
  -------------------------------------------------------------------
                         slack                                 -1.124    

Slack (VIOLATED) :        -1.057ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.232ns  (logic 7.925ns (77.457%)  route 2.307ns (22.543%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 12.530 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.217     3.341    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.342     7.248    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.291 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.291    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.548 r  u_var2_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.548    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.597 r  u_var2_i_29__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.750 r  u_var2_i_24__0/O[1]
                         net (fo=6, routed)           0.414     8.163    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.282 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.282    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.539 r  u_var2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.539    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.643 r  u_var2_i_2__0/O[0]
                         net (fo=1, routed)           0.355     8.999    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.356 r  u_var2/u_var2/P[0]
                         net (fo=1, routed)           0.351    11.707    n_105_u_var2/u_var2
    SLICE_X8Y165                                                      r  u_var[23]_i_15/I1
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.750 r  u_var[23]_i_15/O
                         net (fo=1, routed)           0.000    11.750    n_0_u_var[23]_i_15
    SLICE_X8Y165                                                      r  u_var_reg[23]_i_11/S[1]
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.996 r  u_var_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.996    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/CI
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.098 f  u_var_reg[27]_i_11/O[0]
                         net (fo=3, routed)           0.266    12.364    n_7_u_var_reg[27]_i_11
    SLICE_X13Y166                                                     f  u_var[23]_i_5/I0
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.119    12.483 r  u_var[23]_i_5/O
                         net (fo=1, routed)           0.195    12.677    n_0_u_var[23]_i_5
    SLICE_X12Y166                                                     r  u_var_reg[23]_i_2/DI[1]
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245    12.922 r  u_var_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.922    n_0_u_var_reg[23]_i_2
    SLICE_X12Y167                                                     r  u_var_reg[27]_i_2/CI
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    13.069 r  u_var_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.163    13.233    u_var0[27]
    SLICE_X13Y168                                                     r  u_var[27]_i_1/I0
    SLICE_X13Y168        LUT3 (Prop_lut3_I0_O)        0.120    13.353 r  u_var[27]_i_1/O
                         net (fo=2, routed)           0.220    13.573    u_var[27]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.110    12.530    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.296    12.826    
                         clock uncertainty           -0.035    12.791    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.275    12.516    temp/temp
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -13.573    
  -------------------------------------------------------------------
                         slack                                 -1.057    

Slack (VIOLATED) :        -1.022ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.197ns  (logic 7.892ns (77.395%)  route 2.305ns (22.605%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 12.530 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.217     3.341    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.342     7.248    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.291 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.291    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.548 r  u_var2_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.548    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.597 r  u_var2_i_29__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.750 r  u_var2_i_24__0/O[1]
                         net (fo=6, routed)           0.414     8.163    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.282 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.282    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.539 r  u_var2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.539    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.643 r  u_var2_i_2__0/O[0]
                         net (fo=1, routed)           0.355     8.999    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.356 r  u_var2/u_var2/P[0]
                         net (fo=1, routed)           0.351    11.707    n_105_u_var2/u_var2
    SLICE_X8Y165                                                      r  u_var[23]_i_15/I1
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.750 r  u_var[23]_i_15/O
                         net (fo=1, routed)           0.000    11.750    n_0_u_var[23]_i_15
    SLICE_X8Y165                                                      r  u_var_reg[23]_i_11/S[1]
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.996 r  u_var_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.996    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/CI
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.098 f  u_var_reg[27]_i_11/O[0]
                         net (fo=3, routed)           0.266    12.364    n_7_u_var_reg[27]_i_11
    SLICE_X13Y166                                                     f  u_var[23]_i_5/I0
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.119    12.483 r  u_var[23]_i_5/O
                         net (fo=1, routed)           0.195    12.677    n_0_u_var[23]_i_5
    SLICE_X12Y166                                                     r  u_var_reg[23]_i_2/DI[1]
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245    12.922 r  u_var_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.922    n_0_u_var_reg[23]_i_2
    SLICE_X12Y167                                                     r  u_var_reg[27]_i_2/CI
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108    13.030 r  u_var_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.183    13.213    u_var0[26]
    SLICE_X11Y167                                                     r  u_var[26]_i_1/I0
    SLICE_X11Y167        LUT3 (Prop_lut3_I0_O)        0.126    13.339 r  u_var[26]_i_1/O
                         net (fo=2, routed)           0.199    13.539    u_var[26]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.110    12.530    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.296    12.826    
                         clock uncertainty           -0.035    12.791    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.275    12.516    temp/temp
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -13.539    
  -------------------------------------------------------------------
                         slack                                 -1.022    

Slack (VIOLATED) :        -1.022ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.196ns  (logic 7.879ns (77.274%)  route 2.317ns (22.726%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 12.530 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.217     3.341    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.342     7.248    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.291 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.291    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.548 r  u_var2_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.548    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.597 r  u_var2_i_29__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.750 r  u_var2_i_24__0/O[1]
                         net (fo=6, routed)           0.414     8.163    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.282 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.282    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.539 r  u_var2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.539    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.643 r  u_var2_i_2__0/O[0]
                         net (fo=1, routed)           0.355     8.999    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.356 r  u_var2/u_var2/P[0]
                         net (fo=1, routed)           0.351    11.707    n_105_u_var2/u_var2
    SLICE_X8Y165                                                      r  u_var[23]_i_15/I1
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.750 r  u_var[23]_i_15/O
                         net (fo=1, routed)           0.000    11.750    n_0_u_var[23]_i_15
    SLICE_X8Y165                                                      r  u_var_reg[23]_i_11/S[1]
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.996 r  u_var_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.996    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/CI
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.098 f  u_var_reg[27]_i_11/O[0]
                         net (fo=3, routed)           0.266    12.364    n_7_u_var_reg[27]_i_11
    SLICE_X13Y166                                                     f  u_var[23]_i_5/I0
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.119    12.483 r  u_var[23]_i_5/O
                         net (fo=1, routed)           0.195    12.677    n_0_u_var[23]_i_5
    SLICE_X12Y166                                                     r  u_var_reg[23]_i_2/DI[1]
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245    12.922 r  u_var_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.922    n_0_u_var_reg[23]_i_2
    SLICE_X12Y167                                                     r  u_var_reg[27]_i_2/CI
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.024 r  u_var_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.185    13.209    u_var0[24]
    SLICE_X11Y167                                                     r  u_var[24]_i_1/I0
    SLICE_X11Y167        LUT3 (Prop_lut3_I0_O)        0.119    13.328 r  u_var[24]_i_1/O
                         net (fo=2, routed)           0.209    13.538    u_var[24]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.110    12.530    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.296    12.826    
                         clock uncertainty           -0.035    12.791    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.275    12.516    temp/temp
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -13.538    
  -------------------------------------------------------------------
                         slack                                 -1.022    

Slack (VIOLATED) :        -0.958ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 7.818ns (77.158%)  route 2.314ns (22.842%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 12.530 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.217     3.341    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.342     7.248    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.291 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.291    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.548 r  u_var2_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.548    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.597 r  u_var2_i_29__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.750 r  u_var2_i_24__0/O[1]
                         net (fo=6, routed)           0.414     8.163    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.282 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.282    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.539 r  u_var2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.539    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.643 r  u_var2_i_2__0/O[0]
                         net (fo=1, routed)           0.355     8.999    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.356 r  u_var2/u_var2/P[0]
                         net (fo=1, routed)           0.351    11.707    n_105_u_var2/u_var2
    SLICE_X8Y165                                                      r  u_var[23]_i_15/I1
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.750 r  u_var[23]_i_15/O
                         net (fo=1, routed)           0.000    11.750    n_0_u_var[23]_i_15
    SLICE_X8Y165                                                      r  u_var_reg[23]_i_11/S[1]
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.996 r  u_var_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.996    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/CI
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.098 f  u_var_reg[27]_i_11/O[0]
                         net (fo=3, routed)           0.266    12.364    n_7_u_var_reg[27]_i_11
    SLICE_X13Y166                                                     f  u_var[23]_i_5/I0
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.119    12.483 r  u_var[23]_i_5/O
                         net (fo=1, routed)           0.195    12.677    n_0_u_var[23]_i_5
    SLICE_X12Y166                                                     r  u_var_reg[23]_i_2/DI[1]
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.285    12.962 r  u_var_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.189    13.151    u_var0[23]
    SLICE_X10Y166                                                     r  u_var[23]_i_1/I0
    SLICE_X10Y166        LUT3 (Prop_lut3_I0_O)        0.120    13.271 r  u_var[23]_i_1/O
                         net (fo=2, routed)           0.202    13.474    u_var[23]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.110    12.530    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.296    12.826    
                         clock uncertainty           -0.035    12.791    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.275    12.516    temp/temp
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -13.474    
  -------------------------------------------------------------------
                         slack                                 -0.958    

Slack (VIOLATED) :        -0.913ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.088ns  (logic 7.794ns (77.262%)  route 2.294ns (22.738%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 12.530 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.217     3.341    clk_IBUF_BUFG
    DSP48_X0Y68                                                       r  temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967 r  temp__0/temp/PCOUT[47]
                         net (fo=1, routed)           0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69                                                       r  temp__1/temp/PCIN[47]
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905 r  temp__1/temp/P[0]
                         net (fo=2, routed)           0.342     7.248    n_105_temp__1/temp
    SLICE_X11Y169                                                     r  u_var2_i_62/I0
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.291 r  u_var2_i_62/O
                         net (fo=1, routed)           0.000     7.291    n_0_u_var2_i_62
    SLICE_X11Y169                                                     r  u_var2_i_34/S[1]
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.548 r  u_var2_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.548    n_0_u_var2_i_34
    SLICE_X11Y170                                                     r  u_var2_i_29__0/CI
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.597 r  u_var2_i_29__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    n_0_u_var2_i_29__0
    SLICE_X11Y171                                                     r  u_var2_i_24__0/CI
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.750 r  u_var2_i_24__0/O[1]
                         net (fo=6, routed)           0.414     8.163    in[25]
    SLICE_X9Y167                                                      r  u_var2_i_32/I1
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.282 r  u_var2_i_32/O
                         net (fo=1, routed)           0.000     8.282    n_0_u_var2_i_32
    SLICE_X9Y167                                                      r  u_var2_i_3__0/S[1]
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.539 r  u_var2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.539    n_0_u_var2_i_3__0
    SLICE_X9Y168                                                      r  u_var2_i_2__0/CI
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.643 r  u_var2_i_2__0/O[0]
                         net (fo=1, routed)           0.355     8.999    u_var3[28]
    DSP48_X0Y67                                                       r  u_var2/u_var2/B[11]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.356 r  u_var2/u_var2/P[0]
                         net (fo=1, routed)           0.351    11.707    n_105_u_var2/u_var2
    SLICE_X8Y165                                                      r  u_var[23]_i_15/I1
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.750 r  u_var[23]_i_15/O
                         net (fo=1, routed)           0.000    11.750    n_0_u_var[23]_i_15
    SLICE_X8Y165                                                      r  u_var_reg[23]_i_11/S[1]
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.996 r  u_var_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.996    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166                                                      r  u_var_reg[27]_i_11/CI
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.098 f  u_var_reg[27]_i_11/O[0]
                         net (fo=3, routed)           0.266    12.364    n_7_u_var_reg[27]_i_11
    SLICE_X13Y166                                                     f  u_var[23]_i_5/I0
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.119    12.483 r  u_var[23]_i_5/O
                         net (fo=1, routed)           0.195    12.677    n_0_u_var[23]_i_5
    SLICE_X12Y166                                                     r  u_var_reg[23]_i_2/DI[1]
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.255    12.932 r  u_var_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.162    13.095    u_var0[22]
    SLICE_X13Y166                                                     r  u_var[22]_i_1/I0
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.126    13.221 r  u_var[22]_i_1/O
                         net (fo=2, routed)           0.208    13.429    u_var[22]
    DSP48_X0Y66          DSP48E1                                      r  temp/temp/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500 r  
    R31                                               0.000     9.500 r  clk
                         net (fo=0)                   0.000     9.500    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.110    12.530    clk_IBUF_BUFG
    DSP48_X0Y66                                                       r  temp/temp/CLK
                         clock pessimism              0.296    12.826    
                         clock uncertainty           -0.035    12.791    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.275    12.516    temp/temp
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                 -0.913    




