#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun  7 11:29:41 2016
# Process ID: 5739
# Log file: /home/ilim/Documents/Headlight/arm_core_load_luts/a.runs/impl_4/design_1_wrapper.vdi
# Journal file: /home/ilim/Documents/Headlight/arm_core_load_luts/a.runs/impl_4/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 593 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z030fbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1802.266 ; gain = 499.562 ; free physical = 1672 ; free virtual = 10704
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:31]
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc]
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  OBUFDS => OBUFDS: 20 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances

link_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1868.340 ; gain = 947.129 ; free physical = 1612 ; free virtual = 10636
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1879.352 ; gain = 3.012 ; free physical = 1610 ; free virtual = 10635
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 32 load pin(s).
INFO: [Opt 31-194] Inserted BUFG pixel_clk_out_BUFG_inst to drive 367 load(s) on clock net pixel_clk_out
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19f613ab9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1879.352 ; gain = 0.000 ; free physical = 1595 ; free virtual = 10620

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 17 inverter(s) to 35 load pin(s).
INFO: [Opt 31-10] Eliminated 2832 cells.
Phase 2 Constant Propagation | Checksum: 11e4a03c0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1879.352 ; gain = 0.000 ; free physical = 1592 ; free virtual = 10617

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 9275 unconnected nets.
INFO: [Opt 31-11] Eliminated 3036 unconnected cells.
Phase 3 Sweep | Checksum: bde2233f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1879.352 ; gain = 0.000 ; free physical = 1590 ; free virtual = 10615

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1879.352 ; gain = 0.000 ; free physical = 1590 ; free virtual = 10615
Ending Logic Optimization Task | Checksum: bde2233f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1879.352 ; gain = 0.000 ; free physical = 1590 ; free virtual = 10615
Implement Debug Cores | Checksum: 158924ecf
Logic Optimization | Checksum: 158924ecf

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 72 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 144
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 14706e68b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1989.359 ; gain = 0.000 ; free physical = 1474 ; free virtual = 10503
Ending Power Optimization Task | Checksum: 14706e68b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1989.359 ; gain = 110.008 ; free physical = 1474 ; free virtual = 10503
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1989.359 ; gain = 121.020 ; free physical = 1474 ; free virtual = 10503
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2021.375 ; gain = 0.000 ; free physical = 1473 ; free virtual = 10503
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2021.379 ; gain = 32.020 ; free physical = 1467 ; free virtual = 10503
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ilim/Documents/Headlight/arm_core_load_luts/a.runs/impl_4/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[0]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[1]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[2]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[3]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[0]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[1]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[2]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[3]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SSRB) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMB (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SSRB) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: ba6ca687

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2021.383 ; gain = 0.000 ; free physical = 1463 ; free virtual = 10502

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2021.383 ; gain = 0.000 ; free physical = 1462 ; free virtual = 10503
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2021.383 ; gain = 0.000 ; free physical = 1462 ; free virtual = 10503

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: a9eba2aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2021.383 ; gain = 0.000 ; free physical = 1462 ; free virtual = 10502
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: a9eba2aa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2021.383 ; gain = 0.000 ; free physical = 1454 ; free virtual = 10499

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: a9eba2aa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.383 ; gain = 0.000 ; free physical = 1454 ; free virtual = 10499

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 818b30b2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.383 ; gain = 0.000 ; free physical = 1454 ; free virtual = 10499
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ce4f4f99

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.383 ; gain = 0.000 ; free physical = 1454 ; free virtual = 10499

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1d8453a67

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2021.383 ; gain = 0.000 ; free physical = 1395 ; free virtual = 10442
Phase 2.2.1 Place Init Design | Checksum: 1d98d3895

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2080.047 ; gain = 58.664 ; free physical = 1335 ; free virtual = 10383
Phase 2.2 Build Placer Netlist Model | Checksum: 1d98d3895

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2080.047 ; gain = 58.664 ; free physical = 1335 ; free virtual = 10383

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1d98d3895

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2080.047 ; gain = 58.664 ; free physical = 1335 ; free virtual = 10383
Phase 2.3 Constrain Clocks/Macros | Checksum: 1d98d3895

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2080.047 ; gain = 58.664 ; free physical = 1335 ; free virtual = 10383
Phase 2 Placer Initialization | Checksum: 1d98d3895

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2080.047 ; gain = 58.664 ; free physical = 1335 ; free virtual = 10383

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 23b4417a2

Time (s): cpu = 00:02:24 ; elapsed = 00:01:16 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1259 ; free virtual = 10308

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 23b4417a2

Time (s): cpu = 00:02:26 ; elapsed = 00:01:16 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1259 ; free virtual = 10308

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 208d86733

Time (s): cpu = 00:02:58 ; elapsed = 00:01:30 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1256 ; free virtual = 10305

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2d2fe098c

Time (s): cpu = 00:03:00 ; elapsed = 00:01:31 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1256 ; free virtual = 10305

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 2d2fe098c

Time (s): cpu = 00:03:00 ; elapsed = 00:01:31 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1256 ; free virtual = 10305

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 21b9edf5a

Time (s): cpu = 00:03:10 ; elapsed = 00:01:35 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1255 ; free virtual = 10304

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 225263cb3

Time (s): cpu = 00:03:11 ; elapsed = 00:01:35 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1255 ; free virtual = 10304

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 20ca790c0

Time (s): cpu = 00:03:24 ; elapsed = 00:01:47 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1252 ; free virtual = 10302
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 20ca790c0

Time (s): cpu = 00:03:24 ; elapsed = 00:01:47 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1252 ; free virtual = 10302

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 20ca790c0

Time (s): cpu = 00:03:25 ; elapsed = 00:01:47 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1252 ; free virtual = 10302

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 20ca790c0

Time (s): cpu = 00:03:26 ; elapsed = 00:01:48 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1252 ; free virtual = 10302
Phase 4.6 Small Shape Detail Placement | Checksum: 20ca790c0

Time (s): cpu = 00:03:26 ; elapsed = 00:01:48 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1252 ; free virtual = 10302

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 20ca790c0

Time (s): cpu = 00:03:28 ; elapsed = 00:01:50 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1251 ; free virtual = 10301
Phase 4 Detail Placement | Checksum: 20ca790c0

Time (s): cpu = 00:03:28 ; elapsed = 00:01:50 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1251 ; free virtual = 10301

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 8a5ffb87

Time (s): cpu = 00:03:29 ; elapsed = 00:01:51 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1251 ; free virtual = 10301

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 8a5ffb87

Time (s): cpu = 00:03:29 ; elapsed = 00:01:51 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1251 ; free virtual = 10301

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: d101cb3a

Time (s): cpu = 00:03:50 ; elapsed = 00:01:58 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1251 ; free virtual = 10301
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.625. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: d101cb3a

Time (s): cpu = 00:03:50 ; elapsed = 00:01:58 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1251 ; free virtual = 10301
Phase 5.2.2 Post Placement Optimization | Checksum: d101cb3a

Time (s): cpu = 00:03:51 ; elapsed = 00:01:58 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1250 ; free virtual = 10300
Phase 5.2 Post Commit Optimization | Checksum: d101cb3a

Time (s): cpu = 00:03:51 ; elapsed = 00:01:59 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1250 ; free virtual = 10300

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: d101cb3a

Time (s): cpu = 00:03:51 ; elapsed = 00:01:59 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1250 ; free virtual = 10300

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: d101cb3a

Time (s): cpu = 00:03:51 ; elapsed = 00:01:59 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1250 ; free virtual = 10300

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: d101cb3a

Time (s): cpu = 00:03:51 ; elapsed = 00:01:59 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1250 ; free virtual = 10300
Phase 5.5 Placer Reporting | Checksum: d101cb3a

Time (s): cpu = 00:03:51 ; elapsed = 00:01:59 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1250 ; free virtual = 10300

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: ebb4c247

Time (s): cpu = 00:03:51 ; elapsed = 00:01:59 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1250 ; free virtual = 10300
Phase 5 Post Placement Optimization and Clean-Up | Checksum: ebb4c247

Time (s): cpu = 00:03:51 ; elapsed = 00:01:59 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1250 ; free virtual = 10300
Ending Placer Task | Checksum: 8906af78

Time (s): cpu = 00:03:51 ; elapsed = 00:01:59 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1250 ; free virtual = 10300
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:56 ; elapsed = 00:02:02 . Memory (MB): peak = 2165.406 ; gain = 144.023 ; free physical = 1250 ; free virtual = 10300
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2165.406 ; gain = 0.000 ; free physical = 1196 ; free virtual = 10299
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2165.406 ; gain = 0.000 ; free physical = 1238 ; free virtual = 10299
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2165.406 ; gain = 0.000 ; free physical = 1237 ; free virtual = 10299
report_utilization: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2165.406 ; gain = 0.000 ; free physical = 1237 ; free virtual = 10298
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2165.406 ; gain = 0.000 ; free physical = 1236 ; free virtual = 10297
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e4bf00b3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2165.406 ; gain = 0.000 ; free physical = 1224 ; free virtual = 10288

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e4bf00b3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2165.406 ; gain = 0.000 ; free physical = 1224 ; free virtual = 10288

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e4bf00b3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2165.406 ; gain = 0.000 ; free physical = 1214 ; free virtual = 10279
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 173603f99

Time (s): cpu = 00:01:18 ; elapsed = 00:00:44 . Memory (MB): peak = 2201.191 ; gain = 35.785 ; free physical = 1161 ; free virtual = 10228
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.825  | TNS=0.000  | WHS=-0.392 | THS=-189.041|

Phase 2 Router Initialization | Checksum: 16e3c19b3

Time (s): cpu = 00:01:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2201.191 ; gain = 35.785 ; free physical = 1160 ; free virtual = 10227

Phase 3 Initial Routing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 25f8710e2

Time (s): cpu = 00:03:24 ; elapsed = 00:01:26 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 912 ; free virtual = 9978

Phase 3.2 Fast Budgeting
Phase 3.2 Fast Budgeting | Checksum: 1de1a7460

Time (s): cpu = 00:03:26 ; elapsed = 00:01:28 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 911 ; free virtual = 9978
Phase 3 Initial Routing | Checksum: 2696798ff

Time (s): cpu = 00:03:27 ; elapsed = 00:01:29 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 911 ; free virtual = 9978

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 271421d8e

Time (s): cpu = 00:03:27 ; elapsed = 00:01:29 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 911 ; free virtual = 9978

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 55116
 Number of Nodes with overlaps = 12784
 Number of Nodes with overlaps = 1926
 Number of Nodes with overlaps = 301
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 159d55a3d

Time (s): cpu = 00:25:10 ; elapsed = 00:09:18 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 896 ; free virtual = 9963
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.514  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21d594647

Time (s): cpu = 00:25:11 ; elapsed = 00:09:19 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 896 ; free virtual = 9963
Phase 4 Rip-up And Reroute | Checksum: 21d594647

Time (s): cpu = 00:25:11 ; elapsed = 00:09:19 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 896 ; free virtual = 9963

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23949e998

Time (s): cpu = 00:25:15 ; elapsed = 00:09:20 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 896 ; free virtual = 9963
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.533  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 23949e998

Time (s): cpu = 00:25:15 ; elapsed = 00:09:20 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 896 ; free virtual = 9963

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23949e998

Time (s): cpu = 00:25:16 ; elapsed = 00:09:21 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 896 ; free virtual = 9963
Phase 5 Delay and Skew Optimization | Checksum: 23949e998

Time (s): cpu = 00:25:16 ; elapsed = 00:09:21 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 896 ; free virtual = 9963

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 221584c78

Time (s): cpu = 00:25:22 ; elapsed = 00:09:23 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 896 ; free virtual = 9963
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.533  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1fc5f30a7

Time (s): cpu = 00:25:22 ; elapsed = 00:09:23 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 896 ; free virtual = 9963

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 29.4578 %
  Global Horizontal Routing Utilization  = 31.8544 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1de079ddd

Time (s): cpu = 00:25:23 ; elapsed = 00:09:24 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 896 ; free virtual = 9963

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1de079ddd

Time (s): cpu = 00:25:23 ; elapsed = 00:09:24 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 895 ; free virtual = 9963

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 102fd0673

Time (s): cpu = 00:25:27 ; elapsed = 00:09:28 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 895 ; free virtual = 9962

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.533  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 102fd0673

Time (s): cpu = 00:25:27 ; elapsed = 00:09:28 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 895 ; free virtual = 9962
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:25:27 ; elapsed = 00:09:28 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 895 ; free virtual = 9962

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:25:33 ; elapsed = 00:09:32 . Memory (MB): peak = 2441.586 ; gain = 276.180 ; free physical = 895 ; free virtual = 9962
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2457.594 ; gain = 0.000 ; free physical = 821 ; free virtual = 9961
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2457.598 ; gain = 16.012 ; free physical = 877 ; free virtual = 9961
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ilim/Documents/Headlight/arm_core_load_luts/a.runs/impl_4/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2457.598 ; gain = 0.000 ; free physical = 875 ; free virtual = 9959
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 2457.598 ; gain = 0.000 ; free physical = 868 ; free virtual = 9954
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2457.598 ; gain = 0.000 ; free physical = 860 ; free virtual = 9946
INFO: [Common 17-206] Exiting Vivado at Tue Jun  7 11:43:14 2016...
