
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000797                       # Number of seconds simulated
sim_ticks                                   797356000                       # Number of ticks simulated
final_tick                                  797356000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  80982                       # Simulator instruction rate (inst/s)
host_op_rate                                   153838                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              105398971                       # Simulator tick rate (ticks/s)
host_mem_usage                                 708372                       # Number of bytes of host memory used
host_seconds                                     7.57                       # Real time elapsed on the host
sim_insts                                      612636                       # Number of instructions simulated
sim_ops                                       1163804                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    797356000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           33856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              149248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115392                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115392                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1803                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              529                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2332                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          144718294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           42460331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              187178625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     144718294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         144718294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         144718294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          42460331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             187178625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1803.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       529.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4738                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2332                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2332                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  149248                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   149248                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                236                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                258                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                272                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                186                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                165                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                159                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                147                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                118                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                23                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                65                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      797264500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2332                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1654                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      548                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      110                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          552                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     267.246377                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    167.251942                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    280.205287                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           211     38.22%     38.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          148     26.81%     65.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           53      9.60%     74.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           40      7.25%     81.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           26      4.71%     86.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           19      3.44%     90.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           12      2.17%     92.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      1.81%     94.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           33      5.98%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           552                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       115392                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        33856                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 144718293.961542904377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 42460331.395261339843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1803                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          529                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     63040250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     27340250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     34964.09                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     51682.89                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      46655500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 90380500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11660000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      20006.65                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 38756.65                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        187.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     187.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.46                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.46                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.15                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1773                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.03                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      341880.15                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.03                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2370480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1240965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10452960                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          30732000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              22880370                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1463040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        116017230                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         32988000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         101147520                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               319292565                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             400.439158                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             743082750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2436500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       13000000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     403038250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     85902250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       38561500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    254417500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1620780                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    853875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6197520                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              19703760                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2993280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        158050740                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         83822880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          54042960                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               375310515                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             470.693787                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             746122500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       6010000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       20280000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     181277750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    218288750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       24895250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    346604250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    797356000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  227780                       # Number of BP lookups
system.cpu.branchPred.condPredicted            227780                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             38581                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               118469                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   83912                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              15704                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          118469                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              42908                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            75561                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        18914                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    797356000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      237866                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      178191                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1098                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           192                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    797356000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    797356000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      204621                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           380                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       797356000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1594713                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             164819                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1158047                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      227780                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             126820                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1310524                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   78300                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  212                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2396                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          190                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    204366                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1948                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1517311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.512023                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.815093                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   314479     20.73%     20.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   111455      7.35%     28.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1091377     71.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1517311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.142834                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.726179                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   237739                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                126360                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1077903                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 36159                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  39150                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                2033036                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                130715                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  39150                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   361152                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   43752                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1582                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    987650                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 84025                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1898420                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 64137                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    59                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  12140                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     28                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  51991                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             2665                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             1738116                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               4500124                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3289011                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3893                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1050245                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   687871                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 33                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             29                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     55325                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               322713                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              209115                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             36407                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11880                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1764920                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 690                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1471743                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             20685                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          601805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       926861                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            674                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1517311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.969968                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.895305                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              631584     41.63%     41.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              299711     19.75%     61.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              586016     38.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1517311                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    507      0.42%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     30      0.02%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.02%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  77974     64.89%     65.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 41627     34.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8811      0.60%      0.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1022079     69.45%     70.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  942      0.06%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    79      0.01%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     70.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     70.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     70.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     70.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  775      0.05%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  293      0.02%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 281      0.02%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               252284     17.14%     87.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              184862     12.56%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             911      0.06%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            408      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1471743                       # Type of FU issued
system.cpu.iq.rate                           0.922889                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      120159                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.081644                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4595580                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2363872                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1346994                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                6061                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4006                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2349                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1579839                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3252                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            83885                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       124590                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          662                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          470                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        41335                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           47                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           170                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  39150                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   20330                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5397                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1765610                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             42961                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                322713                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               209115                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                259                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    223                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4381                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            470                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16283                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        25075                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                41358                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1377698                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                237721                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             94045                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       415876                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   121267                       # Number of branches executed
system.cpu.iew.exec_stores                     178155                       # Number of stores executed
system.cpu.iew.exec_rate                     0.863916                       # Inst execution rate
system.cpu.iew.wb_sent                        1358458                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1349343                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    914286                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1573720                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.846135                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.580971                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          535136                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             38769                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1463086                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.795445                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.914001                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       791380     54.09%     54.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       179608     12.28%     66.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       492098     33.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1463086                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               612636                       # Number of instructions committed
system.cpu.commit.committedOps                1163804                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         365903                       # Number of memory references committed
system.cpu.commit.loads                        198123                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     111689                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2194                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1152553                       # Number of committed integer instructions.
system.cpu.commit.function_calls                40011                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3858      0.33%      0.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           791780     68.03%     68.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             895      0.08%     68.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.06%     68.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.02%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.02%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          197613     16.98%     85.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         167416     14.39%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          510      0.04%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          364      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1163804                       # Class of committed instruction
system.cpu.commit.bw_lim_events                492098                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2669928                       # The number of ROB reads
system.cpu.rob.rob_writes                     3452135                       # The number of ROB writes
system.cpu.timesIdled                             927                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           77402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      612636                       # Number of Instructions Simulated
system.cpu.committedOps                       1163804                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.603035                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.603035                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.384167                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.384167                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  2353451                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1035381                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3136                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1701                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    225923                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   197888                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  638538                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    797356000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.987388                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              316552                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8205                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.580378                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.987388                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999212                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999212                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2572365                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2572365                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    797356000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       142694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          142694                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       165640                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165640                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       308334                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           308334                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       308334                       # number of overall hits
system.cpu.dcache.overall_hits::total          308334                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        10019                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10019                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2167                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        12186                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          12186                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        12186                       # number of overall misses
system.cpu.dcache.overall_misses::total         12186                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    145043000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    145043000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     58326000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     58326000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    203369000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    203369000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    203369000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    203369000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       152713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       152713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       167807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       320520                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       320520                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       320520                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       320520                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.065607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.065607                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012914                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012914                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038019                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038019                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038019                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038019                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14476.794091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14476.794091                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26915.551454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26915.551454                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16688.741178                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16688.741178                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16688.741178                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16688.741178                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1782                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               190                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.378947                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7438                       # number of writebacks
system.cpu.dcache.writebacks::total              7438                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3898                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3898                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           73                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         3971                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3971                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3971                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3971                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6121                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6121                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2094                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2094                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         8215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8215                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     89074000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     89074000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     55755499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     55755499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    144829499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    144829499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    144829499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    144829499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.040082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012479                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012479                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025630                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025630                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025630                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025630                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14552.197353                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14552.197353                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26626.312798                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26626.312798                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17629.884236                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17629.884236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17629.884236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17629.884236                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8189                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    797356000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.877036                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              203755                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3348                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             60.858722                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.877036                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.964604                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.964604                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1638276                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1638276                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    797356000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       200407                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          200407                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       200407                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           200407                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       200407                       # number of overall hits
system.cpu.icache.overall_hits::total          200407                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3959                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3959                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3959                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3959                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3959                       # number of overall misses
system.cpu.icache.overall_misses::total          3959                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    203332000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    203332000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    203332000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    203332000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    203332000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    203332000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       204366                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       204366                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       204366                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       204366                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       204366                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       204366                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019372                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019372                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019372                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51359.434201                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51359.434201                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51359.434201                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51359.434201                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51359.434201                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51359.434201                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          529                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.900000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          610                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          610                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          610                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          610                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          610                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          610                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3349                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         3349                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3349                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3349                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3349                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    170819000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    170819000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    170819000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    170819000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    170819000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    170819000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016387                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016387                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016387                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016387                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016387                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016387                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51005.971932                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51005.971932                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51005.971932                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51005.971932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51005.971932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51005.971932                       # average overall mshr miss latency
system.cpu.icache.replacements                   2824                       # number of replacements
system.l2bus.snoop_filter.tot_requests          22578                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        11021                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          378                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    797356000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                9468                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          7438                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              3578                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                11                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                7                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2085                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2085                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           9469                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9516                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        24602                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   34118                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       213952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1000640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1214592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                23                       # Total snoops (count)
system.l2bus.snoopTraffic                         832                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              11568                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.033281                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.179378                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    11183     96.67%     96.67% # Request fanout histogram
system.l2bus.snoop_fanout::1                      385      3.33%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                11568                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             26165499                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             8391956                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            20517497                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    797356000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1893.662596                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  18978                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2332                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 8.138079                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1436.244689                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   457.417907                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.350646                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.111674                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.462320                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2329                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2114                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.568604                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               154164                       # Number of tag accesses
system.l2cache.tags.data_accesses              154164                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    797356000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         7438                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         7438                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         1768                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1768                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         1540                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         5900                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         7440                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            1540                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            7668                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                9208                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1540                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           7668                       # number of overall hits
system.l2cache.overall_hits::total               9208                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          317                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            317                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1804                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          212                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2016                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1804                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           529                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2333                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1804                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          529                       # number of overall misses
system.l2cache.overall_misses::total             2333                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     34378000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     34378000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    149966000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18460500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    168426500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    149966000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     52838500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    202804500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    149966000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     52838500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    202804500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         7438                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         7438                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         2085                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2085                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3344                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         6112                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         9456                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         3344                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         8197                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           11541                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3344                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         8197                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          11541                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.152038                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.152038                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.539474                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.034686                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.213198                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.539474                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.064536                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.202149                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.539474                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.064536                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.202149                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 108447.949527                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 108447.949527                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 83129.711752                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 87077.830189                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 83544.890873                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 83129.711752                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 99883.742911                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 86928.632662                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 83129.711752                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 99883.742911                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 86928.632662                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          317                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          317                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1804                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          212                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2016                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1804                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          529                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2333                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1804                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          529                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2333                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     33744000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     33744000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    146360000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18036500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    164396500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    146360000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     51780500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    198140500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    146360000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     51780500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    198140500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.152038                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.152038                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.539474                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.034686                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.213198                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.539474                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.064536                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.202149                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.539474                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.064536                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.202149                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 106447.949527                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 106447.949527                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 81130.820399                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85077.830189                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81545.882937                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 81130.820399                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 97883.742911                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 84929.489927                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 81130.820399                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 97883.742911                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 84929.489927                       # average overall mshr miss latency
system.l2cache.replacements                         3                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2335                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    797356000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                2015                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 3                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                317                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               317                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           2015                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4667                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       149248                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2332                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2332    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2332                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1167500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5830000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.7                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    797356000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1893.893953                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2332                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2332                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1436.467240                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   457.426713                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.043838                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.013960                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.057797                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2332                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         2117                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.071167                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                39644                       # Number of tag accesses
system.l3cache.tags.data_accesses               39644                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    797356000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          317                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            317                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1803                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          212                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         2015                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1803                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           529                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2332                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1803                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          529                       # number of overall misses
system.l3cache.overall_misses::total             2332                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     30891000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     30891000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    130133000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16128500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    146261500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    130133000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     47019500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    177152500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    130133000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     47019500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    177152500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          317                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          317                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1803                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          212                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         2015                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1803                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          529                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2332                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1803                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          529                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2332                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 97447.949527                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 97447.949527                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 72175.818081                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 76077.830189                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 72586.352357                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 72175.818081                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 88883.742911                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 75965.909091                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 72175.818081                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 88883.742911                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 75965.909091                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          317                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          317                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1803                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          212                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         2015                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1803                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          529                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2332                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1803                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          529                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2332                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     30257000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     30257000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    126527000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     15704500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    142231500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    126527000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     45961500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    172488500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    126527000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     45961500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    172488500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 95447.949527                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 95447.949527                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 70175.818081                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74077.830189                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 70586.352357                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 70175.818081                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 86883.742911                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 73965.909091                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 70175.818081                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 86883.742911                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 73965.909091                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2332                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    797356000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2015                       # Transaction distribution
system.membus.trans_dist::ReadExReq               317                       # Transaction distribution
system.membus.trans_dist::ReadExResp              317                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2015                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       149248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       149248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  149248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2332                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2332    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2332                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6318000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
