
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 
ENTITY tb_mealy4 IS
END tb_mealy4;
 
ARCHITECTURE behavior OF tb_mealy4 IS
 
-- Component Declaration for the Unit Under Test (UUT)
 
COMPONENT mealy4bit
PORT(
clk : IN std_logic;
input : IN std_logic;
reset : IN std_logic;
output : OUT std_logic
);
END COMPONENT;
 
--Inputs
signal clk : std_logic := '0';
signal input : std_logic := '0';
signal reset : std_logic := '0';
 
--Outputs
signal output : std_logic;
 
-- Clock period definitions
constant clk_period : time := 20 ns;
 
BEGIN
 
-- Instantiate the Unit Under Test (UUT)
uut: mealy4bit PORT MAP (
clk => clk,
input => input,
reset => reset,
output => output
);
 
-- Clock process definitions
clk_process :process
begin
clk <= '0';
wait for clk_period/2;
clk <= '1';
wait for clk_period/2;
end process;
 
-- Stimulus process
stim_proc: process
begin
 
reset <= '1';
 
wait for 100 ns;
 
reset <= '0';
 
input <= '0';
 
wait for 20 ns;
 
input <= '1';
 
wait for 20 ns;
 
input <= '0';
 
wait for 20 ns;
 
input <= '1';
 
wait for 20 ns;
 
input <= '0';
 
wait for 20 ns;
 
input <= '1';
 
wait for 20 ns;
 
input <= '0';
 
wait for 20 ns;
 
input <= '1';
end process;
 
END;