Warning: duplicate option '-significant_digits' overrides previous value. (CMD-018)
 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -slack_lesser_than 0.0000
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 23:51:07 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                    -0.4000    -0.4000 f
  winc (in)                                                                 0.0360                         0.0187    -0.3813 f
  winc (net)                                    1       5.3087                                             0.0000    -0.3813 f
  U13/A (INVX8_RVT)                                               0.0000    0.0360    0.0000               0.0000    -0.3813 f
  U13/Y (INVX8_RVT)                                                         0.0336                         0.0347    -0.3466 r
  n35 (net)                                     1      21.0310                                             0.0000    -0.3466 r
  U14/A (INVX32_RVT)                                              0.0000    0.0336    0.0000               0.0000    -0.3466 r
  U14/Y (INVX32_RVT)                                                        0.6767                         0.4817     0.1351 f
  n10 (net)                                     1     2574.0898                                            0.0000     0.1351 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6767    0.0000               0.0000     0.1351 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1645                         0.4749     0.6100 f
  io_b_winc_net (net)                          10      11.4063                                             0.0000     0.6100 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.6100 f
  wptr_full/winc (net)                                 11.4063                                             0.0000     0.6100 f
  wptr_full/U23/A1 (AND2X1_RVT)                                   0.0000    0.1645    0.0000               0.0000     0.6100 f
  wptr_full/U23/Y (AND2X1_RVT)                                              0.0450                         0.1026     0.7125 f
  wptr_full/n55 (net)                           3       1.4971                                             0.0000     0.7125 f
  wptr_full/U38/A2 (AND3X1_RVT)                                   0.0000    0.0450    0.0000               0.0000     0.7125 f
  wptr_full/U38/Y (AND3X1_RVT)                                              0.0321                         0.0777     0.7902 f
  wptr_full/n59 (net)                           2       1.0808                                             0.0000     0.7902 f
  wptr_full/U7/A4 (OA22X1_RVT)                                    0.0000    0.0321    0.0000               0.0000     0.7902 f
  wptr_full/U7/Y (OA22X1_RVT)                                               0.0436                         0.0762     0.8664 f
  wptr_full/n56 (net)                           3       2.3136                                             0.0000     0.8664 f
  wptr_full/U39/S0 (MUX21X2_RVT)                                  0.0000    0.0436    0.0000               0.0000     0.8664 f
  wptr_full/U39/Y (MUX21X2_RVT)                                             0.0435                         0.1010     0.9675 f
  wptr_full/n123 (net)                          2       2.1905                                             0.0000     0.9675 f
  wptr_full/U5/A1 (XNOR2X2_RVT)                                   0.0000    0.0435    0.0000               0.0000     0.9675 f
  wptr_full/U5/Y (XNOR2X2_RVT)                                              0.0314                         0.0904     1.0579 r
  wptr_full/n42 (net)                           1       0.4641                                             0.0000     1.0579 r
  wptr_full/U49/A2 (AND4X1_RVT)                                   0.0000    0.0314    0.0000               0.0000     1.0579 r
  wptr_full/U49/Y (AND4X1_RVT)                                              0.0354                         0.0820     1.1399 r
  wptr_full/n10 (net)                           1       0.5524                                             0.0000     1.1399 r
  wptr_full/U6/A1 (AND3X1_RVT)                                    0.0000    0.0354    0.0000               0.0000     1.1399 r
  wptr_full/U6/Y (AND3X1_RVT)                                               0.0275                         0.0598     1.1997 r
  wptr_full/wfull_val (net)                     1       0.5122                                             0.0000     1.1997 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                            0.0000    0.0275    0.0000               0.0000     1.1997 r
  data arrival time                                                                                                   1.1997

  clock wclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              0.4000     1.2000
  clock uncertainty                                                                                       -0.0400     1.1600
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                                                                   0.0000     1.1600 r
  library setup time                                                                                      -0.1214     1.0386
  data required time                                                                                                  1.0386
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0386
  data arrival time                                                                                                  -1.1997
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1611


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0000     0.0000
  input external delay                                                                                    -0.5000    -0.5000 f
  rinc (in)                                                                 0.0585                         0.0342    -0.4658 f
  rinc (net)                                    1      10.5363                                             0.0000    -0.4658 f
  U17/A (INVX16_RVT)                                              0.0000    0.0585    0.0000               0.0000    -0.4658 f
  U17/Y (INVX16_RVT)                                                        0.0344                         0.0313    -0.4344 r
  n34 (net)                                     1      21.0310                                             0.0000    -0.4344 r
  U15/A (INVX32_RVT)                                              0.0000    0.0344    0.0000               0.0000    -0.4344 r
  U15/Y (INVX32_RVT)                                                        0.6736                         0.4840     0.0496 f
  n11 (net)                                     1     2574.0898                                            0.0000     0.0496 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6736    0.0000               0.0000     0.0496 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1639                         0.4737     0.5233 f
  io_b_rinc_net (net)                           1      10.5363                                             0.0000     0.5233 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.5233 f
  rptr_empty/rinc (net)                                10.5363                                             0.0000     0.5233 f
  rptr_empty/U5/A (INVX16_RVT)                                    0.0000    0.1639    0.0000               0.0000     0.5233 f
  rptr_empty/U5/Y (INVX16_RVT)                                              0.0594                         0.0261     0.5494 r
  rptr_empty/n52 (net)                          3       1.8315                                             0.0000     0.5494 r
  rptr_empty/U13/A1 (OR2X1_RVT)                                   0.0000    0.0594    0.0000               0.0000     0.5494 r
  rptr_empty/U13/Y (OR2X1_RVT)                                              0.0251                         0.0664     0.6158 r
  rptr_empty/n9 (net)                           1       0.6151                                             0.0000     0.6158 r
  rptr_empty/U10/A1 (OR2X2_RVT)                                   0.0000    0.0251    0.0000               0.0000     0.6158 r
  rptr_empty/U10/Y (OR2X2_RVT)                                              0.0374                         0.0705     0.6863 r
  rptr_empty/n76 (net)                          7       4.1573                                             0.0000     0.6863 r
  rptr_empty/U74/A2 (OR2X1_RVT)                                   0.0000    0.0374    0.0000               0.0000     0.6863 r
  rptr_empty/U74/Y (OR2X1_RVT)                                              0.0273                         0.0565     0.7428 r
  rptr_empty/n61 (net)                          2       1.1042                                             0.0000     0.7428 r
  rptr_empty/U73/A1 (NAND2X0_RVT)                                 0.0000    0.0273    0.0000               0.0000     0.7428 r
  rptr_empty/U73/Y (NAND2X0_RVT)                                            0.0346                         0.0322     0.7749 f
  rptr_empty/n58 (net)                          1       0.6071                                             0.0000     0.7749 f
  rptr_empty/U81/A1 (AND2X1_RVT)                                  0.0000    0.0346    0.0000               0.0000     0.7749 f
  rptr_empty/U81/Y (AND2X1_RVT)                                             0.0337                         0.0636     0.8386 f
  rptr_empty/n121 (net)                         4       2.1947                                             0.0000     0.8386 f
  rptr_empty/U53/A2 (AO22X1_RVT)                                  0.0000    0.0337    0.0000               0.0000     0.8386 f
  rptr_empty/U53/Y (AO22X1_RVT)                                             0.0332                         0.0833     0.9219 f
  rptr_empty/rgraynext[3] (net)                 2       1.7925                                             0.0000     0.9219 f
  rptr_empty/U52/A1 (XOR2X2_RVT)                                  0.0000    0.0332    0.0000               0.0000     0.9219 f
  rptr_empty/U52/Y (XOR2X2_RVT)                                             0.0316                         0.0933     1.0151 r
  rptr_empty/n35 (net)                          1       0.6082                                             0.0000     1.0151 r
  rptr_empty/U40/A1 (AND2X1_RVT)                                  0.0000    0.0316    0.0000               0.0000     1.0151 r
  rptr_empty/U40/Y (AND2X1_RVT)                                             0.0217                         0.0484     1.0635 r
  rptr_empty/n15 (net)                          1       0.5165                                             0.0000     1.0635 r
  rptr_empty/U6/A2 (AND3X1_RVT)                                   0.0000    0.0217    0.0000               0.0000     1.0635 r
  rptr_empty/U6/Y (AND3X1_RVT)                                              0.0276                         0.0631     1.1267 r
  rptr_empty/n87 (net)                          1       0.5524                                             0.0000     1.1267 r
  rptr_empty/U16/A1 (AND3X1_RVT)                                  0.0000    0.0276    0.0000               0.0000     1.1267 r
  rptr_empty/U16/Y (AND3X1_RVT)                                             0.0271                         0.0580     1.1847 r
  rptr_empty/rempty_val (net)                   1       0.5119                                             0.0000     1.1847 r
  rptr_empty/rempty_reg/D (SDFFASX2_RVT)                          0.0000    0.0271    0.0000               0.0000     1.1847 r
  data arrival time                                                                                                   1.1847

  clock rclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              0.4000     1.2000
  clock uncertainty                                                                                       -0.0400     1.1600
  rptr_empty/rempty_reg/CLK (SDFFASX2_RVT)                                                                 0.0000     1.1600 r
  library setup time                                                                                      -0.1226     1.0374
  data required time                                                                                                  1.0374
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0374
  data arrival time                                                                                                  -1.1847
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1472


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INTERNAL
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.4000     0.4000
  wptr_full/wbin_reg_0_/CLK (SDFFASX1_RVT)                        0.0000    0.2000    0.0000               0.0000     0.4000 r
  wptr_full/wbin_reg_0_/QN (SDFFASX1_RVT)                                   0.0632                         0.1952     0.5952 r
  wptr_full/n127 (net)                          3       1.8078                                             0.0000     0.5952 r
  wptr_full/U8/A1 (AND2X1_RVT)                                    0.0000    0.0632    0.0000               0.0000     0.5952 r
  wptr_full/U8/Y (AND2X1_RVT)                                               0.0335                         0.0640     0.6592 r
  wptr_full/n8 (net)                            3       1.6715                                             0.0000     0.6592 r
  wptr_full/U23/A2 (AND2X1_RVT)                                   0.0000    0.0335    0.0000               0.0000     0.6592 r
  wptr_full/U23/Y (AND2X1_RVT)                                              0.0455                         0.0593     0.7185 r
  wptr_full/n55 (net)                           3       1.5190                                             0.0000     0.7185 r
  wptr_full/U93/A3 (NAND3X0_RVT)                                  0.0000    0.0455    0.0000               0.0000     0.7185 r
  wptr_full/U93/Y (NAND3X0_RVT)                                             0.0489                         0.0518     0.7704 f
  wptr_full/n53 (net)                           1       0.5425                                             0.0000     0.7704 f
  wptr_full/U10/A4 (OA22X1_RVT)                                   0.0000    0.0489    0.0000               0.0000     0.7704 f
  wptr_full/U10/Y (OA22X1_RVT)                                              0.0350                         0.0735     0.8439 f
  wptr_full/n48 (net)                           2       1.1471                                             0.0000     0.8439 f
  wptr_full/U9/A1 (AND2X1_RVT)                                    0.0000    0.0350    0.0000               0.0000     0.8439 f
  wptr_full/U9/Y (AND2X1_RVT)                                               0.0235                         0.0525     0.8964 f
  wptr_full/n86 (net)                           1       0.6016                                             0.0000     0.8964 f
  wptr_full/U39/A1 (MUX21X2_RVT)                                  0.0000    0.0235    0.0000               0.0000     0.8964 f
  wptr_full/U39/Y (MUX21X2_RVT)                                             0.0435                         0.0851     0.9814 f
  wptr_full/n123 (net)                          2       2.1905                                             0.0000     0.9814 f
  wptr_full/U5/A1 (XNOR2X2_RVT)                                   0.0000    0.0435    0.0000               0.0000     0.9814 f
  wptr_full/U5/Y (XNOR2X2_RVT)                                              0.0314                         0.0904     1.0719 r
  wptr_full/n42 (net)                           1       0.4641                                             0.0000     1.0719 r
  wptr_full/U49/A2 (AND4X1_RVT)                                   0.0000    0.0314    0.0000               0.0000     1.0719 r
  wptr_full/U49/Y (AND4X1_RVT)                                              0.0354                         0.0820     1.1539 r
  wptr_full/n10 (net)                           1       0.5524                                             0.0000     1.1539 r
  wptr_full/U6/A1 (AND3X1_RVT)                                    0.0000    0.0354    0.0000               0.0000     1.1539 r
  wptr_full/U6/Y (AND3X1_RVT)                                               0.0275                         0.0598     1.2137 r
  wptr_full/wfull_val (net)                     1       0.5122                                             0.0000     1.2137 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                            0.0000    0.0275    0.0000               0.0000     1.2137 r
  data arrival time                                                                                                   1.2137

  clock wclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              0.4000     1.2000
  clock uncertainty                                                                                       -0.0400     1.1600
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                                                                   0.0000     1.1600 r
  library setup time                                                                                      -0.1214     1.0386
  data required time                                                                                                  1.0386
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0386
  data arrival time                                                                                                  -1.2137
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1751


  Startpoint: rptr_empty/rbin_reg_2_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INTERNAL
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.4000     0.4000
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)                       0.0000    0.2000    0.0000               0.0000     0.4000 r
  rptr_empty/rbin_reg_2_/QN (SDFFARX1_RVT)                                  0.0378                         0.1602     0.5602 r
  rptr_empty/n112 (net)                         1       0.6151                                             0.0000     0.5602 r
  rptr_empty/U36/A1 (OR2X2_RVT)                                   0.0000    0.0378    0.0000               0.0000     0.5602 r
  rptr_empty/U36/Y (OR2X2_RVT)                                              0.0271                         0.0644     0.6247 r
  rptr_empty/n14 (net)                          1       1.4462                                             0.0000     0.6247 r
  rptr_empty/U38/A (INVX2_RVT)                                    0.0000    0.0271    0.0000               0.0000     0.6247 r
  rptr_empty/U38/Y (INVX2_RVT)                                              0.0225                         0.0214     0.6460 f
  rptr_empty/n66 (net)                          4       2.1648                                             0.0000     0.6460 f
  rptr_empty/U9/A2 (NAND2X0_RVT)                                  0.0000    0.0225    0.0000               0.0000     0.6460 f
  rptr_empty/U9/Y (NAND2X0_RVT)                                             0.0673                         0.0570     0.7030 r
  rptr_empty/n75 (net)                          3       1.9895                                             0.0000     0.7030 r
  rptr_empty/U8/A2 (OR2X1_RVT)                                    0.0000    0.0673    0.0000               0.0000     0.7030 r
  rptr_empty/U8/Y (OR2X1_RVT)                                               0.0295                         0.0664     0.7694 r
  rptr_empty/n63 (net)                          2       1.1832                                             0.0000     0.7694 r
  rptr_empty/U35/A2 (OR2X2_RVT)                                   0.0000    0.0295    0.0000               0.0000     0.7694 r
  rptr_empty/U35/Y (OR2X2_RVT)                                              0.0315                         0.0607     0.8301 r
  rptr_empty/n81 (net)                          2       2.6365                                             0.0000     0.8301 r
  rptr_empty/U34/A1 (XNOR2X2_RVT)                                 0.0000    0.0315    0.0000               0.0000     0.8301 r
  rptr_empty/U34/Y (XNOR2X2_RVT)                                            0.0312                         0.0824     0.9126 f
  rptr_empty/n69 (net)                          2       1.1709                                             0.0000     0.9126 f
  rptr_empty/U46/A1 (MUX21X2_RVT)                                 0.0000    0.0312    0.0000               0.0000     0.9126 f
  rptr_empty/U46/Y (MUX21X2_RVT)                                            0.0416                         0.0853     0.9979 f
  rptr_empty/n116 (net)                         2       1.7925                                             0.0000     0.9979 f
  rptr_empty/U7/A1 (XOR2X2_RVT)                                   0.0000    0.0416    0.0000               0.0000     0.9979 f
  rptr_empty/U7/Y (XOR2X2_RVT)                                              0.0313                         0.0956     1.0935 r
  rptr_empty/n1 (net)                           1       0.5524                                             0.0000     1.0935 r
  rptr_empty/U6/A1 (AND3X1_RVT)                                   0.0000    0.0313    0.0000               0.0000     1.0935 r
  rptr_empty/U6/Y (AND3X1_RVT)                                              0.0276                         0.0593     1.1527 r
  rptr_empty/n87 (net)                          1       0.5524                                             0.0000     1.1527 r
  rptr_empty/U16/A1 (AND3X1_RVT)                                  0.0000    0.0276    0.0000               0.0000     1.1527 r
  rptr_empty/U16/Y (AND3X1_RVT)                                             0.0271                         0.0580     1.2107 r
  rptr_empty/rempty_val (net)                   1       0.5119                                             0.0000     1.2107 r
  rptr_empty/rempty_reg/D (SDFFASX2_RVT)                          0.0000    0.0271    0.0000               0.0000     1.2107 r
  data arrival time                                                                                                   1.2107

  clock rclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              0.4000     1.2000
  clock uncertainty                                                                                       -0.0400     1.1600
  rptr_empty/rempty_reg/CLK (SDFFASX2_RVT)                                                                 0.0000     1.1600 r
  library setup time                                                                                      -0.1226     1.0374
  data required time                                                                                                  1.0374
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0374
  data arrival time                                                                                                  -1.2107
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1733


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.4000     0.4000
  rptr_empty/rempty_reg/CLK (SDFFASX2_RVT)                        0.0000    0.2000    0.0000               0.0000     0.4000 r
  rptr_empty/rempty_reg/QN (SDFFASX2_RVT)                                   0.0791                         0.2167     0.6167 r
  rptr_empty/rempty_BAR (net)                   1       5.3641                                             0.0000     0.6167 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)                                                            0.0000     0.6167 r
  io_t_rempty_net (net)                                 5.3641                                             0.0000     0.6167 r
  U16/A (INVX8_RVT)                                               0.0000    0.0791    0.0000               0.0000     0.6167 r
  U16/Y (INVX8_RVT)                                                         0.0529                         0.0420     0.6587 f
  n45 (net)                                     1      21.8502                                             0.0000     0.6587 f
  io_t_rempty/DIN (D8I1025_NS)                                    0.0000    0.0529    0.0000               0.0000     0.6587 f
  io_t_rempty/PADIO (D8I1025_NS)                                            0.8893                         1.3882     2.0469 f
  rempty (net)                                  1     1433.3306                                            0.0000     2.0469 f
  rempty (out)                                                    0.0000    0.8893    0.0000               0.0000     2.0469 f
  data arrival time                                                                                                   2.0469

  clock rclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              0.0000     0.8000
  output external delay                                                                                    1.2000     2.0000
  data required time                                                                                                  2.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.0000
  data arrival time                                                                                                  -2.0469
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0469


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wfull (output port clocked by wclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.4000     0.4000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                          0.0000    0.2000    0.0000               0.0000     0.4000 r
  wptr_full/wfull_reg/QN (SDFFARX1_RVT)                                     0.0502                         0.1734     0.5734 r
  wptr_full/wfull_BAR (net)                     3       1.8720                                             0.0000     0.5734 r
  wptr_full/wfull_BAR (wptr_full_ADDRSIZE10)                                                               0.0000     0.5734 r
  io_t_wfull_net (net)                                  1.8720                                             0.0000     0.5734 r
  U26/A (IBUFFX16_RVT)                                            0.0000    0.0502    0.0000               0.0000     0.5734 r
  U26/Y (IBUFFX16_RVT)                                                      0.0306                         0.0871     0.6605 f
  n44 (net)                                     1      21.8502                                             0.0000     0.6605 f
  io_t_wfull/DIN (D8I1025_NS)                                     0.0000    0.0306    0.0000               0.0000     0.6605 f
  io_t_wfull/PADIO (D8I1025_NS)                                             0.8930                         1.3803     2.0408 f
  wfull (net)                                   1     1433.3306                                            0.0000     2.0408 f
  wfull (out)                                                     0.0000    0.8930    0.0000               0.0000     2.0408 f
  data arrival time                                                                                                   2.0408

  clock wclk (rise edge)                                                                                   0.8000     0.8000
  clock network delay (ideal)                                                                              0.0000     0.8000
  output external delay                                                                                    1.2000     2.0000
  data required time                                                                                                  2.0000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.0000
  data arrival time                                                                                                  -2.0408
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0408


1
