SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/findfasterclock.sv
TOPLEVEL        = findfasterclock
MODULE          = test_findfasterclock
PYTHONPATH      = /src
HASH            = 1-rtl-code-completion
