<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\DSP_DAC_UDA1334\impl\gwsynthesis\DSP_DAC_UDA1334.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\DSP_DAC_UDA1334\src\DSP_DAC_UDA1334.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\DSP_DAC_UDA1334\src\DSP_DAC_UDA1334.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri May  2 02:37:54 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>112</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>46</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.315</td>
<td>432.000
<td>0.000</td>
<td>1.157</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.315</td>
<td>432.000
<td>0.000</td>
<td>1.157</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>208.333</td>
<td>4.800
<td>0.000</td>
<td>104.167</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>6.944</td>
<td>144.000
<td>0.000</td>
<td>3.472</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>4.800(MHz)</td>
<td>33.960(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of dvr/CLK_27_TO_4_8/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>89.444</td>
<td>dvr/sine_rom_sine_rom_0_0_s/DO[17]</td>
<td>dvr/data_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>104.167</td>
<td>-0.019</td>
<td>14.341</td>
</tr>
<tr>
<td>2</td>
<td>98.823</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/data_s0/RESET</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>104.167</td>
<td>-0.019</td>
<td>5.319</td>
</tr>
<tr>
<td>3</td>
<td>99.640</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/ws_s2/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>104.167</td>
<td>-0.019</td>
<td>4.145</td>
</tr>
<tr>
<td>4</td>
<td>202.666</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>5.480</td>
</tr>
<tr>
<td>5</td>
<td>203.292</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/rom_addr_5_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.998</td>
</tr>
<tr>
<td>6</td>
<td>203.292</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/rom_addr_4_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.998</td>
</tr>
<tr>
<td>7</td>
<td>203.292</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/rom_addr_3_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.998</td>
</tr>
<tr>
<td>8</td>
<td>203.292</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/rom_addr_2_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.998</td>
</tr>
<tr>
<td>9</td>
<td>203.292</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/rom_addr_1_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.998</td>
</tr>
<tr>
<td>10</td>
<td>203.351</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/rom_addr_0_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.939</td>
</tr>
<tr>
<td>11</td>
<td>203.719</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/rom_addr_6_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.571</td>
</tr>
<tr>
<td>12</td>
<td>203.719</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/rom_addr_7_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.571</td>
</tr>
<tr>
<td>13</td>
<td>204.181</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/bit_count_0_s0/RESET</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>4.109</td>
</tr>
<tr>
<td>14</td>
<td>204.567</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/bit_count_5_s0/RESET</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>3.723</td>
</tr>
<tr>
<td>15</td>
<td>204.567</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/bit_count_1_s0/RESET</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>3.723</td>
</tr>
<tr>
<td>16</td>
<td>204.567</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/bit_count_2_s0/RESET</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>3.723</td>
</tr>
<tr>
<td>17</td>
<td>204.567</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/bit_count_3_s0/RESET</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>3.723</td>
</tr>
<tr>
<td>18</td>
<td>204.567</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/bit_count_4_s0/RESET</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>3.723</td>
</tr>
<tr>
<td>19</td>
<td>205.031</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/bit_count_5_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>2.903</td>
</tr>
<tr>
<td>20</td>
<td>205.088</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/bit_count_4_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>2.846</td>
</tr>
<tr>
<td>21</td>
<td>205.145</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/bit_count_3_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>2.789</td>
</tr>
<tr>
<td>22</td>
<td>205.202</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/bit_count_2_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>2.732</td>
</tr>
<tr>
<td>23</td>
<td>205.574</td>
<td>dvr/rom_addr_1_s0/Q</td>
<td>dvr/rom_addr_7_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>2.360</td>
</tr>
<tr>
<td>24</td>
<td>205.614</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/bit_count_1_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>2.320</td>
</tr>
<tr>
<td>25</td>
<td>205.631</td>
<td>dvr/rom_addr_1_s0/Q</td>
<td>dvr/rom_addr_6_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>208.333</td>
<td>0.000</td>
<td>2.303</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.709</td>
<td>dvr/rom_addr_0_s0/Q</td>
<td>dvr/rom_addr_0_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>2</td>
<td>0.731</td>
<td>dvr/rom_addr_2_s0/Q</td>
<td>dvr/rom_addr_2_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>3</td>
<td>0.731</td>
<td>dvr/rom_addr_6_s0/Q</td>
<td>dvr/rom_addr_6_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>4</td>
<td>0.732</td>
<td>dvr/bit_count_2_s0/Q</td>
<td>dvr/bit_count_2_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>5</td>
<td>0.853</td>
<td>dvr/rom_addr_1_s0/Q</td>
<td>dvr/rom_addr_1_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>6</td>
<td>0.856</td>
<td>dvr/bit_count_1_s0/Q</td>
<td>dvr/bit_count_1_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.856</td>
</tr>
<tr>
<td>7</td>
<td>0.892</td>
<td>dvr/ws_s2/Q</td>
<td>dvr/ws_s2/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>8</td>
<td>0.962</td>
<td>dvr/rom_addr_5_s0/Q</td>
<td>dvr/rom_addr_5_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>9</td>
<td>0.965</td>
<td>dvr/rom_addr_4_s0/Q</td>
<td>dvr/rom_addr_4_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>10</td>
<td>0.965</td>
<td>dvr/bit_count_5_s0/Q</td>
<td>dvr/bit_count_5_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>11</td>
<td>0.966</td>
<td>dvr/rom_addr_3_s0/Q</td>
<td>dvr/rom_addr_3_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.966</td>
</tr>
<tr>
<td>12</td>
<td>0.966</td>
<td>dvr/rom_addr_7_s0/Q</td>
<td>dvr/rom_addr_7_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.966</td>
</tr>
<tr>
<td>13</td>
<td>0.972</td>
<td>dvr/bit_count_4_s0/Q</td>
<td>dvr/bit_count_4_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.972</td>
</tr>
<tr>
<td>14</td>
<td>0.973</td>
<td>dvr/bit_count_3_s0/Q</td>
<td>dvr/bit_count_3_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.973</td>
</tr>
<tr>
<td>15</td>
<td>1.014</td>
<td>dvr/rom_addr_4_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/AD[9]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.168</td>
</tr>
<tr>
<td>16</td>
<td>1.038</td>
<td>dvr/rom_addr_0_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/AD[5]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.192</td>
</tr>
<tr>
<td>17</td>
<td>1.063</td>
<td>dvr/bit_count_0_s0/Q</td>
<td>dvr/bit_count_0_s0/D</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.063</td>
</tr>
<tr>
<td>18</td>
<td>1.257</td>
<td>dvr/rom_addr_7_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/AD[12]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.411</td>
</tr>
<tr>
<td>19</td>
<td>1.257</td>
<td>dvr/rom_addr_3_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/AD[8]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.411</td>
</tr>
<tr>
<td>20</td>
<td>1.257</td>
<td>dvr/rom_addr_2_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/AD[7]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.411</td>
</tr>
<tr>
<td>21</td>
<td>1.259</td>
<td>dvr/rom_addr_5_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/AD[10]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.413</td>
</tr>
<tr>
<td>22</td>
<td>1.300</td>
<td>dvr/rom_addr_1_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/AD[6]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.454</td>
</tr>
<tr>
<td>23</td>
<td>1.318</td>
<td>dvr/rom_addr_6_s0/Q</td>
<td>dvr/sine_rom_sine_rom_0_0_s/AD[11]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.472</td>
</tr>
<tr>
<td>24</td>
<td>1.732</td>
<td>dvr/bit_count_5_s0/Q</td>
<td>dvr/rom_addr_6_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.744</td>
</tr>
<tr>
<td>25</td>
<td>1.732</td>
<td>dvr/bit_count_5_s0/Q</td>
<td>dvr/rom_addr_7_s0/CE</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.744</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>102.839</td>
<td>104.089</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>dvr/bit_count_4_s0</td>
</tr>
<tr>
<td>2</td>
<td>102.839</td>
<td>104.089</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>dvr/bit_count_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>102.839</td>
<td>104.089</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>102.839</td>
<td>104.089</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>102.839</td>
<td>104.089</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>dvr/bit_count_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>102.839</td>
<td>104.089</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>102.839</td>
<td>104.089</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>dvr/rom_addr_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>102.839</td>
<td>104.089</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>102.839</td>
<td>104.089</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>dvr/bit_count_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>102.839</td>
<td>104.089</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>dvr/bit_count_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>89.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/data_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>7.978</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/DO[17]</td>
</tr>
<tr>
<td>9.265</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>dvr/n361_s50/I1</td>
</tr>
<tr>
<td>10.297</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td style=" background: #97FFFF;">dvr/n361_s50/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>dvr/n361_s40/I1</td>
</tr>
<tr>
<td>10.446</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">dvr/n361_s40/O</td>
</tr>
<tr>
<td>10.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>dvr/n361_s34/I1</td>
</tr>
<tr>
<td>10.609</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C20[0][B]</td>
<td style=" background: #97FFFF;">dvr/n361_s34/O</td>
</tr>
<tr>
<td>12.562</td>
<td>1.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>dvr/n363_s8/I0</td>
</tr>
<tr>
<td>13.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">dvr/n363_s8/F</td>
</tr>
<tr>
<td>13.599</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>dvr/n363_s3/I1</td>
</tr>
<tr>
<td>14.631</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">dvr/n363_s3/F</td>
</tr>
<tr>
<td>14.637</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>dvr/n363_s0/I2</td>
</tr>
<tr>
<td>15.459</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">dvr/n363_s0/F</td>
</tr>
<tr>
<td>18.859</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">dvr/data_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.441</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.703</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB41[A]</td>
<td>dvr/data_s0/CLK</td>
</tr>
<tr>
<td>108.303</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>dvr/data_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>104.167</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.230, 29.495%; route: 6.651, 46.379%; tC2Q: 3.460, 24.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>98.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.660</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/data_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>5.966</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>dvr/n219_s1/I0</td>
</tr>
<tr>
<td>6.998</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">dvr/n219_s1/F</td>
</tr>
<tr>
<td>7.004</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>dvr/n219_s0/I0</td>
</tr>
<tr>
<td>7.806</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">dvr/n219_s0/F</td>
</tr>
<tr>
<td>9.837</td>
<td>2.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">dvr/data_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.441</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.703</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB41[A]</td>
<td>dvr/data_s0/CLK</td>
</tr>
<tr>
<td>108.660</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>dvr/data_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>104.167</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 34.480%; route: 3.027, 56.903%; tC2Q: 0.458, 8.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>99.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/ws_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>dvr/n37_s1/I0</td>
</tr>
<tr>
<td>7.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">dvr/n37_s1/F</td>
</tr>
<tr>
<td>7.564</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>dvr/n39_s3/I0</td>
</tr>
<tr>
<td>8.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">dvr/n39_s3/F</td>
</tr>
<tr>
<td>8.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">dvr/ws_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.441</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.703</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>dvr/ws_s2/CLK</td>
</tr>
<tr>
<td>108.303</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>dvr/ws_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>104.167</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 53.027%; route: 1.489, 35.916%; tC2Q: 0.458, 11.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>202.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>dvr/n42_s1/I0</td>
</tr>
<tr>
<td>7.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">dvr/n42_s1/F</td>
</tr>
<tr>
<td>7.575</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>dvr/n42_s0/I3</td>
</tr>
<tr>
<td>8.377</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">dvr/n42_s0/F</td>
</tr>
<tr>
<td>9.998</td>
<td>1.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>212.664</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 34.688%; route: 3.121, 56.948%; tC2Q: 0.458, 8.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>203.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>dvr/n42_s1/I0</td>
</tr>
<tr>
<td>7.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">dvr/n42_s1/F</td>
</tr>
<tr>
<td>7.575</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>dvr/n42_s0/I3</td>
</tr>
<tr>
<td>8.377</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">dvr/n42_s0/F</td>
</tr>
<tr>
<td>9.516</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>dvr/rom_addr_5_s0/CLK</td>
</tr>
<tr>
<td>212.808</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>dvr/rom_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 38.032%; route: 2.639, 52.799%; tC2Q: 0.458, 9.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>203.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>dvr/n42_s1/I0</td>
</tr>
<tr>
<td>7.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">dvr/n42_s1/F</td>
</tr>
<tr>
<td>7.575</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>dvr/n42_s0/I3</td>
</tr>
<tr>
<td>8.377</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">dvr/n42_s0/F</td>
</tr>
<tr>
<td>9.516</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>dvr/rom_addr_4_s0/CLK</td>
</tr>
<tr>
<td>212.808</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>dvr/rom_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 38.032%; route: 2.639, 52.799%; tC2Q: 0.458, 9.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>203.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>dvr/n42_s1/I0</td>
</tr>
<tr>
<td>7.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">dvr/n42_s1/F</td>
</tr>
<tr>
<td>7.575</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>dvr/n42_s0/I3</td>
</tr>
<tr>
<td>8.377</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">dvr/n42_s0/F</td>
</tr>
<tr>
<td>9.516</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>dvr/rom_addr_3_s0/CLK</td>
</tr>
<tr>
<td>212.808</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>dvr/rom_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 38.032%; route: 2.639, 52.799%; tC2Q: 0.458, 9.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>203.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>dvr/n42_s1/I0</td>
</tr>
<tr>
<td>7.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">dvr/n42_s1/F</td>
</tr>
<tr>
<td>7.575</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>dvr/n42_s0/I3</td>
</tr>
<tr>
<td>8.377</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">dvr/n42_s0/F</td>
</tr>
<tr>
<td>9.516</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>dvr/rom_addr_2_s0/CLK</td>
</tr>
<tr>
<td>212.808</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>dvr/rom_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 38.032%; route: 2.639, 52.799%; tC2Q: 0.458, 9.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>203.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>dvr/n42_s1/I0</td>
</tr>
<tr>
<td>7.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">dvr/n42_s1/F</td>
</tr>
<tr>
<td>7.575</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>dvr/n42_s0/I3</td>
</tr>
<tr>
<td>8.377</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">dvr/n42_s0/F</td>
</tr>
<tr>
<td>9.516</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>dvr/rom_addr_1_s0/CLK</td>
</tr>
<tr>
<td>212.808</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 38.032%; route: 2.639, 52.799%; tC2Q: 0.458, 9.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>203.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>dvr/n42_s1/I0</td>
</tr>
<tr>
<td>7.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">dvr/n42_s1/F</td>
</tr>
<tr>
<td>7.575</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>dvr/n42_s0/I3</td>
</tr>
<tr>
<td>8.377</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">dvr/n42_s0/F</td>
</tr>
<tr>
<td>9.457</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>dvr/rom_addr_0_s0/CLK</td>
</tr>
<tr>
<td>212.808</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>dvr/rom_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 38.490%; route: 2.580, 52.230%; tC2Q: 0.458, 9.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>203.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>dvr/n42_s1/I0</td>
</tr>
<tr>
<td>7.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">dvr/n42_s1/F</td>
</tr>
<tr>
<td>7.575</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>dvr/n42_s0/I3</td>
</tr>
<tr>
<td>8.377</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">dvr/n42_s0/F</td>
</tr>
<tr>
<td>9.089</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0/CLK</td>
</tr>
<tr>
<td>212.808</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 41.585%; route: 2.212, 48.389%; tC2Q: 0.458, 10.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>203.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>dvr/n42_s1/I0</td>
</tr>
<tr>
<td>7.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">dvr/n42_s1/F</td>
</tr>
<tr>
<td>7.575</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>dvr/n42_s0/I3</td>
</tr>
<tr>
<td>8.377</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">dvr/n42_s0/F</td>
</tr>
<tr>
<td>9.089</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0/CLK</td>
</tr>
<tr>
<td>212.808</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.901, 41.585%; route: 2.212, 48.389%; tC2Q: 0.458, 10.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>204.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dvr/n9_s3/I0</td>
</tr>
<tr>
<td>7.520</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dvr/n9_s3/F</td>
</tr>
<tr>
<td>8.627</td>
<td>1.107</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>212.808</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 25.820%; route: 2.590, 63.026%; tC2Q: 0.458, 11.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>204.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dvr/n9_s3/I0</td>
</tr>
<tr>
<td>7.520</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dvr/n9_s3/F</td>
</tr>
<tr>
<td>8.241</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>dvr/bit_count_5_s0/CLK</td>
</tr>
<tr>
<td>212.808</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>dvr/bit_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 28.498%; route: 2.204, 59.192%; tC2Q: 0.458, 12.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>204.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dvr/n9_s3/I0</td>
</tr>
<tr>
<td>7.520</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dvr/n9_s3/F</td>
</tr>
<tr>
<td>8.241</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>212.808</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>dvr/bit_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 28.498%; route: 2.204, 59.192%; tC2Q: 0.458, 12.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>204.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dvr/n9_s3/I0</td>
</tr>
<tr>
<td>7.520</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dvr/n9_s3/F</td>
</tr>
<tr>
<td>8.241</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>dvr/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>212.808</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>dvr/bit_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 28.498%; route: 2.204, 59.192%; tC2Q: 0.458, 12.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>204.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dvr/n9_s3/I0</td>
</tr>
<tr>
<td>7.520</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dvr/n9_s3/F</td>
</tr>
<tr>
<td>8.241</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>dvr/bit_count_3_s0/CLK</td>
</tr>
<tr>
<td>212.808</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>dvr/bit_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 28.498%; route: 2.204, 59.192%; tC2Q: 0.458, 12.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>204.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>dvr/n9_s3/I0</td>
</tr>
<tr>
<td>7.520</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">dvr/n9_s3/F</td>
</tr>
<tr>
<td>8.241</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dvr/bit_count_4_s0/CLK</td>
</tr>
<tr>
<td>212.808</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dvr/bit_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 28.498%; route: 2.204, 59.192%; tC2Q: 0.458, 12.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>205.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.136</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>dvr/n15_s/I1</td>
</tr>
<tr>
<td>6.686</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">dvr/n15_s/COUT</td>
</tr>
<tr>
<td>6.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td>dvr/n14_s/CIN</td>
</tr>
<tr>
<td>6.743</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">dvr/n14_s/COUT</td>
</tr>
<tr>
<td>6.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][B]</td>
<td>dvr/n13_s/CIN</td>
</tr>
<tr>
<td>6.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">dvr/n13_s/COUT</td>
</tr>
<tr>
<td>6.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td>dvr/n12_s/CIN</td>
</tr>
<tr>
<td>6.857</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">dvr/n12_s/COUT</td>
</tr>
<tr>
<td>6.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][B]</td>
<td>dvr/n11_s/CIN</td>
</tr>
<tr>
<td>7.420</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">dvr/n11_s/SUM</td>
</tr>
<tr>
<td>7.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>dvr/bit_count_5_s0/CLK</td>
</tr>
<tr>
<td>212.451</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>dvr/bit_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.284, 44.236%; route: 1.160, 39.973%; tC2Q: 0.458, 15.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>205.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.136</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>dvr/n15_s/I1</td>
</tr>
<tr>
<td>6.686</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">dvr/n15_s/COUT</td>
</tr>
<tr>
<td>6.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td>dvr/n14_s/CIN</td>
</tr>
<tr>
<td>6.743</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">dvr/n14_s/COUT</td>
</tr>
<tr>
<td>6.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][B]</td>
<td>dvr/n13_s/CIN</td>
</tr>
<tr>
<td>6.800</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">dvr/n13_s/COUT</td>
</tr>
<tr>
<td>6.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td>dvr/n12_s/CIN</td>
</tr>
<tr>
<td>7.363</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">dvr/n12_s/SUM</td>
</tr>
<tr>
<td>7.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dvr/bit_count_4_s0/CLK</td>
</tr>
<tr>
<td>212.451</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dvr/bit_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.227, 43.119%; route: 1.160, 40.774%; tC2Q: 0.458, 16.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>205.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.136</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>dvr/n15_s/I1</td>
</tr>
<tr>
<td>6.686</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">dvr/n15_s/COUT</td>
</tr>
<tr>
<td>6.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td>dvr/n14_s/CIN</td>
</tr>
<tr>
<td>6.743</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">dvr/n14_s/COUT</td>
</tr>
<tr>
<td>6.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][B]</td>
<td>dvr/n13_s/CIN</td>
</tr>
<tr>
<td>7.306</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">dvr/n13_s/SUM</td>
</tr>
<tr>
<td>7.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>dvr/bit_count_3_s0/CLK</td>
</tr>
<tr>
<td>212.451</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>dvr/bit_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.170, 41.957%; route: 1.160, 41.607%; tC2Q: 0.458, 16.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>205.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.136</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>dvr/n15_s/I1</td>
</tr>
<tr>
<td>6.686</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">dvr/n15_s/COUT</td>
</tr>
<tr>
<td>6.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td>dvr/n14_s/CIN</td>
</tr>
<tr>
<td>7.249</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">dvr/n14_s/SUM</td>
</tr>
<tr>
<td>7.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>dvr/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>212.451</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>dvr/bit_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.113, 40.745%; route: 1.160, 42.476%; tC2Q: 0.458, 16.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>205.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>dvr/rom_addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.984</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td>dvr/n98_s/I0</td>
</tr>
<tr>
<td>6.029</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">dvr/n98_s/COUT</td>
</tr>
<tr>
<td>6.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td>dvr/n97_s/CIN</td>
</tr>
<tr>
<td>6.086</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">dvr/n97_s/COUT</td>
</tr>
<tr>
<td>6.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td>dvr/n96_s/CIN</td>
</tr>
<tr>
<td>6.143</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">dvr/n96_s/COUT</td>
</tr>
<tr>
<td>6.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td>dvr/n95_s/CIN</td>
</tr>
<tr>
<td>6.200</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">dvr/n95_s/COUT</td>
</tr>
<tr>
<td>6.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td>dvr/n94_s/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">dvr/n94_s/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td>dvr/n93_s/CIN</td>
</tr>
<tr>
<td>6.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">dvr/n93_s/COUT</td>
</tr>
<tr>
<td>6.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][B]</td>
<td>dvr/n92_s/CIN</td>
</tr>
<tr>
<td>6.877</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">dvr/n92_s/SUM</td>
</tr>
<tr>
<td>6.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0/CLK</td>
</tr>
<tr>
<td>212.451</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.893, 80.228%; route: 0.008, 0.347%; tC2Q: 0.458, 19.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>205.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>6.136</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>dvr/n15_s/I1</td>
</tr>
<tr>
<td>6.837</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">dvr/n15_s/SUM</td>
</tr>
<tr>
<td>6.837</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>212.451</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>dvr/bit_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.701, 30.221%; route: 1.160, 50.020%; tC2Q: 0.458, 19.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>205.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>212.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.518</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>dvr/rom_addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.976</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.984</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td>dvr/n98_s/I0</td>
</tr>
<tr>
<td>6.029</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">dvr/n98_s/COUT</td>
</tr>
<tr>
<td>6.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td>dvr/n97_s/CIN</td>
</tr>
<tr>
<td>6.086</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">dvr/n97_s/COUT</td>
</tr>
<tr>
<td>6.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td>dvr/n96_s/CIN</td>
</tr>
<tr>
<td>6.143</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">dvr/n96_s/COUT</td>
</tr>
<tr>
<td>6.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td>dvr/n95_s/CIN</td>
</tr>
<tr>
<td>6.200</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">dvr/n95_s/COUT</td>
</tr>
<tr>
<td>6.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td>dvr/n94_s/CIN</td>
</tr>
<tr>
<td>6.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">dvr/n94_s/COUT</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td>dvr/n93_s/CIN</td>
</tr>
<tr>
<td>6.820</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">dvr/n93_s/SUM</td>
</tr>
<tr>
<td>6.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>208.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.851</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0/CLK</td>
</tr>
<tr>
<td>212.451</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.836, 79.738%; route: 0.008, 0.356%; tC2Q: 0.458, 19.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>dvr/rom_addr_0_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_0_s0/Q</td>
</tr>
<tr>
<td>4.795</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>dvr/n99_s2/I0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">dvr/n99_s2/F</td>
</tr>
<tr>
<td>5.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>dvr/rom_addr_0_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>dvr/rom_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>dvr/rom_addr_2_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.795</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td>dvr/n97_s/I1</td>
</tr>
<tr>
<td>5.189</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">dvr/n97_s/SUM</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>dvr/rom_addr_2_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>dvr/rom_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_6_s0/Q</td>
</tr>
<tr>
<td>4.795</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td>dvr/n93_s/I1</td>
</tr>
<tr>
<td>5.189</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">dvr/n93_s/SUM</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>dvr/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>4.797</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td>dvr/n14_s/I1</td>
</tr>
<tr>
<td>5.191</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">dvr/n14_s/SUM</td>
</tr>
<tr>
<td>5.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>dvr/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>dvr/bit_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>dvr/rom_addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.794</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td>dvr/n98_s/I0</td>
</tr>
<tr>
<td>5.311</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">dvr/n98_s/SUM</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>dvr/rom_addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/Q</td>
</tr>
<tr>
<td>4.798</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>dvr/n15_s/I0</td>
</tr>
<tr>
<td>5.315</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">dvr/n15_s/SUM</td>
</tr>
<tr>
<td>5.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>dvr/bit_count_1_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>dvr/bit_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.381%; route: 0.006, 0.689%; tC2Q: 0.333, 38.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>109.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/ws_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/ws_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.441</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.636</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>dvr/ws_s2/CLK</td>
</tr>
<tr>
<td>108.969</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">dvr/ws_s2/Q</td>
</tr>
<tr>
<td>108.972</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>dvr/n39_s3/I3</td>
</tr>
<tr>
<td>109.528</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">dvr/n39_s3/F</td>
</tr>
<tr>
<td>109.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">dvr/ws_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.441</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.636</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>dvr/ws_s2/CLK</td>
</tr>
<tr>
<td>108.636</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>dvr/ws_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>dvr/rom_addr_5_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_5_s0/Q</td>
</tr>
<tr>
<td>5.026</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td>dvr/n94_s/I1</td>
</tr>
<tr>
<td>5.420</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">dvr/n94_s/SUM</td>
</tr>
<tr>
<td>5.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>dvr/rom_addr_5_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>dvr/rom_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>dvr/rom_addr_4_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_4_s0/Q</td>
</tr>
<tr>
<td>5.029</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td>dvr/n95_s/I1</td>
</tr>
<tr>
<td>5.423</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">dvr/n95_s/SUM</td>
</tr>
<tr>
<td>5.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>dvr/rom_addr_4_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>dvr/rom_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>dvr/bit_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_5_s0/Q</td>
</tr>
<tr>
<td>5.030</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][B]</td>
<td>dvr/n11_s/I1</td>
</tr>
<tr>
<td>5.424</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">dvr/n11_s/SUM</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>dvr/bit_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>dvr/bit_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.827%; route: 0.238, 24.632%; tC2Q: 0.333, 34.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>dvr/rom_addr_3_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.031</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td>dvr/n96_s/I1</td>
</tr>
<tr>
<td>5.425</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">dvr/n96_s/SUM</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>dvr/rom_addr_3_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>dvr/rom_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.783%; route: 0.239, 24.713%; tC2Q: 0.333, 34.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_7_s0/Q</td>
</tr>
<tr>
<td>5.031</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C25[0][B]</td>
<td>dvr/n92_s/I1</td>
</tr>
<tr>
<td>5.425</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">dvr/n92_s/SUM</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.783%; route: 0.239, 24.713%; tC2Q: 0.333, 34.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dvr/bit_count_4_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_4_s0/Q</td>
</tr>
<tr>
<td>5.037</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td>dvr/n12_s/I1</td>
</tr>
<tr>
<td>5.431</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">dvr/n12_s/SUM</td>
</tr>
<tr>
<td>5.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">dvr/bit_count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dvr/bit_count_4_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>dvr/bit_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.523%; route: 0.245, 25.194%; tC2Q: 0.333, 34.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>dvr/bit_count_3_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_3_s0/Q</td>
</tr>
<tr>
<td>5.038</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[1][B]</td>
<td>dvr/n13_s/I1</td>
</tr>
<tr>
<td>5.432</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">dvr/n13_s/SUM</td>
</tr>
<tr>
<td>5.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>dvr/bit_count_3_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>dvr/bit_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.473%; route: 0.246, 25.285%; tC2Q: 0.333, 34.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>dvr/rom_addr_4_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_4_s0/Q</td>
</tr>
<tr>
<td>5.626</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.835, 71.459%; tC2Q: 0.333, 28.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>dvr/rom_addr_0_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_0_s0/Q</td>
</tr>
<tr>
<td>5.650</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.858, 72.029%; tC2Q: 0.333, 27.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>4.798</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/n16_s2/I0</td>
</tr>
<tr>
<td>5.522</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">dvr/n16_s2/F</td>
</tr>
<tr>
<td>5.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>dvr/bit_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.094%; route: 0.006, 0.555%; tC2Q: 0.333, 31.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_7_s0/Q</td>
</tr>
<tr>
<td>5.869</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.078, 76.375%; tC2Q: 0.333, 23.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>dvr/rom_addr_3_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.869</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.078, 76.375%; tC2Q: 0.333, 23.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>dvr/rom_addr_2_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_2_s0/Q</td>
</tr>
<tr>
<td>5.869</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.078, 76.375%; tC2Q: 0.333, 23.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>dvr/rom_addr_5_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_5_s0/Q</td>
</tr>
<tr>
<td>5.871</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.079, 76.403%; tC2Q: 0.333, 23.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>dvr/rom_addr_1_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_1_s0/Q</td>
</tr>
<tr>
<td>5.913</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.121, 77.079%; tC2Q: 0.333, 22.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_6_s0/Q</td>
</tr>
<tr>
<td>5.930</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">dvr/sine_rom_sine_rom_0_0_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>4.612</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.138, 77.351%; tC2Q: 0.333, 22.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>dvr/bit_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_5_s0/Q</td>
</tr>
<tr>
<td>5.310</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>dvr/n42_s0/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">dvr/n42_s0/F</td>
</tr>
<tr>
<td>6.203</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">dvr/rom_addr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0/CLK</td>
</tr>
<tr>
<td>4.471</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 22.070%; route: 1.026, 58.823%; tC2Q: 0.333, 19.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvr/bit_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>dvr/bit_count_5_s0/CLK</td>
</tr>
<tr>
<td>4.792</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">dvr/bit_count_5_s0/Q</td>
</tr>
<tr>
<td>5.310</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>dvr/n42_s0/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">dvr/n42_s0/F</td>
</tr>
<tr>
<td>6.203</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">dvr/rom_addr_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>PLL_R</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0/CLK</td>
</tr>
<tr>
<td>4.471</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 22.070%; route: 1.026, 58.823%; tC2Q: 0.333, 19.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>102.839</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>104.089</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/bit_count_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.441</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.703</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/bit_count_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.792</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/bit_count_4_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>102.839</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>104.089</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/bit_count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.441</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.703</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/bit_count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.792</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/bit_count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>102.839</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>104.089</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/rom_addr_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.441</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.703</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/rom_addr_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.792</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/rom_addr_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>102.839</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>104.089</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/sine_rom_sine_rom_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.441</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.703</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.792</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/sine_rom_sine_rom_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>102.839</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>104.089</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/bit_count_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.441</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.703</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/bit_count_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.792</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/bit_count_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>102.839</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>104.089</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/rom_addr_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.441</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.703</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/rom_addr_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.792</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/rom_addr_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>102.839</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>104.089</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/rom_addr_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.441</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.703</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/rom_addr_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.792</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/rom_addr_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>102.839</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>104.089</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/rom_addr_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.441</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.703</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/rom_addr_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.792</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/rom_addr_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>102.839</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>104.089</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/bit_count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.441</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.703</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/bit_count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.792</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/bit_count_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>102.839</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>104.089</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvr/bit_count_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>108.441</td>
<td>4.274</td>
<td>tCL</td>
<td>FF</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>108.703</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>212.607</td>
<td>4.274</td>
<td>tCL</td>
<td>RR</td>
<td>dvr/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>212.792</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dvr/bit_count_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>20</td>
<td>bit_count[0]</td>
<td>91.611</td>
<td>1.483</td>
</tr>
<tr>
<td>18</td>
<td>bck_d</td>
<td>89.444</td>
<td>0.661</td>
</tr>
<tr>
<td>11</td>
<td>bit_count[4]</td>
<td>96.458</td>
<td>0.847</td>
</tr>
<tr>
<td>10</td>
<td>bit_count[3]</td>
<td>96.362</td>
<td>0.851</td>
</tr>
<tr>
<td>9</td>
<td>n42_3</td>
<td>202.666</td>
<td>2.114</td>
</tr>
<tr>
<td>7</td>
<td>bit_count[1]</td>
<td>90.884</td>
<td>1.298</td>
</tr>
<tr>
<td>7</td>
<td>bit_count[5]</td>
<td>96.562</td>
<td>0.852</td>
</tr>
<tr>
<td>6</td>
<td>n227_11</td>
<td>90.884</td>
<td>1.635</td>
</tr>
<tr>
<td>6</td>
<td>n9_7</td>
<td>204.181</td>
<td>1.465</td>
</tr>
<tr>
<td>6</td>
<td>bit_count[2]</td>
<td>91.483</td>
<td>0.980</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C29</td>
<td>65.28%</td>
</tr>
<tr>
<td>R15C24</td>
<td>59.72%</td>
</tr>
<tr>
<td>R15C25</td>
<td>44.44%</td>
</tr>
<tr>
<td>R15C27</td>
<td>29.17%</td>
</tr>
<tr>
<td>R15C23</td>
<td>27.78%</td>
</tr>
<tr>
<td>R10C20</td>
<td>25.00%</td>
</tr>
<tr>
<td>R15C22</td>
<td>23.61%</td>
</tr>
<tr>
<td>R10C21</td>
<td>19.44%</td>
</tr>
<tr>
<td>R11C20</td>
<td>16.67%</td>
</tr>
<tr>
<td>R10C45</td>
<td>12.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
