Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto d4abdc5caea241de87a80835d75f408c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot time_simulate_behav xil_defaultlib.time_simulate -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.time_simulate
Built simulation snapshot time_simulate_behav
