

================================================================
== Vivado HLS Report for 'convolve_2d'
================================================================
* Date:           Wed Dec 18 16:54:20 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2Dbuffer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1553|  3611|  1553|  3611|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+------+------+-----------+-----------+-----------+------+----------+
        |                           |   Latency   | Iteration |  Initiation Interval  | Trip |          |
        |         Loop Name         |  min |  max |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------------+------+------+-----------+-----------+-----------+------+----------+
        |- Loop 1                   |    18|    18|          9|          -|          -|     2|    no    |
        | + convolve_2d_label0      |     7|     7|          1|          -|          -|     7|    no    |
        |- Loop 2                   |  1533|  3591| 219 ~ 513 |          -|          -|     7|    no    |
        | + convolve_2d_label1      |   217|   511|  31 ~ 73  |          -|          -|     7|    no    |
        |  ++ convolve_2d_label1.1  |    18|    18|          6|          -|          -|     3|    no    |
        |   +++ convolve_2d_label2  |     4|     4|          2|          -|          -|     2|    no    |
        |  ++ convolve_2d_label1.2  |     4|     4|          2|          -|          -|     2|    no    |
        |  ++ convolve_2d_label1.3  |     4|     4|          2|          -|          -|     2|    no    |
        |  ++ convolve_label3       |    42|    42|         14|          -|          -|     3|    no    |
        |   +++ convolve_label3.1   |    12|    12|          4|          -|          -|     3|    no    |
        +---------------------------+------+------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	3  / (!exitcond9)
	2  / (exitcond9)
4 --> 
	5  / (!exitcond8)
5 --> 
	6  / (!exitcond7)
	4  / (exitcond7)
6 --> 
	7  / (!exitcond6)
	9  / (exitcond6)
7 --> 
	8  / (!exitcond5)
	6  / (exitcond5)
8 --> 
	7  / true
9 --> 
	10  / (!exitcond4)
	11  / (exitcond4)
10 --> 
	9  / true
11 --> 
	12  / (!exitcond)
	13  / (exitcond)
12 --> 
	11  / true
13 --> 
	14  / (or_cond & !exitcond1_i)
	5  / (exitcond1_i) | (!or_cond)
14 --> 
	15  / (!exitcond_i)
	13  / (exitcond_i)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str14, [1 x i8]* @p_str15, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str16, [1 x i8]* @p_str17)"   --->   Operation 18 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str8, [1 x i8]* @p_str9, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str10, [1 x i8]* @p_str11)"   --->   Operation 19 'specinterface' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_V), !map !30"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V), !map !36"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel), !map !40"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @convolve_2d_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%line_buf = alloca [14 x i32], align 4" [convolve_2d.cpp:28]   --->   Operation 24 'alloca' 'line_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%window = alloca [9 x i32], align 4" [convolve_2d.cpp:29]   --->   Operation 25 'alloca' 'window' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%window_addr = getelementptr [9 x i32]* %window, i64 0, i64 8" [convolve_2d.cpp:49]   --->   Operation 26 'getelementptr' 'window_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %.loopexit7" [convolve_2d.cpp:32]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %.loopexit7.loopexit ]"   --->   Operation 28 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %i, -2" [convolve_2d.cpp:32]   --->   Operation 29 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 30 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i, 1" [convolve_2d.cpp:32]   --->   Operation 31 'add' 'i_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader13.preheader, label %.preheader14.preheader" [convolve_2d.cpp:32]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %i to i5" [convolve_2d.cpp:32]   --->   Operation 33 'zext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i, i3 0)" [convolve_2d.cpp:32]   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.78ns)   --->   "%tmp_2 = sub i5 %tmp_s, %tmp_cast" [convolve_2d.cpp:34]   --->   Operation 35 'sub' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader14" [convolve_2d.cpp:33]   --->   Operation 36 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader13" [convolve_2d.cpp:36]   --->   Operation 37 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%j = phi i3 [ %j_1, %1 ], [ 0, %.preheader14.preheader ]"   --->   Operation 38 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.13ns)   --->   "%exitcond9 = icmp eq i3 %j, -1" [convolve_2d.cpp:33]   --->   Operation 39 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 40 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j, 1" [convolve_2d.cpp:33]   --->   Operation 41 'add' 'j_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.loopexit7.loopexit, label %1" [convolve_2d.cpp:33]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1) nounwind" [convolve_2d.cpp:34]   --->   Operation 43 'specloopname' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i3 %j to i5" [convolve_2d.cpp:34]   --->   Operation 44 'zext' 'tmp_3_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.78ns)   --->   "%tmp_3 = add i5 %tmp_2, %tmp_3_cast" [convolve_2d.cpp:34]   --->   Operation 45 'add' 'tmp_3' <Predicate = (!exitcond9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_18_cast = sext i5 %tmp_3 to i64" [convolve_2d.cpp:34]   --->   Operation 46 'sext' 'tmp_18_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%line_buf_addr = getelementptr [14 x i32]* %line_buf, i64 0, i64 %tmp_18_cast" [convolve_2d.cpp:34]   --->   Operation 47 'getelementptr' 'line_buf_addr' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.32ns)   --->   "store i32 0, i32* %line_buf_addr, align 4" [convolve_2d.cpp:34]   --->   Operation 48 'store' <Predicate = (!exitcond9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader14" [convolve_2d.cpp:33]   --->   Operation 49 'br' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %.loopexit7"   --->   Operation 50 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%y_assign = phi i3 [ %y, %.preheader13.loopexit ], [ 0, %.preheader13.preheader ]"   --->   Operation 51 'phi' 'y_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.13ns)   --->   "%exitcond8 = icmp eq i3 %y_assign, -1" [convolve_2d.cpp:36]   --->   Operation 52 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 53 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.65ns)   --->   "%y = add i3 %y_assign, 1" [convolve_2d.cpp:36]   --->   Operation 54 'add' 'y' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %11, label %.preheader12.preheader" [convolve_2d.cpp:36]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.13ns)   --->   "%tmp_1 = icmp ne i3 %y_assign, 0" [convolve_2d.cpp:54]   --->   Operation 56 'icmp' 'tmp_1' <Predicate = (!exitcond8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader12" [convolve_2d.cpp:37]   --->   Operation 57 'br' <Predicate = (!exitcond8)> <Delay = 1.76>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [convolve_2d.cpp:60]   --->   Operation 58 'ret' <Predicate = (exitcond8)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.63>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%x_assign = phi i3 [ %x, %._crit_edge16 ], [ 0, %.preheader12.preheader ]"   --->   Operation 59 'phi' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.13ns)   --->   "%exitcond7 = icmp eq i3 %x_assign, -1" [convolve_2d.cpp:37]   --->   Operation 60 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 61 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.65ns)   --->   "%x = add i3 %x_assign, 1" [convolve_2d.cpp:37]   --->   Operation 62 'add' 'x' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader13.loopexit, label %._crit_edge" [convolve_2d.cpp:37]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str2) nounwind" [convolve_2d.cpp:37]   --->   Operation 64 'specloopname' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str2)" [convolve_2d.cpp:37]   --->   Operation 65 'specregionbegin' 'tmp_6' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (3.63ns)   --->   "%tmp_28 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V)" [convolve_2d.cpp:40]   --->   Operation 66 'read' 'tmp_28' <Predicate = (!exitcond7)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 67 [1/1] (1.76ns)   --->   "br label %.loopexit" [convolve_2d.cpp:42]   --->   Operation 67 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader13"   --->   Operation 68 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%i1 = phi i2 [ 0, %._crit_edge ], [ %i_3, %.loopexit.loopexit ]"   --->   Operation 69 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.95ns)   --->   "%exitcond6 = icmp eq i2 %i1, -1" [convolve_2d.cpp:42]   --->   Operation 70 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 71 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.56ns)   --->   "%i_3 = add i2 %i1, 1" [convolve_2d.cpp:42]   --->   Operation 72 'add' 'i_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader.preheader, label %.preheader11.preheader" [convolve_2d.cpp:42]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i2 %i1 to i5" [convolve_2d.cpp:42]   --->   Operation 74 'zext' 'tmp_9_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1, i2 0)" [convolve_2d.cpp:42]   --->   Operation 75 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_4 to i5" [convolve_2d.cpp:44]   --->   Operation 76 'zext' 'p_shl1_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.73ns)   --->   "%tmp_5 = sub i5 %p_shl1_cast, %tmp_9_cast" [convolve_2d.cpp:44]   --->   Operation 77 'sub' 'tmp_5' <Predicate = (!exitcond6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (1.76ns)   --->   "br label %.preheader11" [convolve_2d.cpp:43]   --->   Operation 78 'br' <Predicate = (!exitcond6)> <Delay = 1.76>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i3 %x_assign to i5" [convolve_2d.cpp:46]   --->   Operation 79 'zext' 'tmp_8_cast' <Predicate = (exitcond6)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.76ns)   --->   "br label %.preheader" [convolve_2d.cpp:46]   --->   Operation 80 'br' <Predicate = (exitcond6)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 5.66>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%j2 = phi i2 [ %j_2, %2 ], [ 0, %.preheader11.preheader ]"   --->   Operation 81 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.95ns)   --->   "%exitcond5 = icmp eq i2 %j2, -2" [convolve_2d.cpp:43]   --->   Operation 82 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 83 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.56ns)   --->   "%j_2 = add i2 %j2, 1" [convolve_2d.cpp:44]   --->   Operation 84 'add' 'j_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.loopexit.loopexit, label %2" [convolve_2d.cpp:43]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i2 %j_2 to i5" [convolve_2d.cpp:44]   --->   Operation 86 'zext' 'tmp_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (1.78ns)   --->   "%tmp_17 = add i5 %tmp_5, %tmp_4_cast" [convolve_2d.cpp:44]   --->   Operation 87 'add' 'tmp_17' <Predicate = (!exitcond5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i5 %tmp_17 to i64" [convolve_2d.cpp:44]   --->   Operation 88 'sext' 'tmp_27_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%window_addr_2 = getelementptr [9 x i32]* %window, i64 0, i64 %tmp_27_cast" [convolve_2d.cpp:44]   --->   Operation 89 'getelementptr' 'window_addr_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_7 : Operation 90 [2/2] (2.32ns)   --->   "%window_load = load i32* %window_addr_2, align 4" [convolve_2d.cpp:44]   --->   Operation 90 'load' 'window_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i2 %j2 to i5" [convolve_2d.cpp:44]   --->   Operation 91 'zext' 'tmp_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.78ns)   --->   "%tmp_18 = add i5 %tmp_5, %tmp_5_cast" [convolve_2d.cpp:44]   --->   Operation 92 'add' 'tmp_18' <Predicate = (!exitcond5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 93 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 4.64>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [convolve_2d.cpp:44]   --->   Operation 94 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str4) nounwind" [convolve_2d.cpp:44]   --->   Operation 95 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/2] (2.32ns)   --->   "%window_load = load i32* %window_addr_2, align 4" [convolve_2d.cpp:44]   --->   Operation 96 'load' 'window_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i5 %tmp_18 to i64" [convolve_2d.cpp:44]   --->   Operation 97 'sext' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%window_addr_3 = getelementptr [9 x i32]* %window, i64 0, i64 %tmp_28_cast" [convolve_2d.cpp:44]   --->   Operation 98 'getelementptr' 'window_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (2.32ns)   --->   "store i32 %window_load, i32* %window_addr_3, align 4" [convolve_2d.cpp:44]   --->   Operation 99 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_12)" [convolve_2d.cpp:44]   --->   Operation 100 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader11" [convolve_2d.cpp:43]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 5.72>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%i3 = phi i2 [ %i_2, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 102 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.95ns)   --->   "%exitcond4 = icmp eq i2 %i3, -2" [convolve_2d.cpp:46]   --->   Operation 103 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 104 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.56ns)   --->   "%i_2 = add i2 %i3, 1" [convolve_2d.cpp:46]   --->   Operation 105 'add' 'i_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %4, label %3" [convolve_2d.cpp:46]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_cast_13 = zext i2 %i3 to i5" [convolve_2d.cpp:46]   --->   Operation 107 'zext' 'tmp_cast_13' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_8 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i3, i3 0)" [convolve_2d.cpp:46]   --->   Operation 108 'bitconcatenate' 'tmp_8' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_9 = sub i5 %tmp_8, %tmp_cast_13" [convolve_2d.cpp:47]   --->   Operation 109 'sub' 'tmp_9' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 110 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp_11 = add i5 %tmp_9, %tmp_8_cast" [convolve_2d.cpp:47]   --->   Operation 110 'add' 'tmp_11' <Predicate = (!exitcond4)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_23_cast = sext i5 %tmp_11 to i64" [convolve_2d.cpp:47]   --->   Operation 111 'sext' 'tmp_23_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%line_buf_addr_1 = getelementptr [14 x i32]* %line_buf, i64 0, i64 %tmp_23_cast" [convolve_2d.cpp:47]   --->   Operation 112 'getelementptr' 'line_buf_addr_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_13 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i3, i2 0)" [convolve_2d.cpp:46]   --->   Operation 113 'bitconcatenate' 'tmp_13' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %tmp_13 to i5" [convolve_2d.cpp:47]   --->   Operation 114 'zext' 'p_shl2_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_14 = sub i5 %p_shl2_cast, %tmp_cast_13" [convolve_2d.cpp:47]   --->   Operation 115 'sub' 'tmp_14' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 116 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp_16 = add i5 %tmp_14, 2" [convolve_2d.cpp:47]   --->   Operation 116 'add' 'tmp_16' <Predicate = (!exitcond4)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 117 [2/2] (2.32ns)   --->   "%line_buf_load = load i32* %line_buf_addr_1, align 4" [convolve_2d.cpp:47]   --->   Operation 117 'load' 'line_buf_load' <Predicate = (!exitcond4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 118 [1/1] (2.32ns)   --->   "store i32 %tmp_28, i32* %window_addr, align 8" [convolve_2d.cpp:49]   --->   Operation 118 'store' <Predicate = (exitcond4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 119 [1/1] (1.76ns)   --->   "br label %5" [convolve_2d.cpp:51]   --->   Operation 119 'br' <Predicate = (exitcond4)> <Delay = 1.76>

State 10 <SV = 6> <Delay = 4.64>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i5 %tmp_16 to i64" [convolve_2d.cpp:47]   --->   Operation 120 'sext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%window_addr_1 = getelementptr [9 x i32]* %window, i64 0, i64 %tmp_26_cast" [convolve_2d.cpp:47]   --->   Operation 121 'getelementptr' 'window_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/2] (2.32ns)   --->   "%line_buf_load = load i32* %line_buf_addr_1, align 4" [convolve_2d.cpp:47]   --->   Operation 122 'load' 'line_buf_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 123 [1/1] (2.32ns)   --->   "store i32 %line_buf_load, i32* %window_addr_1, align 4" [convolve_2d.cpp:47]   --->   Operation 123 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader" [convolve_2d.cpp:46]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 7.29>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%i4 = phi i2 [ 0, %4 ], [ %i_4, %_ifconv ]"   --->   Operation 125 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %i4, -2" [convolve_2d.cpp:51]   --->   Operation 126 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 127 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (1.56ns)   --->   "%i_4 = add i2 %i4, 1" [convolve_2d.cpp:52]   --->   Operation 128 'add' 'i_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %_ifconv" [convolve_2d.cpp:51]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.95ns)   --->   "%tmp_10 = icmp eq i2 %i4, 1" [convolve_2d.cpp:52]   --->   Operation 130 'icmp' 'tmp_10' <Predicate = (!exitcond)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i2 %i_4 to i5" [convolve_2d.cpp:52]   --->   Operation 131 'zext' 'tmp_14_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_19 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i_4, i3 0)" [convolve_2d.cpp:52]   --->   Operation 132 'bitconcatenate' 'tmp_19' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_20 = sub i5 %tmp_19, %tmp_14_cast" [convolve_2d.cpp:52]   --->   Operation 133 'sub' 'tmp_20' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 134 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp_21 = add i5 %tmp_20, %tmp_8_cast" [convolve_2d.cpp:52]   --->   Operation 134 'add' 'tmp_21' <Predicate = (!exitcond)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i5 %tmp_21 to i64" [convolve_2d.cpp:52]   --->   Operation 135 'sext' 'tmp_31_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%line_buf_addr_2 = getelementptr [14 x i32]* %line_buf, i64 0, i64 %tmp_31_cast" [convolve_2d.cpp:52]   --->   Operation 136 'getelementptr' 'line_buf_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 137 [2/2] (2.32ns)   --->   "%line_buf_load_1 = load i32* %line_buf_addr_2, align 4" [convolve_2d.cpp:52]   --->   Operation 137 'load' 'line_buf_load_1' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i2 %i4 to i5" [convolve_2d.cpp:52]   --->   Operation 138 'zext' 'tmp_16_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_22 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i4, i3 0)" [convolve_2d.cpp:52]   --->   Operation 139 'bitconcatenate' 'tmp_22' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_23 = sub i5 %tmp_22, %tmp_16_cast" [convolve_2d.cpp:52]   --->   Operation 140 'sub' 'tmp_23' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 141 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp_24 = add i5 %tmp_23, %tmp_8_cast" [convolve_2d.cpp:52]   --->   Operation 141 'add' 'tmp_24' <Predicate = (!exitcond)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 142 [1/1] (1.13ns)   --->   "%tmp_7 = icmp ne i3 %x_assign, 0" [convolve_2d.cpp:54]   --->   Operation 142 'icmp' 'tmp_7' <Predicate = (exitcond)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp_1, %tmp_7" [convolve_2d.cpp:54]   --->   Operation 143 'and' 'or_cond' <Predicate = (exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader3.preheader, label %._crit_edge16" [convolve_2d.cpp:54]   --->   Operation 144 'br' <Predicate = (exitcond)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (1.76ns)   --->   "br label %.preheader3" [convolve_2d.cpp:15->convolve_2d.cpp:55]   --->   Operation 145 'br' <Predicate = (exitcond & or_cond)> <Delay = 1.76>

State 12 <SV = 7> <Delay = 5.34>
ST_12 : Operation 146 [1/2] (2.32ns)   --->   "%line_buf_load_1 = load i32* %line_buf_addr_2, align 4" [convolve_2d.cpp:52]   --->   Operation 146 'load' 'line_buf_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 147 [1/1] (0.69ns)   --->   "%tmp_15 = select i1 %tmp_10, i32 %tmp_28, i32 %line_buf_load_1" [convolve_2d.cpp:52]   --->   Operation 147 'select' 'tmp_15' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_34_cast = sext i5 %tmp_24 to i64" [convolve_2d.cpp:52]   --->   Operation 148 'sext' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%line_buf_addr_3 = getelementptr [14 x i32]* %line_buf, i64 0, i64 %tmp_34_cast" [convolve_2d.cpp:52]   --->   Operation 149 'getelementptr' 'line_buf_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (2.32ns)   --->   "store i32 %tmp_15, i32* %line_buf_addr_3, align 4" [convolve_2d.cpp:52]   --->   Operation 150 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "br label %5" [convolve_2d.cpp:51]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 7> <Delay = 3.63>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%result_2 = phi i32 [ %result_1_i, %10 ], [ 0, %.preheader3.preheader ]" [convolve_2d.cpp:17->convolve_2d.cpp:55]   --->   Operation 152 'phi' 'result_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%i_i = phi i2 [ %i_5, %10 ], [ 0, %.preheader3.preheader ]"   --->   Operation 153 'phi' 'i_i' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.95ns)   --->   "%exitcond1_i = icmp eq i2 %i_i, -1" [convolve_2d.cpp:15->convolve_2d.cpp:55]   --->   Operation 154 'icmp' 'exitcond1_i' <Predicate = (or_cond)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 155 'speclooptripcount' 'empty_15' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (1.56ns)   --->   "%i_5 = add i2 %i_i, 1" [convolve_2d.cpp:15->convolve_2d.cpp:55]   --->   Operation 156 'add' 'i_5' <Predicate = (or_cond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %convolve.exit, label %7" [convolve_2d.cpp:15->convolve_2d.cpp:55]   --->   Operation 157 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str) nounwind" [convolve_2d.cpp:15->convolve_2d.cpp:55]   --->   Operation 158 'specloopname' <Predicate = (or_cond & !exitcond1_i)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_20_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str)" [convolve_2d.cpp:15->convolve_2d.cpp:55]   --->   Operation 159 'specregionbegin' 'tmp_20_i' <Predicate = (or_cond & !exitcond1_i)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_i1_cast = zext i2 %i_i to i5" [convolve_2d.cpp:15->convolve_2d.cpp:55]   --->   Operation 160 'zext' 'tmp_i1_cast' <Predicate = (or_cond & !exitcond1_i)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_25 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_i, i2 0)" [convolve_2d.cpp:15->convolve_2d.cpp:55]   --->   Operation 161 'bitconcatenate' 'tmp_25' <Predicate = (or_cond & !exitcond1_i)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i4 %tmp_25 to i5" [convolve_2d.cpp:17->convolve_2d.cpp:55]   --->   Operation 162 'zext' 'p_shl6_cast' <Predicate = (or_cond & !exitcond1_i)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (1.73ns)   --->   "%tmp_26 = sub i5 %p_shl6_cast, %tmp_i1_cast" [convolve_2d.cpp:17->convolve_2d.cpp:55]   --->   Operation 163 'sub' 'tmp_26' <Predicate = (or_cond & !exitcond1_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (1.76ns)   --->   "br label %8" [convolve_2d.cpp:16->convolve_2d.cpp:55]   --->   Operation 164 'br' <Predicate = (or_cond & !exitcond1_i)> <Delay = 1.76>
ST_13 : Operation 165 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V, i32 %result_2)" [convolve_2d.cpp:56]   --->   Operation 165 'write' <Predicate = (or_cond & exitcond1_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "br label %._crit_edge16" [convolve_2d.cpp:57]   --->   Operation 166 'br' <Predicate = (or_cond & exitcond1_i)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str2, i32 %tmp_6)" [convolve_2d.cpp:58]   --->   Operation 167 'specregionend' 'empty_18' <Predicate = (exitcond1_i) | (!or_cond)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "br label %.preheader12" [convolve_2d.cpp:37]   --->   Operation 168 'br' <Predicate = (exitcond1_i) | (!or_cond)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 4.10>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%result_1_i = phi i32 [ %result_2, %7 ], [ %result, %9 ]"   --->   Operation 169 'phi' 'result_1_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%j_i = phi i2 [ 0, %7 ], [ %j_3, %9 ]"   --->   Operation 170 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.95ns)   --->   "%exitcond_i = icmp eq i2 %j_i, -1" [convolve_2d.cpp:16->convolve_2d.cpp:55]   --->   Operation 171 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 172 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (1.56ns)   --->   "%j_3 = add i2 %j_i, 1" [convolve_2d.cpp:16->convolve_2d.cpp:55]   --->   Operation 173 'add' 'j_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %10, label %9" [convolve_2d.cpp:16->convolve_2d.cpp:55]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_i2_cast = zext i2 %j_i to i5" [convolve_2d.cpp:17->convolve_2d.cpp:55]   --->   Operation 175 'zext' 'tmp_i2_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (1.78ns)   --->   "%tmp_27 = add i5 %tmp_26, %tmp_i2_cast" [convolve_2d.cpp:17->convolve_2d.cpp:55]   --->   Operation 176 'add' 'tmp_27' <Predicate = (!exitcond_i)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_38_cast = sext i5 %tmp_27 to i64" [convolve_2d.cpp:17->convolve_2d.cpp:55]   --->   Operation 177 'sext' 'tmp_38_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 %tmp_38_cast" [convolve_2d.cpp:17->convolve_2d.cpp:55]   --->   Operation 178 'getelementptr' 'kernel_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%window_addr_4 = getelementptr [9 x i32]* %window, i64 0, i64 %tmp_38_cast" [convolve_2d.cpp:17->convolve_2d.cpp:55]   --->   Operation 179 'getelementptr' 'window_addr_4' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_14 : Operation 180 [2/2] (2.32ns)   --->   "%window_load_1 = load i32* %window_addr_4, align 4" [convolve_2d.cpp:17->convolve_2d.cpp:55]   --->   Operation 180 'load' 'window_load_1' <Predicate = (!exitcond_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 181 [2/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [convolve_2d.cpp:17->convolve_2d.cpp:55]   --->   Operation 181 'load' 'kernel_load' <Predicate = (!exitcond_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str, i32 %tmp_20_i)" [convolve_2d.cpp:19->convolve_2d.cpp:55]   --->   Operation 182 'specregionend' 'empty_17' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "br label %.preheader3" [convolve_2d.cpp:15->convolve_2d.cpp:55]   --->   Operation 183 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 15 <SV = 9> <Delay = 2.32>
ST_15 : Operation 184 [1/2] (2.32ns)   --->   "%window_load_1 = load i32* %window_addr_4, align 4" [convolve_2d.cpp:17->convolve_2d.cpp:55]   --->   Operation 184 'load' 'window_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_15 : Operation 185 [1/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [convolve_2d.cpp:17->convolve_2d.cpp:55]   --->   Operation 185 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 16 <SV = 10> <Delay = 8.51>
ST_16 : Operation 186 [1/1] (8.51ns)   --->   "%tmp_17_i = mul nsw i32 %kernel_load, %window_load_1" [convolve_2d.cpp:17->convolve_2d.cpp:55]   --->   Operation 186 'mul' 'tmp_17_i' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 2.55>
ST_17 : Operation 187 [1/1] (2.55ns)   --->   "%result = add nsw i32 %result_1_i, %tmp_17_i" [convolve_2d.cpp:17->convolve_2d.cpp:55]   --->   Operation 187 'add' 'result' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "br label %8" [convolve_2d.cpp:16->convolve_2d.cpp:55]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', convolve_2d.cpp:32) [15]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', convolve_2d.cpp:32) [15]  (0 ns)
	'sub' operation ('tmp_2', convolve_2d.cpp:34) [23]  (1.78 ns)

 <State 3>: 4.1ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', convolve_2d.cpp:33) [26]  (0 ns)
	'add' operation ('tmp_3', convolve_2d.cpp:34) [34]  (1.78 ns)
	'getelementptr' operation ('line_buf_addr', convolve_2d.cpp:34) [36]  (0 ns)
	'store' operation (convolve_2d.cpp:34) of constant 0 on array 'line_buf', convolve_2d.cpp:28 [37]  (2.32 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', convolve_2d.cpp:37) [53]  (1.77 ns)

 <State 5>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_stream_V' (convolve_2d.cpp:40) [61]  (3.63 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', convolve_2d.cpp:44) [76]  (1.77 ns)

 <State 7>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', convolve_2d.cpp:44) [76]  (0 ns)
	'add' operation ('j', convolve_2d.cpp:44) [79]  (1.56 ns)
	'add' operation ('tmp_17', convolve_2d.cpp:44) [85]  (1.78 ns)
	'getelementptr' operation ('window_addr_2', convolve_2d.cpp:44) [87]  (0 ns)
	'load' operation ('window_load', convolve_2d.cpp:44) on array 'window', convolve_2d.cpp:29 [88]  (2.32 ns)

 <State 8>: 4.64ns
The critical path consists of the following:
	'load' operation ('window_load', convolve_2d.cpp:44) on array 'window', convolve_2d.cpp:29 [88]  (2.32 ns)
	'store' operation (convolve_2d.cpp:44) of variable 'window_load', convolve_2d.cpp:44 on array 'window', convolve_2d.cpp:29 [93]  (2.32 ns)

 <State 9>: 5.73ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', convolve_2d.cpp:46) [102]  (0 ns)
	'sub' operation ('tmp_9', convolve_2d.cpp:47) [110]  (0 ns)
	'add' operation ('tmp_11', convolve_2d.cpp:47) [111]  (3.4 ns)
	'getelementptr' operation ('line_buf_addr_1', convolve_2d.cpp:47) [113]  (0 ns)
	'load' operation ('line_buf_load', convolve_2d.cpp:47) on array 'line_buf', convolve_2d.cpp:28 [120]  (2.32 ns)

 <State 10>: 4.64ns
The critical path consists of the following:
	'load' operation ('line_buf_load', convolve_2d.cpp:47) on array 'line_buf', convolve_2d.cpp:28 [120]  (2.32 ns)
	'store' operation (convolve_2d.cpp:47) of variable 'line_buf_load', convolve_2d.cpp:47 on array 'window', convolve_2d.cpp:29 [121]  (2.32 ns)

 <State 11>: 7.29ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', convolve_2d.cpp:52) [127]  (0 ns)
	'add' operation ('i', convolve_2d.cpp:52) [130]  (1.56 ns)
	'sub' operation ('tmp_20', convolve_2d.cpp:52) [136]  (0 ns)
	'add' operation ('tmp_21', convolve_2d.cpp:52) [137]  (3.4 ns)
	'getelementptr' operation ('line_buf_addr_2', convolve_2d.cpp:52) [139]  (0 ns)
	'load' operation ('line_buf_load_1', convolve_2d.cpp:52) on array 'line_buf', convolve_2d.cpp:28 [140]  (2.32 ns)

 <State 12>: 5.34ns
The critical path consists of the following:
	'load' operation ('line_buf_load_1', convolve_2d.cpp:52) on array 'line_buf', convolve_2d.cpp:28 [140]  (2.32 ns)
	'select' operation ('tmp_15', convolve_2d.cpp:52) [141]  (0.698 ns)
	'store' operation (convolve_2d.cpp:52) of variable 'tmp_15', convolve_2d.cpp:52 on array 'line_buf', convolve_2d.cpp:28 [148]  (2.32 ns)

 <State 13>: 3.63ns
The critical path consists of the following:
	'phi' operation ('result', convolve_2d.cpp:17->convolve_2d.cpp:55) with incoming values : ('result', convolve_2d.cpp:17->convolve_2d.cpp:55) [157]  (0 ns)
	fifo write on port 'out_stream_V' (convolve_2d.cpp:56) [193]  (3.63 ns)

 <State 14>: 4.1ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', convolve_2d.cpp:16->convolve_2d.cpp:55) [173]  (0 ns)
	'add' operation ('tmp_27', convolve_2d.cpp:17->convolve_2d.cpp:55) [180]  (1.78 ns)
	'getelementptr' operation ('window_addr_4', convolve_2d.cpp:17->convolve_2d.cpp:55) [183]  (0 ns)
	'load' operation ('window_load_1', convolve_2d.cpp:17->convolve_2d.cpp:55) on array 'window', convolve_2d.cpp:29 [184]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'load' operation ('window_load_1', convolve_2d.cpp:17->convolve_2d.cpp:55) on array 'window', convolve_2d.cpp:29 [184]  (2.32 ns)

 <State 16>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_17_i', convolve_2d.cpp:17->convolve_2d.cpp:55) [186]  (8.51 ns)

 <State 17>: 2.55ns
The critical path consists of the following:
	'add' operation ('result', convolve_2d.cpp:17->convolve_2d.cpp:55) [187]  (2.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
