[{"DBLP title": "DeCO: A DSP Block Based FPGA Accelerator Overlay with Low Overhead Interconnect.", "DBLP authors": ["Abhishek Kumar Jain", "Xiangwei Li", "Pranjul Singhai", "Douglas L. Maskell", "Suhaib A. Fahmy"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.10", "OA papers": [{"PaperId": "https://openalex.org/W2411785910", "PaperTitle": "DeCO: A DSP Block Based FPGA Accelerator Overlay with Low Overhead Interconnect", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Nanyang Technological University": 4.0, "University of Warwick": 1.0}, "Authors": ["Abhishek Jain", "Xiangwei Li", "Pranjul Singhai", "Douglas L. Maskell", "Suhaib A. Fahmy"]}]}, {"DBLP title": "High Performance Instruction Scheduling Circuits for Out-of-Order Soft Processors.", "DBLP authors": ["Henry Wong", "Vaughn Betz", "Jonathan Rose"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.11", "OA papers": [{"PaperId": "https://openalex.org/W2516980303", "PaperTitle": "High Performance Instruction Scheduling Circuits for Out-of-Order Soft Processors", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Henry N. C. Wong", "Vaughn Betz", "Jonathan Rose"]}]}, {"DBLP title": "GRVI Phalanx: A Massively Parallel RISC-V FPGA Accelerator Accelerator.", "DBLP authors": ["Jan Gray"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.12", "OA papers": [{"PaperId": "https://openalex.org/W2418145342", "PaperTitle": "GRVI Phalanx: A Massively Parallel RISC-V FPGA Accelerator Accelerator", "Year": 2016, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Bellevue Hospital Center": 1.0}, "Authors": ["Jan Gray"]}]}, {"DBLP title": "Tinker: Generating Custom Memory Architectures for Altera's OpenCL Compiler.", "DBLP authors": ["Dustin Richmond", "Jeremy Blackstone", "Matthew Hogains", "Kevin Thai", "Ryan Kastner"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.13", "OA papers": [{"PaperId": "https://openalex.org/W2516544413", "PaperTitle": "Tinker: Generating Custom Memory Architectures for Altera's OpenCL Compiler", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Diego": 5.0}, "Authors": ["Dustin Richmond", "Jeremy Blackstone", "Matthew Hogains", "Kevin Thai", "Ryan Kastner"]}]}, {"DBLP title": "The SMEM Seeding Acceleration for DNA Sequence Alignment.", "DBLP authors": ["Mau-Chung Frank Chang", "Yu-Ting Chen", "Jason Cong", "Po-Tsang Huang", "Chun-Liang Kuo", "Cody Hao Yu"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.21", "OA papers": [{"PaperId": "https://openalex.org/W2515042543", "PaperTitle": "The SMEM Seeding Acceleration for DNA Sequence Alignment", "Year": 2016, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Department of Electronics Engineering": 1.0, "University of California, Los Angeles": 4.0, "Semiconductor Manufacturing International (Italy)": 0.5, "Hodges University": 0.5}, "Authors": ["Mau-Chung Frank Chang", "Yuting Chen", "Jason Cong", "Po-Tsang Huang", "Chunliang Kuo", "Cody Hao Yu"]}]}, {"DBLP title": "fpgaConvNet: A Framework for Mapping Convolutional Neural Networks on FPGAs.", "DBLP authors": ["Stylianos I. Venieris", "Christos-Savvas Bouganis"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.22", "OA papers": [{"PaperId": "https://openalex.org/W2513568085", "PaperTitle": "fpgaConvNet: A Framework for Mapping Convolutional Neural Networks on FPGAs", "Year": 2016, "CitationCount": 160, "EstimatedCitation": 160, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["Stylianos I. Venieris", "Christos-Savvas Bouganis"]}]}, {"DBLP title": "Increasing Network Size and Training Throughput of FPGA Restricted Boltzmann Machines Using Dropout.", "DBLP authors": ["Jiang Su", "David B. Thomas", "Peter Y. K. Cheung"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.23", "OA papers": [{"PaperId": "https://openalex.org/W2510717548", "PaperTitle": "Increasing Network Size and Training Throughput of FPGA Restricted Boltzmann Machines Using Dropout", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Jiang Su", "David Thomas", "Peter Y. K. Cheung"]}]}, {"DBLP title": "Two-Hit Filter Synthesis for Genomic Database Search.", "DBLP authors": ["Jordan A. Bradshaw", "Rasha Karakchi", "Jason D. Bakos"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.24", "OA papers": [{"PaperId": "https://openalex.org/W2515943999", "PaperTitle": "Two-Hit Filter Synthesis for Genomic Database Search", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of South Carolina": 3.0}, "Authors": ["Jordan A. Bradshaw", "Rasha Karakchi", "Jason D. Bakos"]}]}, {"DBLP title": "KAPow: A System Identification Approach to Online Per-Module Power Estimation in FPGA Designs.", "DBLP authors": ["Eddie Hung", "James J. Davis", "Joshua M. Levine", "Edward A. Stott", "Peter Y. K. Cheung", "George A. Constantinides"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.25", "OA papers": [{"PaperId": "https://openalex.org/W2516313607", "PaperTitle": "KAPow: A System Identification Approach to Online Per-Module Power Estimation in FPGA Designs", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Imperial College London": 6.0}, "Authors": ["Eddie Hung", "James Davis", "Joshua M. Levine", "Edward Stott", "Peter Y. K. Cheung", "George A. Constantinides"]}]}, {"DBLP title": "SynADT: Dynamic Data Structures in High Level Synthesis.", "DBLP authors": ["Zeping Xue", "David B. Thomas"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.26", "OA papers": [{"PaperId": "https://openalex.org/W2515747181", "PaperTitle": "SynADT: Dynamic Data Structures in High Level Synthesis", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["Zeping Xue", "David Thomas"]}]}, {"DBLP title": "Loop Splitting for Efficient Pipelining in High-Level Synthesis.", "DBLP authors": ["Junyi Liu", "John Wickerson", "George A. Constantinides"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.27", "OA papers": [{"PaperId": "https://openalex.org/W2507391457", "PaperTitle": "Loop Splitting for Efficient Pipelining in High-Level Synthesis", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Junyi Liu", "John Wickerson", "George A. Constantinides"]}]}, {"DBLP title": "Improving Classification Accuracy of a Machine Learning Approach for FPGA Timing Closure.", "DBLP authors": ["Que Yanghua", "Nachiket Kapre", "Harnhua Ng", "Kirvy Teo"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.28", "OA papers": [{"PaperId": "https://openalex.org/W2512252247", "PaperTitle": "Improving Classification Accuracy of a Machine Learning Approach for FPGA Timing Closure", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Nanyang Technological University": 2.0, "Plunify Inc., Singapore, Singapore": 2.0}, "Authors": ["Que Yanghua", "Nachiket Kapre", "Harnhua Ng", "Kirvy Teo"]}]}, {"DBLP title": "Knowledge Transfer in Automatic Optimisation of Reconfigurable Designs.", "DBLP authors": ["Maciej Kurek", "Marc Peter Deisenroth", "Wayne Luk", "Timothy John Todman"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.29", "OA papers": [{"PaperId": "https://openalex.org/W2516639685", "PaperTitle": "Knowledge Transfer in Automatic Optimisation of Reconfigurable Designs", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["Maciej Kurek", "Marc Peter Deisenroth", "Wayne Luk", "Tim Todman"]}]}, {"DBLP title": "Reconfiguration Control Networks for TMR Systems with Module-Based Recovery.", "DBLP authors": ["Dimitris Agiakatsikas", "Nguyen T. H. Nguyen", "Zhuoran Zhao", "Tong Wu", "Ediz Cetin", "Oliver Diessel", "Lingkan Gong"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.30", "OA papers": [{"PaperId": "https://openalex.org/W2511973314", "PaperTitle": "Reconfiguration Control Networks for TMR Systems with Module-Based Recovery", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"UNSW Sydney": 7.0}, "Authors": ["Dimitris Agiakatsikas", "Nguyen Hong Nguyen", "Zhuoran Zhao", "Tong Wu", "Ediz Cetin", "Oliver Diessel", "Lingkan Gong"]}]}, {"DBLP title": "Parallel Hardware Merge Sorter.", "DBLP authors": ["Wei Song", "Dirk Koch", "Mikel Luj\u00e1n", "Jim D. Garside"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.34", "OA papers": [{"PaperId": "https://openalex.org/W2508353373", "PaperTitle": "Parallel Hardware Merge Sorter", "Year": 2016, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of Manchester": 3.5, "University of Cambridge": 0.5}, "Authors": ["Wei Song", "Dirk Koch", "Mikel Luj\u00e1n", "Jim Garside"]}]}, {"DBLP title": "High-Throughput and Energy-Efficient Graph Processing on FPGA.", "DBLP authors": ["Shijie Zhou", "Charalampos Chelmis", "Viktor K. Prasanna"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.35", "OA papers": [{"PaperId": "https://openalex.org/W2508029414", "PaperTitle": "High-Throughput and Energy-Efficient Graph Processing on FPGA", "Year": 2016, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Shijie Zhou", "Charalampos Chelmis", "Viktor K. Prasanna"]}]}, {"DBLP title": "Continuous Online Self-Monitoring Introspection Circuitry for Timing Repair by Incremental Partial-Reconfiguration (COSMIC TRIP).", "DBLP authors": ["Hans Giesen", "Benjamin Gojman", "Raphael Rubin", "Ji Kim", "Andr\u00e9 DeHon"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.36", "OA papers": [{"PaperId": "https://openalex.org/W2515582691", "PaperTitle": "Continuous Online Self-Monitoring Introspection Circuitry for Timing Repair by Incremental Partial-Reconfiguration (COSMIC TRIP)", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Pennsylvania": 5.0}, "Authors": ["Hans Giesen", "Benjamin Gojman", "Raphael Rubin", "Ji-Eun Kim", "Andr\u00e9 DeHon"]}]}, {"DBLP title": "Sectors: Divide & Conquer and Softwarization in the Design and Validation of the Stratix\u00ae 10 FPGA.", "DBLP authors": ["Dana L. How", "Sean Atsatt"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.37", "OA papers": [{"PaperId": "https://openalex.org/W2515185293", "PaperTitle": "Sectors: Divide &amp; Conquer and Softwarization in the Design and Validation of the Stratix\u00ae 10 FPGA", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Intel (United States)": 1.0, "Altera (United States)": 1.0}, "Authors": ["Dana How", "Atsatt Sean R"]}]}, {"DBLP title": "AutoSLIDE: Automatic Source-Level Instrumentation and Debugging for HLS.", "DBLP authors": ["Liwei Yang", "Swathi T. Gurumani", "Deming Chen", "Kyle Rupnow"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.38", "OA papers": [{"PaperId": "https://openalex.org/W2509561326", "PaperTitle": "AutoSLIDE: Automatic Source-Level Instrumentation and Debugging for HLS", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Nanyang Technological University": 1.0, "Advanced Digital Sciences Center": 2.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Liwei Yang", "Swathi Gurumani", "Deming Chen", "Kyle Rupnow"]}]}, {"DBLP title": "Cost Effective Partial Scan for Hardware Emulation.", "DBLP authors": ["Tao Li", "Qiang Liu"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.39", "OA papers": [{"PaperId": "https://openalex.org/W2511883446", "PaperTitle": "Cost Effective Partial Scan for Hardware Emulation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tianjin University": 2.0}, "Authors": ["Tao Li", "Qiang Liu"]}]}, {"DBLP title": "A Multi-ported Memory Compiler Utilizing True Dual-Port BRAMs.", "DBLP authors": ["Ameer M. S. Abdelhadi", "Guy G. F. Lemieux"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.45", "OA papers": [{"PaperId": "https://openalex.org/W2517118997", "PaperTitle": "A Multi-ported Memory Compiler Utilizing True Dual-Port BRAMs", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Ameer M. S. Abdelhadi", "Guy G.F. Lemieux"]}]}, {"DBLP title": "P4-to-VHDL: Automatic Generation of 100 Gbps Packet Parsers.", "DBLP authors": ["Pavel Ben\u00e1cek", "Viktor Pus", "Hana Kub\u00e1tov\u00e1"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.46", "OA papers": [{"PaperId": "https://openalex.org/W2510309737", "PaperTitle": "P4-to-VHDL: Automatic Generation of 100 Gbps Packet Parsers", "Year": 2016, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Czech Education and Scientific Network": 2.0, "Czech Technical University in Prague": 1.0}, "Authors": ["Pavel Benacek", "Viktor Pu", "Hana Kubatova"]}]}, {"DBLP title": "Marathon: Statically-Scheduled Conflict-Free Routing on FPGA Overlay NoCs.", "DBLP authors": ["Nachiket Kapre"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.47", "OA papers": [{"PaperId": "https://openalex.org/W2517095463", "PaperTitle": "Marathon: Statically-Scheduled Conflict-Free Routing on FPGA Overlay NoCs", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nanyang Technological University": 1.0}, "Authors": ["Nachiket Kapre"]}]}, {"DBLP title": "Parallelizing FPGA Technology Mapping through Partitioning.", "DBLP authors": ["Chuyu Shen", "Zili Lin", "Ping Fan", "Xianglong Meng", "Weikang Qian"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.48", "OA papers": [{"PaperId": "https://openalex.org/W2511790296", "PaperTitle": "Parallelizing FPGA Technology Mapping through Partitioning", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Shanghai Jiao Tong University": 3.0, "Beijing Microelectronics Technology Institute": 2.0}, "Authors": ["Chuyu Shen", "Zili Lin", "Ping Fan", "Xianglong Meng", "Weikang Qian"]}]}, {"DBLP title": "Online Bandwidth Reduction Using Dynamic Partial Reconfiguration.", "DBLP authors": ["Seyyed Mahdi Najmabadi", "Zhe Wang", "Yousef Baroud", "Sven Simon"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.49", "OA papers": [{"PaperId": "https://openalex.org/W2516439245", "PaperTitle": "Online Bandwidth Reduction Using Dynamic Partial Reconfiguration", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Stuttgart": 4.0}, "Authors": ["Seyyed Mahdi Najmabadi", "Zhe Wang", "Yousef Baroud", "Sven Simon"]}]}, {"DBLP title": "Energy Efficiency of Full Pipelining: A Case Study for Matrix Multiplication.", "DBLP authors": ["Peipei Zhou", "Hyunseok Park", "Zhenman Fang", "Jason Cong", "Andr\u00e9 DeHon"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.50", "OA papers": [{"PaperId": "https://openalex.org/W2512527800", "PaperTitle": "Energy Efficiency of Full Pipelining: A Case Study for Matrix Multiplication", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Department of Computer, Science, UCLA, Los Angeles, CA, USA": 4.0, "University of Pennsylvania": 1.0}, "Authors": ["Peipei Zhou", "Hyunseok Park", "Zhenman Fang", "Jason Cong", "Andr\u00e9 DeHon"]}]}, {"DBLP title": "Spatial Predicates Evaluation in the Geohash Domain Using Reconfigurable Hardware.", "DBLP authors": ["Dajung Lee", "Roger Moussalli", "Sameh W. Asaad", "Mudhakar Srivatsa"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.51", "OA papers": [{"PaperId": "https://openalex.org/W2516642265", "PaperTitle": "Spatial Predicates Evaluation in the Geohash Domain Using Reconfigurable Hardware", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 4.0}, "Authors": ["Dajung Lee", "Roger Moussalli", "Sameh W. Asaad", "Mudhakar Srivatsa"]}]}, {"DBLP title": "A Content Adapted FPGA Memory Architecture with Pattern Recognition Capability for L1 Track Triggering in the LHC Environment.", "DBLP authors": ["Tanja Harbaum", "Mahmoud Seboui", "Matthias Norbert Balzer", "J\u00fcrgen Becker", "Marc Weber"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.52", "OA papers": [{"PaperId": "https://openalex.org/W2513508646", "PaperTitle": "A Content Adapted FPGA Memory Architecture with Pattern Recognition Capability for L1 Track Triggering in the LHC Environment", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Karlsruhe Institute of Technology": 5.0}, "Authors": ["Tanja Harbaum", "Mahmoud Seboui", "Matthias Balzer", "J\u00fcrgen C. Becker", "Marc Weber"]}]}, {"DBLP title": "FPGA-Accelerated Particle-Grid Mapping.", "DBLP authors": ["Ahmed Sanaullah", "Arash Khoshparvar", "Martin C. Herbordt"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.53", "OA papers": [{"PaperId": "https://openalex.org/W2516534677", "PaperTitle": "FPGA-Accelerated Particle-Grid Mapping", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Boston University": 3.0}, "Authors": ["Ahmed Sanaullah", "Arash Khoshparvar", "Martin C. Herbordt"]}]}, {"DBLP title": "Runtime Parameterizable Regular Expression Operators for Databases.", "DBLP authors": ["Zsolt Istv\u00e1n", "David Sidler", "Gustavo Alonso"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.61", "OA papers": [{"PaperId": "https://openalex.org/W2507744471", "PaperTitle": "Runtime Parameterizable Regular Expression Operators for Databases", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ETH Zurich": 3.0}, "Authors": ["Zsolt Istv\u00e1n", "David Sidler", "Gustavo Alonso"]}]}, {"DBLP title": "Accelerating Equi-Join on a CPU-FPGA Heterogeneous Platform.", "DBLP authors": ["Ren Chen", "Viktor K. Prasanna"], "year": 2016, "doi": "https://doi.org/10.1109/FCCM.2016.62", "OA papers": [{"PaperId": "https://openalex.org/W2508516675", "PaperTitle": "Accelerating Equi-Join on a CPU-FPGA Heterogeneous Platform", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Ren Chen", "Viktor K. Prasanna"]}]}]