// Seed: 251758320
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  for (id_5 = id_1; id_1; id_5 = 1) wire id_6;
  assign id_3 = 1;
  module_0(
      id_3, id_6, id_3, id_6, id_1
  );
  always #id_7 id_4[1] = id_6;
endmodule
