#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Feb 24 13:51:34 2024
# Process ID: 139936
# Current directory: C:/Users/cbowlieu/APP4/Code_D_trous/SuperMegaFinal_update/S4e_Depart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent159140 C:\Users\cbowlieu\APP4\Code_D_trous\SuperMegaFinal_update\S4e_Depart\S4e_Depart.xpr
# Log file: C:/Users/cbowlieu/APP4/Code_D_trous/SuperMegaFinal_update/S4e_Depart/vivado.log
# Journal file: C:/Users/cbowlieu/APP4/Code_D_trous/SuperMegaFinal_update/S4e_Depart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/cbowlieu/APP4/Code_D_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/alexi/OneDrive/S4/APP4/S4e_Depart' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/cbowlieu/Desktop/mux2.vhd', nor could it be found using path 'C:/Users/alexi/Desktop/mux2.vhd'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-865] Could not find the file C:/Users/cbowlieu/APP4/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper_routed.dcp
WARNING: [Project 1-865] Could not find the file C:/Users/cbowlieu/APP4/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper.dcp
WARNING: [Project 1-865] Could not find the file C:/Users/cbowlieu/APP4/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper_routed.dcp
WARNING: [Project 1-865] Could not find the file C:/Users/cbowlieu/APP4/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper.dcp
WARNING: [Project 1-865] Could not find the file C:/Users/cbowlieu/APP4/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper_routed.dcp
WARNING: [Project 1-865] Could not find the file C:/Users/cbowlieu/APP4/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper.dcp
WARNING: [Project 1-865] Could not find the file C:/Users/cbowlieu/APP4/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper_routed.dcp
WARNING: [Project 1-865] Could not find the file C:/Users/cbowlieu/APP4/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cbowlieu/APP4/Code_D_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.ipdefs/myip_S4e_4reg_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1095.547 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/cbowlieu/APP4/Code_D_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd}
Reading block design file <C:/Users/cbowlieu/APP4/Code_D_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_1cycle_A
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - Somme
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - substract
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_3cycle
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_2cycle
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_4CYCLES_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:mux2:1.0 - mux2_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/Calcul_Moyenne/DSP_1/mux2_0'.
Given inputs for module-source, Top-module name : mux2, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- S4e:user:myip_S4e_4reg:1.0 - myip_S4e_4reg_0
Adding component instance block -- S4e:user:myip_S4e_4reg:1.0 - myip_S4e_4reg_1
Adding component instance block -- S4e:user:myip_S4e_4reg:1.0 - myip_S4e_4reg_2
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_1cycle_A
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - Somme
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - substract
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_3cycle
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_2cycle
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_4CYCLES_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:mux2:1.0 - mux2_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/Calcul_Moyenne/DSP_2/mux2_0'.
Given inputs for module-source, Top-module name : mux2, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_1cycle_A
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - Somme
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - substract
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_3cycle
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_2cycle
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_4CYCLES_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:mux2:1.0 - mux2_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/Calcul_Moyenne/DSP/mux2_0'.
Given inputs for module-source, Top-module name : mux2, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M_1
Successfully read diagram <main_design> from block design file <C:/Users/cbowlieu/APP4/Code_D_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1103.141 ; gain = 7.594
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 24 16:59:30 2024...
