Timing Analyzer report for fp32_uart_rx_tx
Sun Oct 16 16:52:57 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_I'
 13. Slow 1200mV 85C Model Hold: 'CLK_I'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK_I'
 22. Slow 1200mV 0C Model Hold: 'CLK_I'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK_I'
 30. Fast 1200mV 0C Model Hold: 'CLK_I'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; fp32_uart_rx_tx                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.8%      ;
;     Processors 3-12        ;   0.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; CLK_I      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_I } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 184.95 MHz ; 184.95 MHz      ; CLK_I      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK_I ; -4.407 ; -469.365           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK_I ; 0.433 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK_I ; -3.000 ; -185.901                         ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_I'                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.407 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.833      ;
; -4.407 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.833      ;
; -4.407 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.833      ;
; -4.407 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.833      ;
; -4.407 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.833      ;
; -4.407 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.833      ;
; -4.407 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.833      ;
; -4.407 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.833      ;
; -4.354 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.780      ;
; -4.354 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.780      ;
; -4.354 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.780      ;
; -4.354 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.780      ;
; -4.302 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.222      ;
; -4.302 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.222      ;
; -4.302 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.222      ;
; -4.302 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.222      ;
; -4.302 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.222      ;
; -4.302 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.222      ;
; -4.302 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.222      ;
; -4.302 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.222      ;
; -4.263 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.689      ;
; -4.263 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.689      ;
; -4.263 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.689      ;
; -4.263 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.689      ;
; -4.263 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.689      ;
; -4.263 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.689      ;
; -4.263 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.689      ;
; -4.263 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.689      ;
; -4.249 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.169      ;
; -4.249 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.169      ;
; -4.249 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.169      ;
; -4.249 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.169      ;
; -4.217 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.137      ;
; -4.217 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.137      ;
; -4.217 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.137      ;
; -4.217 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.137      ;
; -4.217 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.137      ;
; -4.217 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.137      ;
; -4.217 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.137      ;
; -4.217 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.137      ;
; -4.212 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.638      ;
; -4.212 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.638      ;
; -4.212 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.638      ;
; -4.212 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.638      ;
; -4.212 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.638      ;
; -4.212 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.638      ;
; -4.212 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.638      ;
; -4.212 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.638      ;
; -4.212 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.132      ;
; -4.212 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.132      ;
; -4.212 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.132      ;
; -4.212 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.132      ;
; -4.212 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.132      ;
; -4.212 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.132      ;
; -4.212 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.132      ;
; -4.212 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.132      ;
; -4.210 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.636      ;
; -4.210 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.636      ;
; -4.210 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.636      ;
; -4.210 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.575     ; 4.636      ;
; -4.206 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.126      ;
; -4.206 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.126      ;
; -4.206 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.126      ;
; -4.206 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.126      ;
; -4.206 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.126      ;
; -4.206 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.126      ;
; -4.206 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.126      ;
; -4.206 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.126      ;
; -4.202 ; fp32_uart_tx:My_UART_Tx|clk_cnt[4]  ; fp32_uart_tx:My_UART_Tx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.083     ; 5.120      ;
; -4.202 ; fp32_uart_tx:My_UART_Tx|clk_cnt[4]  ; fp32_uart_tx:My_UART_Tx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.083     ; 5.120      ;
; -4.202 ; fp32_uart_tx:My_UART_Tx|clk_cnt[4]  ; fp32_uart_tx:My_UART_Tx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.083     ; 5.120      ;
; -4.202 ; fp32_uart_tx:My_UART_Tx|clk_cnt[4]  ; fp32_uart_tx:My_UART_Tx|clk_cnt[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.083     ; 5.120      ;
; -4.201 ; fp32_uart_tx:My_UART_Tx|clk_cnt[20] ; fp32_uart_tx:My_UART_Tx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.577     ; 4.625      ;
; -4.201 ; fp32_uart_tx:My_UART_Tx|clk_cnt[20] ; fp32_uart_tx:My_UART_Tx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.577     ; 4.625      ;
; -4.201 ; fp32_uart_tx:My_UART_Tx|clk_cnt[20] ; fp32_uart_tx:My_UART_Tx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.577     ; 4.625      ;
; -4.201 ; fp32_uart_tx:My_UART_Tx|clk_cnt[20] ; fp32_uart_tx:My_UART_Tx|clk_cnt[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.577     ; 4.625      ;
; -4.198 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.118      ;
; -4.198 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.118      ;
; -4.198 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.118      ;
; -4.198 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.118      ;
; -4.198 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.118      ;
; -4.198 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.118      ;
; -4.198 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.118      ;
; -4.198 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.118      ;
; -4.164 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.084      ;
; -4.164 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.084      ;
; -4.164 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.084      ;
; -4.164 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.084      ;
; -4.159 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.079      ;
; -4.159 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.079      ;
; -4.159 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.079      ;
; -4.159 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.079      ;
; -4.153 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.073      ;
; -4.153 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.073      ;
; -4.153 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.073      ;
; -4.153 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.073      ;
; -4.145 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.065      ;
; -4.145 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.065      ;
; -4.145 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.065      ;
; -4.145 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.081     ; 5.065      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_I'                                                                                                                                   ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; fp32_uart_rx:My_UART_Rx|rx_state.STOP      ; fp32_uart_rx:My_UART_Rx|rx_state.STOP      ; CLK_I        ; CLK_I       ; 0.000        ; 0.101      ; 0.746      ;
; 0.435 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST ; CLK_I        ; CLK_I       ; 0.000        ; 0.099      ; 0.746      ;
; 0.453 ; fp32_uart_rx:My_UART_Rx|rx_state.000       ; fp32_uart_rx:My_UART_Rx|rx_state.000       ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; fp32_uart_rx:My_UART_Rx|rx_state.START     ; fp32_uart_rx:My_UART_Rx|rx_state.START     ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.746      ;
; 0.500 ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.797      ;
; 0.509 ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.801      ;
; 0.510 ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.803      ;
; 0.620 ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[20]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.577      ; 1.409      ;
; 0.629 ; fp32_uart_tx:My_UART_Tx|clk_cnt[22]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[23]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.577      ; 1.418      ;
; 0.630 ; fp32_uart_rx:My_UART_Rx|clk_cnt[24]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[25]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.578      ; 1.420      ;
; 0.630 ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.575      ; 1.417      ;
; 0.631 ; fp32_uart_tx:My_UART_Tx|clk_cnt[14]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.575      ; 1.418      ;
; 0.631 ; fp32_uart_tx:My_UART_Tx|clk_cnt[28]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.577      ; 1.420      ;
; 0.638 ; fp32_uart_tx:My_UART_Tx|clk_cnt[22]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[24]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.577      ; 1.427      ;
; 0.640 ; fp32_uart_tx:My_UART_Tx|clk_cnt[14]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[16]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.575      ; 1.427      ;
; 0.640 ; fp32_uart_tx:My_UART_Tx|clk_cnt[28]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[30]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.577      ; 1.429      ;
; 0.642 ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.934      ;
; 0.642 ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.934      ;
; 0.644 ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.936      ;
; 0.645 ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.937      ;
; 0.685 ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.978      ;
; 0.698 ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP1_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP3_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.993      ;
; 0.702 ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.994      ;
; 0.707 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.999      ;
; 0.710 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP1_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.003      ;
; 0.713 ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 1.005      ;
; 0.716 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.009      ;
; 0.722 ; fp32_uart_tx:My_UART_Tx|tx_state.D0_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.015      ;
; 0.723 ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 1.015      ;
; 0.740 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.101      ; 1.053      ;
; 0.741 ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 1.053      ;
; 0.743 ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 1.055      ;
; 0.743 ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 1.055      ;
; 0.743 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.101      ; 1.056      ;
; 0.743 ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 1.055      ;
; 0.744 ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 1.056      ;
; 0.744 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[14]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; fp32_uart_tx:My_UART_Tx|clk_cnt[16]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[16]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 1.056      ;
; 0.744 ; fp32_uart_rx:My_UART_Rx|clk_cnt[25]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[25]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.101      ; 1.057      ;
; 0.745 ; fp32_uart_tx:My_UART_Tx|clk_cnt[18]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[18]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; fp32_uart_tx:My_UART_Tx|clk_cnt[25]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[25]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; fp32_uart_tx:My_UART_Tx|clk_cnt[23]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[23]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 1.057      ;
; 0.746 ; fp32_uart_tx:My_UART_Tx|clk_cnt[20]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[20]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 1.058      ;
; 0.746 ; fp32_uart_tx:My_UART_Tx|clk_cnt[30]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[30]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 1.058      ;
; 0.747 ; fp32_uart_tx:My_UART_Tx|clk_cnt[26]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[26]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 1.059      ;
; 0.747 ; fp32_uart_tx:My_UART_Tx|clk_cnt[24]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[24]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.100      ; 1.059      ;
; 0.752 ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[23]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.577      ; 1.541      ;
; 0.752 ; fp32_uart_rx:My_UART_Rx|clk_cnt[23]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[25]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.578      ; 1.542      ;
; 0.753 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.575      ; 1.540      ;
; 0.753 ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.575      ; 1.540      ;
; 0.760 ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[19]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[24]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.577      ; 1.550      ;
; 0.762 ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; fp32_uart_rx:My_UART_Rx|clk_cnt[29]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[29]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; fp32_uart_rx:My_UART_Rx|clk_cnt[27]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[27]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[17]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[21]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[16]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.575      ; 1.549      ;
; 0.763 ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fp32_uart_tx:My_UART_Tx|clk_cnt[7]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[7]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fp32_uart_tx:My_UART_Tx|clk_cnt[9]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[9]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fp32_uart_tx:My_UART_Tx|clk_cnt[2]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[2]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fp32_uart_rx:My_UART_Rx|clk_cnt[31]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[31]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fp32_uart_rx:My_UART_Rx|clk_cnt[16]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[16]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; fp32_uart_tx:My_UART_Tx|clk_cnt[4]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[4]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; fp32_uart_tx:My_UART_Tx|clk_cnt[12]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[12]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; fp32_uart_tx:My_UART_Tx|clk_cnt[14]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[14]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; fp32_uart_tx:My_UART_Tx|clk_cnt[22]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[22]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.057      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 195.85 MHz ; 195.85 MHz      ; CLK_I      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK_I ; -4.106 ; -431.225          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK_I ; 0.383 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK_I ; -3.000 ; -185.901                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_I'                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.106 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.568      ;
; -4.106 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.568      ;
; -4.106 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.568      ;
; -4.106 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.568      ;
; -4.106 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.568      ;
; -4.106 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.568      ;
; -4.106 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.568      ;
; -4.106 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.568      ;
; -4.050 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.512      ;
; -4.050 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.512      ;
; -4.050 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.512      ;
; -4.050 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.512      ;
; -3.987 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.916      ;
; -3.987 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.916      ;
; -3.987 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.916      ;
; -3.987 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.916      ;
; -3.987 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.916      ;
; -3.987 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.916      ;
; -3.987 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.916      ;
; -3.987 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.916      ;
; -3.952 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.414      ;
; -3.952 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.414      ;
; -3.952 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.414      ;
; -3.952 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.414      ;
; -3.952 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.414      ;
; -3.952 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.414      ;
; -3.952 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.414      ;
; -3.952 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.414      ;
; -3.931 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.860      ;
; -3.931 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.860      ;
; -3.931 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.860      ;
; -3.931 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.860      ;
; -3.904 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.366      ;
; -3.904 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.366      ;
; -3.904 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.366      ;
; -3.904 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.366      ;
; -3.904 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.366      ;
; -3.904 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.366      ;
; -3.904 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.366      ;
; -3.904 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.366      ;
; -3.896 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.358      ;
; -3.896 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.358      ;
; -3.896 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.358      ;
; -3.896 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.358      ;
; -3.875 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.804      ;
; -3.875 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.804      ;
; -3.875 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.804      ;
; -3.875 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.804      ;
; -3.875 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.804      ;
; -3.875 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.804      ;
; -3.875 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.804      ;
; -3.875 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.804      ;
; -3.867 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.796      ;
; -3.867 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.796      ;
; -3.867 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.796      ;
; -3.867 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.796      ;
; -3.867 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.796      ;
; -3.867 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.796      ;
; -3.867 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.796      ;
; -3.867 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.796      ;
; -3.865 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.794      ;
; -3.865 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.794      ;
; -3.865 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.794      ;
; -3.865 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.794      ;
; -3.865 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.794      ;
; -3.865 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.794      ;
; -3.865 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.794      ;
; -3.865 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.794      ;
; -3.862 ; fp32_uart_tx:My_UART_Tx|clk_cnt[4]  ; fp32_uart_tx:My_UART_Tx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.076     ; 4.788      ;
; -3.862 ; fp32_uart_tx:My_UART_Tx|clk_cnt[4]  ; fp32_uart_tx:My_UART_Tx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.076     ; 4.788      ;
; -3.862 ; fp32_uart_tx:My_UART_Tx|clk_cnt[4]  ; fp32_uart_tx:My_UART_Tx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.076     ; 4.788      ;
; -3.862 ; fp32_uart_tx:My_UART_Tx|clk_cnt[4]  ; fp32_uart_tx:My_UART_Tx|clk_cnt[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.076     ; 4.788      ;
; -3.860 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.789      ;
; -3.860 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.789      ;
; -3.860 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.789      ;
; -3.860 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.789      ;
; -3.860 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.789      ;
; -3.860 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.789      ;
; -3.860 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.789      ;
; -3.860 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.789      ;
; -3.848 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.310      ;
; -3.848 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.310      ;
; -3.848 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.310      ;
; -3.848 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.540     ; 4.310      ;
; -3.819 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.748      ;
; -3.819 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.748      ;
; -3.819 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.748      ;
; -3.819 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.748      ;
; -3.813 ; fp32_uart_tx:My_UART_Tx|clk_cnt[20] ; fp32_uart_tx:My_UART_Tx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.544     ; 4.271      ;
; -3.813 ; fp32_uart_tx:My_UART_Tx|clk_cnt[20] ; fp32_uart_tx:My_UART_Tx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.544     ; 4.271      ;
; -3.813 ; fp32_uart_tx:My_UART_Tx|clk_cnt[20] ; fp32_uart_tx:My_UART_Tx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.544     ; 4.271      ;
; -3.813 ; fp32_uart_tx:My_UART_Tx|clk_cnt[20] ; fp32_uart_tx:My_UART_Tx|clk_cnt[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.544     ; 4.271      ;
; -3.811 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.740      ;
; -3.811 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.740      ;
; -3.811 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.740      ;
; -3.811 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.740      ;
; -3.809 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.738      ;
; -3.809 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.738      ;
; -3.809 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.738      ;
; -3.809 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.073     ; 4.738      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_I'                                                                                                                                    ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; fp32_uart_rx:My_UART_Rx|rx_state.STOP      ; fp32_uart_rx:My_UART_Rx|rx_state.STOP      ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.669      ;
; 0.385 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST ; CLK_I        ; CLK_I       ; 0.000        ; 0.089      ; 0.669      ;
; 0.402 ; fp32_uart_rx:My_UART_Rx|rx_state.000       ; fp32_uart_rx:My_UART_Rx|rx_state.000       ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fp32_uart_rx:My_UART_Rx|rx_state.START     ; fp32_uart_rx:My_UART_Rx|rx_state.START     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.669      ;
; 0.470 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.740      ;
; 0.477 ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.744      ;
; 0.479 ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.747      ;
; 0.555 ; fp32_uart_tx:My_UART_Tx|clk_cnt[22]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[23]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.544      ; 1.294      ;
; 0.556 ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[20]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.544      ; 1.295      ;
; 0.557 ; fp32_uart_rx:My_UART_Rx|clk_cnt[24]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[25]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.546      ; 1.298      ;
; 0.558 ; fp32_uart_tx:My_UART_Tx|clk_cnt[28]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.544      ; 1.297      ;
; 0.559 ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.540      ; 1.294      ;
; 0.561 ; fp32_uart_tx:My_UART_Tx|clk_cnt[14]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.539      ; 1.295      ;
; 0.570 ; fp32_uart_tx:My_UART_Tx|clk_cnt[22]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[24]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.544      ; 1.309      ;
; 0.574 ; fp32_uart_tx:My_UART_Tx|clk_cnt[28]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[30]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.544      ; 1.313      ;
; 0.575 ; fp32_uart_tx:My_UART_Tx|clk_cnt[14]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[16]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.541      ; 1.311      ;
; 0.598 ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.869      ;
; 0.608 ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.875      ;
; 0.622 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.889      ;
; 0.627 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP1_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.894      ;
; 0.632 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.900      ;
; 0.636 ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.903      ;
; 0.637 ; fp32_uart_tx:My_UART_Tx|tx_state.D0_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.905      ;
; 0.642 ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.909      ;
; 0.646 ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP1_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP3_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.915      ;
; 0.650 ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[23]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.544      ; 1.389      ;
; 0.653 ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.539      ; 1.387      ;
; 0.653 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.540      ; 1.388      ;
; 0.655 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.922      ;
; 0.655 ; fp32_uart_rx:My_UART_Rx|clk_cnt[23]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[25]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.546      ; 1.396      ;
; 0.675 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[25]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.546      ; 1.416      ;
; 0.677 ; fp32_uart_tx:My_UART_Tx|clk_cnt[22]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[25]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.544      ; 1.416      ;
; 0.678 ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[24]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.544      ; 1.417      ;
; 0.680 ; fp32_uart_tx:My_UART_Tx|clk_cnt[28]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.544      ; 1.419      ;
; 0.680 ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[16]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.541      ; 1.416      ;
; 0.681 ; fp32_uart_tx:My_UART_Tx|clk_cnt[14]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.541      ; 1.417      ;
; 0.683 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.540      ; 1.418      ;
; 0.684 ; fp32_uart_tx:My_UART_Tx|clk_cnt[12]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.539      ; 1.418      ;
; 0.685 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.092      ; 0.972      ;
; 0.686 ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.972      ;
; 0.687 ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.973      ;
; 0.688 ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.974      ;
; 0.688 ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.974      ;
; 0.689 ; fp32_uart_rx:My_UART_Rx|clk_cnt[25]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[25]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.092      ; 0.976      ;
; 0.689 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.092      ; 0.976      ;
; 0.689 ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.975      ;
; 0.690 ; fp32_uart_tx:My_UART_Tx|clk_cnt[25]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[25]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.976      ;
; 0.690 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[14]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.092      ; 0.977      ;
; 0.690 ; fp32_uart_tx:My_UART_Tx|clk_cnt[23]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[23]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.976      ;
; 0.691 ; fp32_uart_tx:My_UART_Tx|clk_cnt[16]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[16]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.977      ;
; 0.692 ; fp32_uart_tx:My_UART_Tx|clk_cnt[18]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[18]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.978      ;
; 0.692 ; fp32_uart_tx:My_UART_Tx|clk_cnt[22]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[26]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.544      ; 1.431      ;
; 0.693 ; fp32_uart_tx:My_UART_Tx|clk_cnt[20]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[20]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.979      ;
; 0.693 ; fp32_uart_tx:My_UART_Tx|clk_cnt[30]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[30]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.979      ;
; 0.693 ; fp32_uart_tx:My_UART_Tx|clk_cnt[26]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[26]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.979      ;
; 0.694 ; fp32_uart_tx:My_UART_Tx|clk_cnt[24]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[24]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.091      ; 0.980      ;
; 0.697 ; fp32_uart_tx:My_UART_Tx|clk_cnt[14]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[18]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.541      ; 1.433      ;
; 0.698 ; fp32_uart_tx:My_UART_Tx|clk_cnt[12]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[16]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.541      ; 1.434      ;
; 0.699 ; fp32_uart_rx:My_UART_Rx|clk_cnt[10]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[14]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.540      ; 1.434      ;
; 0.704 ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; fp32_uart_rx:My_UART_Rx|clk_cnt[29]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[29]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[19]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[21]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; fp32_uart_rx:My_UART_Rx|clk_cnt[27]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[27]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[17]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; fp32_uart_tx:My_UART_Tx|clk_cnt[9]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[9]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.975      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK_I ; -1.306 ; -127.732          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK_I ; 0.179 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK_I ; -3.000 ; -134.573                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_I'                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.306 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.057      ;
; -1.306 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.057      ;
; -1.306 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.057      ;
; -1.306 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.057      ;
; -1.306 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.057      ;
; -1.306 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.057      ;
; -1.306 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.057      ;
; -1.306 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.057      ;
; -1.281 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.032      ;
; -1.281 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.032      ;
; -1.281 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.032      ;
; -1.281 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 2.032      ;
; -1.231 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.982      ;
; -1.231 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.982      ;
; -1.231 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.982      ;
; -1.231 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.982      ;
; -1.231 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.982      ;
; -1.231 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.982      ;
; -1.231 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.982      ;
; -1.231 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.982      ;
; -1.215 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.966      ;
; -1.215 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.966      ;
; -1.215 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.966      ;
; -1.215 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.966      ;
; -1.215 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.966      ;
; -1.215 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.966      ;
; -1.215 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.966      ;
; -1.215 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.966      ;
; -1.206 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.957      ;
; -1.206 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.957      ;
; -1.206 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.957      ;
; -1.206 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.957      ;
; -1.200 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.151      ;
; -1.200 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.151      ;
; -1.200 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.151      ;
; -1.200 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.151      ;
; -1.200 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.151      ;
; -1.200 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.151      ;
; -1.200 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.151      ;
; -1.200 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.151      ;
; -1.187 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.938      ;
; -1.187 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.938      ;
; -1.187 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.938      ;
; -1.187 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.938      ;
; -1.184 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.135      ;
; -1.184 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.135      ;
; -1.184 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.135      ;
; -1.184 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.135      ;
; -1.184 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.135      ;
; -1.184 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.135      ;
; -1.184 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.135      ;
; -1.184 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.135      ;
; -1.182 ; fp32_uart_tx:My_UART_Tx|clk_cnt[20] ; fp32_uart_tx:My_UART_Tx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.933      ;
; -1.182 ; fp32_uart_tx:My_UART_Tx|clk_cnt[20] ; fp32_uart_tx:My_UART_Tx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.933      ;
; -1.182 ; fp32_uart_tx:My_UART_Tx|clk_cnt[20] ; fp32_uart_tx:My_UART_Tx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.933      ;
; -1.182 ; fp32_uart_tx:My_UART_Tx|clk_cnt[20] ; fp32_uart_tx:My_UART_Tx|clk_cnt[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.236     ; 1.933      ;
; -1.180 ; fp32_uart_tx:My_UART_Tx|clk_cnt[4]  ; fp32_uart_tx:My_UART_Tx|clk_cnt[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.040     ; 2.127      ;
; -1.180 ; fp32_uart_tx:My_UART_Tx|clk_cnt[4]  ; fp32_uart_tx:My_UART_Tx|clk_cnt[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.040     ; 2.127      ;
; -1.180 ; fp32_uart_tx:My_UART_Tx|clk_cnt[4]  ; fp32_uart_tx:My_UART_Tx|clk_cnt[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.040     ; 2.127      ;
; -1.180 ; fp32_uart_tx:My_UART_Tx|clk_cnt[4]  ; fp32_uart_tx:My_UART_Tx|clk_cnt[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.040     ; 2.127      ;
; -1.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.127      ;
; -1.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.127      ;
; -1.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.127      ;
; -1.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.127      ;
; -1.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.127      ;
; -1.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.127      ;
; -1.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.127      ;
; -1.176 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.127      ;
; -1.175 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.126      ;
; -1.175 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.126      ;
; -1.175 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.126      ;
; -1.175 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.126      ;
; -1.171 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.122      ;
; -1.171 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.122      ;
; -1.171 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.122      ;
; -1.171 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.122      ;
; -1.171 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.122      ;
; -1.171 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.122      ;
; -1.171 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.122      ;
; -1.171 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.122      ;
; -1.168 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.119      ;
; -1.168 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.119      ;
; -1.168 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.119      ;
; -1.168 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.119      ;
; -1.168 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.119      ;
; -1.168 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.119      ;
; -1.168 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.119      ;
; -1.168 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; fp32_uart_rx:My_UART_Rx|clk_cnt[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.119      ;
; -1.159 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.110      ;
; -1.159 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.110      ;
; -1.159 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.110      ;
; -1.159 ; fp32_uart_rx:My_UART_Rx|clk_cnt[4]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.110      ;
; -1.151 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.102      ;
; -1.151 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.102      ;
; -1.151 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.102      ;
; -1.151 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]  ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.102      ;
; -1.146 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.097      ;
; -1.146 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.097      ;
; -1.146 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.097      ;
; -1.146 ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; fp32_uart_rx:My_UART_Rx|clk_cnt[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.036     ; 2.097      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_I'                                                                                                                                    ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; fp32_uart_rx:My_UART_Rx|rx_state.STOP      ; fp32_uart_rx:My_UART_Rx|rx_state.STOP      ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST ; CLK_I        ; CLK_I       ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; fp32_uart_rx:My_UART_Rx|rx_state.000       ; fp32_uart_rx:My_UART_Rx|rx_state.000       ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fp32_uart_rx:My_UART_Rx|rx_state.START     ; fp32_uart_rx:My_UART_Rx|rx_state.START     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.319      ;
; 0.201 ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.321      ;
; 0.251 ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[20]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.236      ; 0.574      ;
; 0.254 ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.376      ;
; 0.260 ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.381      ;
; 0.263 ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.236      ; 0.583      ;
; 0.264 ; fp32_uart_tx:My_UART_Tx|clk_cnt[14]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.236      ; 0.584      ;
; 0.264 ; fp32_uart_tx:My_UART_Tx|clk_cnt[22]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[23]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.236      ; 0.584      ;
; 0.264 ; fp32_uart_rx:My_UART_Rx|clk_cnt[24]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[25]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.237      ; 0.585      ;
; 0.266 ; fp32_uart_tx:My_UART_Tx|clk_cnt[28]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.236      ; 0.586      ;
; 0.266 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; fp32_uart_tx:My_UART_Tx|clk_cnt[22]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[24]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.236      ; 0.587      ;
; 0.267 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP1_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP1_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.STOP3_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; fp32_uart_tx:My_UART_Tx|clk_cnt[28]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[30]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.236      ; 0.589      ;
; 0.270 ; fp32_uart_tx:My_UART_Tx|clk_cnt[14]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[16]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.233      ; 0.587      ;
; 0.270 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST    ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST    ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST  ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; fp32_uart_tx:My_UART_Tx|tx_state.D0_ST     ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST     ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.393      ;
; 0.294 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.045      ; 0.423      ;
; 0.295 ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.423      ;
; 0.296 ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.424      ;
; 0.296 ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[7]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; fp32_uart_rx:My_UART_Rx|clk_cnt[14]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[14]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; fp32_uart_tx:My_UART_Tx|clk_cnt[25]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[25]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; fp32_uart_tx:My_UART_Tx|clk_cnt[23]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[23]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; fp32_uart_rx:My_UART_Rx|clk_cnt[25]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[25]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; fp32_uart_tx:My_UART_Tx|clk_cnt[16]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[16]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; fp32_uart_tx:My_UART_Tx|clk_cnt[18]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[18]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; fp32_uart_tx:My_UART_Tx|clk_cnt[20]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[20]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; fp32_uart_tx:My_UART_Tx|clk_cnt[24]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[24]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; fp32_uart_tx:My_UART_Tx|clk_cnt[30]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[30]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; fp32_uart_tx:My_UART_Tx|clk_cnt[26]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[26]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.044      ; 0.428      ;
; 0.303 ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fp32_uart_tx:My_UART_Tx|clk_cnt[7]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[7]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fp32_uart_rx:My_UART_Rx|clk_cnt[31]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[31]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[8]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[8]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[9]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[9]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[14]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[14]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[2]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[2]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fp32_uart_rx:My_UART_Rx|clk_cnt[29]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[29]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_rx:My_UART_Rx|clk_cnt[27]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[27]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[17]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[19]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[21]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; fp32_uart_tx:My_UART_Tx|clk_cnt[4]         ; fp32_uart_tx:My_UART_Tx|clk_cnt[4]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; fp32_uart_tx:My_UART_Tx|clk_cnt[10]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[10]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; fp32_uart_tx:My_UART_Tx|clk_cnt[12]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[12]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; fp32_uart_tx:My_UART_Tx|clk_cnt[22]        ; fp32_uart_tx:My_UART_Tx|clk_cnt[22]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[2]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]         ; fp32_uart_rx:My_UART_Rx|clk_cnt[8]         ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fp32_uart_rx:My_UART_Rx|clk_cnt[16]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[16]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fp32_uart_rx:My_UART_Rx|clk_cnt[22]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[22]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fp32_uart_rx:My_UART_Rx|clk_cnt[23]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[23]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; fp32_uart_rx:My_UART_Rx|clk_cnt[30]        ; fp32_uart_rx:My_UART_Rx|clk_cnt[30]        ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.427      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.407   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  CLK_I           ; -4.407   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -469.365 ; 0.0   ; 0.0      ; 0.0     ; -185.901            ;
;  CLK_I           ; -469.365 ; 0.000 ; N/A      ; N/A     ; -185.901            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TX_DATA_O     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK_I                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RSTL_I                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RX_I               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX_DATA_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX_DATA_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX_DATA_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_I      ; CLK_I    ; 7904     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_I      ; CLK_I    ; 7904     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 159   ; 159  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK_I  ; CLK_I ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTL_I     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX_I  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TX_DATA_O   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTL_I     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX_I  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TX_DATA_O   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Oct 16 16:52:56 2022
Info: Command: quartus_sta fp32_uart_rx_tx -c fp32_uart_rx_tx
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fp32_uart_rx_tx.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_I CLK_I
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.407            -469.365 CLK_I 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 CLK_I 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -185.901 CLK_I 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.106            -431.225 CLK_I 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 CLK_I 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -185.901 CLK_I 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.306            -127.732 CLK_I 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 CLK_I 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -134.573 CLK_I 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Sun Oct 16 16:52:57 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


