// Seed: 2002125910
module module_0 (
    input tri id_0,
    output tri id_1,
    input supply1 id_2,
    output wire id_3,
    output uwire id_4,
    input wand id_5,
    input wire id_6,
    output wor id_7,
    output supply0 id_8,
    input tri0 id_9,
    output wor id_10,
    input tri1 id_11,
    output uwire id_12,
    input wand id_13,
    input tri1 id_14,
    input tri1 id_15,
    output wor id_16,
    input wor id_17,
    input supply1 id_18,
    input uwire id_19,
    output wire id_20,
    input tri1 id_21,
    output tri1 id_22,
    input tri1 id_23,
    input tri id_24,
    output tri0 id_25
);
  wire id_27;
endmodule
module module_2 (
    input  tri0  module_1,
    input  tri   id_1,
    input  uwire id_2,
    output wand  id_3,
    input  wire  id_4,
    input  uwire id_5,
    output tri1  id_6,
    output tri   id_7
);
  assign id_3 = id_5;
  module_0(
      id_4,
      id_6,
      id_5,
      id_3,
      id_6,
      id_1,
      id_2,
      id_6,
      id_3,
      id_5,
      id_3,
      id_5,
      id_7,
      id_1,
      id_2,
      id_2,
      id_3,
      id_4,
      id_4,
      id_4,
      id_6,
      id_4,
      id_3,
      id_5,
      id_2,
      id_3
  );
endmodule
