// Seed: 2450114597
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_5 = id_2;
  assign id_5 = 1;
  string id_6, id_7;
  reg id_8, id_9;
  assign id_6 = "";
  assign id_3 = "";
  always id_8 <= id_4;
  assign id_5 = id_4 - 1;
  logic id_10;
  type_19 id_11 (id_7);
  logic id_12;
  logic id_13;
  defparam id_14 = 1;
  assign id_4 = 1;
  logic id_15;
endmodule
`timescale 1ps / 1ps
