module phase4(input clk,
				  input [4:0]ctrlsig,
				  output [3:0]PC_out,
				  output [3:0]DR_out);
				  
				  
reg_type3_16bit  PC(.clk(clk), .write_en(ctrlsig),.datain(datain),.inc(ctrlsig), .reset(ctrlsig),.dataout(dout));
reg_type1_8bit  reg_DR(.clk(clk), .write_en(ctrlsig) , .datain(datain_DR) , .dataout(DRout));
memory          IRAM(.clk(clk),.write_en(ctrlsig), .addr(), .datain(), .dataout());
BUS             A_bus(.WTA(mux_out), .PC(0), .IR(0), .AR(0), .DR(0), .TR(0), .IRAM(0), .BUS_OUT(bus));