
---------- Begin Simulation Statistics ----------
final_tick                               2153493091000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59702                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702556                       # Number of bytes of host memory used
host_op_rate                                    59895                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39448.32                       # Real time elapsed on the host
host_tick_rate                               54590238                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355162605                       # Number of instructions simulated
sim_ops                                    2362771518                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.153493                       # Number of seconds simulated
sim_ticks                                2153493091000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.711328                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              303400119                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           349896752                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         25667964                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        478252985                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38844895                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39525657                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          680762                       # Number of indirect misses.
system.cpu0.branchPred.lookups              605097419                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3961599                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801866                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16727787                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555109969                       # Number of branches committed
system.cpu0.commit.bw_lim_events             61748725                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419505                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      188013068                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2225091679                       # Number of instructions committed
system.cpu0.commit.committedOps            2228898837                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3978373089                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.560254                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.312020                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2872316973     72.20%     72.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    682861387     17.16%     89.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    146404513      3.68%     93.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    146643131      3.69%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     41156140      1.03%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15848950      0.40%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4312969      0.11%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7080301      0.18%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     61748725      1.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3978373089                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44165839                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151172362                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691601129                       # Number of loads committed
system.cpu0.commit.membars                    7608890                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608896      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238998535     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695402987     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264770137     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228898837                       # Class of committed instruction
system.cpu0.commit.refs                     960173148                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2225091679                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228898837                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.933649                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.933649                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            585620350                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8959735                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           300176871                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2465538483                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1698348423                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1703043888                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16749263                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13375274                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9601855                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  605097419                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                436581419                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2303642533                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9958770                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          261                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2516181626                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          168                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               51378932                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140637                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1684031239                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         342245014                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.584812                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4013363779                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.630150                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.911240                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2235089225     55.69%     55.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1302090759     32.44%     88.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               289456609      7.21%     95.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               145710053      3.63%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                17585267      0.44%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                11472611      0.29%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4340778      0.11%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809445      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3809032      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4013363779                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      289182269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16921605                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               573944637                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.540909                       # Inst execution rate
system.cpu0.iew.exec_refs                  1008495872                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274292054                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              499099470                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            758453117                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           9138366                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5257416                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           289043412                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2416835171                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            734203818                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         13415124                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2327286496                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               4251453                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7752226                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16749263                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15619438                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       190001                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33579500                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        73704                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        23676                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8648482                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     66851988                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     20471393                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         23676                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2532668                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14388937                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                949129284                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2307609818                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.894074                       # average fanout of values written-back
system.cpu0.iew.wb_producers                848592048                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.536336                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2307752475                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2844639086                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1476037089                       # number of integer regfile writes
system.cpu0.ipc                              0.517157                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.517157                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611865      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1295048526     55.33%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18327828      0.78%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802450      0.16%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           742179782     31.71%     88.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          273731124     11.69%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2340701621                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1034                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4445817                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001899                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 769906     17.32%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3283819     73.86%     91.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               392090      8.82%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2337535525                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8699473295                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2307609772                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2604792858                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2389464581                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2340701621                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           27370590                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      187936330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           260552                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved      15951085                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    110929798                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4013363779                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.583227                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797904                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2302573066     57.37%     57.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1196400581     29.81%     87.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          428025580     10.67%     97.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           67840951      1.69%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11231403      0.28%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4941328      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1596489      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             519207      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             235174      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4013363779                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.544027                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         60953638                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         9829709                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           758453117                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          289043412                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2897                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4302546048                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4440395                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              532170754                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421533181                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14739522                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1719109810                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16588066                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                59470                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2981868278                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2440949901                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1570072193                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1688386061                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              22959350                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16749263                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             56717103                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               148539004                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2981868238                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        230788                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8897                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 35705486                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8893                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6333499089                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4868862998                       # The number of ROB writes
system.cpu0.timesIdled                       54019097                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.656520                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17855402                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19064772                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1778693                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32384953                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            912207                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         920243                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8036                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35536011                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46803                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801575                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1378632                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517931                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3189249                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405411                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14472989                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130070926                       # Number of instructions committed
system.cpu1.commit.committedOps             133872681                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    670881995                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.199547                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.880089                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    615886217     91.80%     91.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27039505      4.03%     95.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8691911      1.30%     97.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8978513      1.34%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2513086      0.37%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       802424      0.12%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3532271      0.53%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       248819      0.04%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3189249      0.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    670881995                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457243                       # Number of function calls committed.
system.cpu1.commit.int_insts                125276851                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890671                       # Number of loads committed
system.cpu1.commit.membars                    7603277                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603277      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77454016     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40692246     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122998      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133872681                       # Class of committed instruction
system.cpu1.commit.refs                      48815256                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130070926                       # Number of Instructions Simulated
system.cpu1.committedOps                    133872681                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.187136                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.187136                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            594641239                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               417840                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17185158                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154004285                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17980577                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50948258                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1379982                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1112927                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8682822                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35536011                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19699495                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    650907789                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               145873                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     155112742                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3560086                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052670                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20945028                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18767609                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.229900                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         673632878                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.235907                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.681357                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               579192530     85.98%     85.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                53139682      7.89%     93.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25108479      3.73%     97.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10163827      1.51%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5142022      0.76%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  820912      0.12%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   64515      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     187      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     724      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           673632878                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1062649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1495464                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31484466                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.213341                       # Inst execution rate
system.cpu1.iew.exec_refs                    51946450                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12351854                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              511743412                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40113878                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802267                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1193111                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12675310                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148333277                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39594596                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1520149                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143939997                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3219674                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3785038                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1379982                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11267098                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        52702                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1064372                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32598                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1590                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4413                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3223207                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       750725                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1590                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       508873                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        986591                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82151814                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142917268                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858670                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70541297                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.211825                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142959221                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179031153                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96091405                       # number of integer regfile writes
system.cpu1.ipc                              0.192785                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.192785                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603383      5.23%      5.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85483311     58.77%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43769599     30.09%     94.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8603706      5.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145460146                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4105949                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028227                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 700650     17.06%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3049194     74.26%     91.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               356103      8.67%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141962698                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         968928486                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142917256                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        162795189                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136927494                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145460146                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405783                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14460595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           269393                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           372                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5873945                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    673632878                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.215934                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.686764                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          585718097     86.95%     86.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55730821      8.27%     95.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18616449      2.76%     97.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6042527      0.90%     98.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5341569      0.79%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             735987      0.11%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             948942      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             358905      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             139581      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      673632878                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.215594                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23581227                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2182132                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40113878                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12675310                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       674695527                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3632280360                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              550167566                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89327876                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24841897                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                21207642                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4357472                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                51138                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            189727442                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152014669                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102093333                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54516818                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              16101281                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1379982                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             46327575                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12765457                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       189727430                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33295                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               629                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 48643389                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           625                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   816038143                       # The number of ROB reads
system.cpu1.rob.rob_writes                  299449978                       # The number of ROB writes
system.cpu1.timesIdled                          15682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         13829668                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 4703                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13909642                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                302604                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18639346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      37147659                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4179585                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       184136                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123891729                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7657516                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    247787902                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7841652                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14057240                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5671762                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12836423                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              343                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            265                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4579299                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4579293                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14057240                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2327                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     55784192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               55784192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1555730880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1555730880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18639474                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18639474    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18639474                       # Request fanout histogram
system.membus.respLayer1.occupancy        96458067689                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         64655646906                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       444040000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   694351179.241726                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        80000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1588444500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2151272891000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2220200000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    370226587                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       370226587                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    370226587                       # number of overall hits
system.cpu0.icache.overall_hits::total      370226587                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66354831                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66354831                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66354831                       # number of overall misses
system.cpu0.icache.overall_misses::total     66354831                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 867241803995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 867241803995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 867241803995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 867241803995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    436581418                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    436581418                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    436581418                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    436581418                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151987                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151987                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151987                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151987                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13069.761326                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13069.761326                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13069.761326                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13069.761326                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4202                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          877                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               74                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.783784                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   146.166667                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62564703                       # number of writebacks
system.cpu0.icache.writebacks::total         62564703                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3790095                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3790095                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3790095                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3790095                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62564736                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62564736                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62564736                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62564736                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 769307756497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 769307756497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 769307756497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 769307756497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.143306                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.143306                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.143306                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.143306                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12296.188008                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12296.188008                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12296.188008                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12296.188008                       # average overall mshr miss latency
system.cpu0.icache.replacements              62564703                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    370226587                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      370226587                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66354831                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66354831                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 867241803995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 867241803995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    436581418                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    436581418                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151987                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151987                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13069.761326                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13069.761326                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3790095                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3790095                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62564736                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62564736                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 769307756497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 769307756497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.143306                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.143306                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12296.188008                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12296.188008                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999983                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          432791091                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62564703                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.917496                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999983                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        935727571                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       935727571                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    862768878                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       862768878                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    862768878                       # number of overall hits
system.cpu0.dcache.overall_hits::total      862768878                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     93218076                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      93218076                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     93218076                       # number of overall misses
system.cpu0.dcache.overall_misses::total     93218076                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2129437674629                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2129437674629                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2129437674629                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2129437674629                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    955986954                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    955986954                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    955986954                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    955986954                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097510                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097510                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097510                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097510                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22843.613235                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22843.613235                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22843.613235                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22843.613235                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12070184                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       971897                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           216877                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          10633                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.654514                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.403837                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     57633047                       # number of writebacks
system.cpu0.dcache.writebacks::total         57633047                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37043649                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37043649                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37043649                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37043649                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     56174427                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56174427                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     56174427                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56174427                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 948545349672                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 948545349672                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 948545349672                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 948545349672                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058761                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058761                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058761                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058761                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16885.714734                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16885.714734                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16885.714734                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16885.714734                       # average overall mshr miss latency
system.cpu0.dcache.replacements              57633047                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    621918723                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      621918723                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69303957                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69303957                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1362424132500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1362424132500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    691222680                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    691222680                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100263                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100263                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19658.677390                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19658.677390                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     23579601                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     23579601                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     45724356                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     45724356                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 679149053000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 679149053000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066150                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066150                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14853.113579                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14853.113579                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    240850155                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     240850155                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     23914119                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     23914119                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 767013542129                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 767013542129                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264764274                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264764274                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.090322                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.090322                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32073.669205                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32073.669205                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13464048                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13464048                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10450071                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10450071                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 269396296672                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 269396296672                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039469                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039469                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25779.374769                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25779.374769                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3214                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3214                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2732                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2732                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14310500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14310500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.459469                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.459469                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5238.103953                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5238.103953                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2719                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2719                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       966000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       966000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002186                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002186                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 74307.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74307.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       714000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       714000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024328                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024328                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4993.006993                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4993.006993                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       571000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       571000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024328                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024328                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3993.006993                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3993.006993                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2334868                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2334868                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1466998                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1466998                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 128215090000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 128215090000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801866                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801866                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385863                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385863                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87399.635173                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87399.635173                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1466997                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1466997                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 126748092000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 126748092000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385862                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385862                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86399.694069                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86399.694069                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994856                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          922753645                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         57641189                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.008581                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994856                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999839                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999839                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1977242509                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1977242509                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62414613                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            53513458                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8211                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              839958                       # number of demand (read+write) hits
system.l2.demand_hits::total                116776240                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62414613                       # number of overall hits
system.l2.overall_hits::.cpu0.data           53513458                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8211                       # number of overall hits
system.l2.overall_hits::.cpu1.data             839958                       # number of overall hits
system.l2.overall_hits::total               116776240                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            150119                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4116376                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2832313                       # number of demand (read+write) misses
system.l2.demand_misses::total                7106123                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           150119                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4116376                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7315                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2832313                       # number of overall misses
system.l2.overall_misses::total               7106123                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  12830108000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 398097370999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    686268500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 293370937998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     704984685497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  12830108000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 398097370999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    686268500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 293370937998                       # number of overall miss cycles
system.l2.overall_miss_latency::total    704984685497                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62564732                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        57629834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15526                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3672271                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123882363                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62564732                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       57629834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15526                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3672271                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123882363                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002399                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.071428                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.471145                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.771270                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.057362                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002399                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.071428                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.471145                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.771270                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.057362                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85466.250108                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96710.643294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93816.609706                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103579.984980                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99208.061203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85466.250108                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96710.643294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93816.609706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103579.984980                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99208.061203                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  10669381                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5671762                       # number of writebacks
system.l2.writebacks::total                   5671762                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            144                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         440653                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         209325                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              650133                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           144                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        440653                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        209325                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             650133                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       149975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3675723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2622988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6455990                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       149975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3675723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2622988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12468737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18924727                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  11319199501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 326706975000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    612505000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 248134430004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 586773109505                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  11319199501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 326706975000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    612505000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 248134430004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1010278121099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1597051230604                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.063782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.470437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.714269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.052114                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.063782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.470437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.714269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.152764                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75473.908991                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88882.370897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83858.844469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94599.910485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90888.168895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75473.908991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88882.370897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83858.844469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94599.910485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81024.896194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84389.657542                       # average overall mshr miss latency
system.l2.replacements                       26008067                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15171123                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15171123                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15171123                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15171123                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108348612                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108348612                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108348612                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108348612                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12468737                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12468737                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1010278121099                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1010278121099                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81024.896194                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81024.896194                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 51                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       239500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       270000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.782609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.910714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7257.575758                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1694.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5294.117647                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       657500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       361000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1018500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.782609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.910714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19924.242424                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20055.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19970.588235                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.947368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.958333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       359000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       458500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.947368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.958333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19944.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19934.782609                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9145482                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           355183                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9500665                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2780103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2129744                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4909847                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 273317219499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 221570297498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  494887516997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11925585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2484927                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14410512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.233121                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.857065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.340713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98311.904091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104036.117720                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100794.895848                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       243375                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       128685                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           372060                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2536728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2001059                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4537787                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 227387778000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 189535702001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 416923480001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.212713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.805279                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.314894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89638.218209                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94717.697979                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91878.151178                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62414613                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8211                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62422824                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       150119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           157434                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  12830108000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    686268500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13516376500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62564732                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62580258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.471145                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002516                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85466.250108                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93816.609706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85854.240507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          144                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           155                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       149975                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7304                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       157279                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  11319199501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    612505000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11931704501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002397                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.470437                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75473.908991                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83858.844469                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75863.303435                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     44367976                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       484775                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          44852751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1336273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       702569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2038842                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 124780151500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71800640500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 196580792000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     45704249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1187344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46891593                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.591715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93379.235755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102197.279555                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96417.864651                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       197278                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        80640                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       277918                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1138995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       621929                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1760924                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  99319197000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  58598728003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 157917925003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.523798                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037553                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87198.975413                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94220.928760                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89679.012270                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          143                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           27                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               170                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2650                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          108                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2758                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     33271000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2135000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     35406000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2793                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          135                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2928                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.948801                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.941940                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12555.094340                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19768.518519                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12837.563452                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          421                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           24                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          445                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2229                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           84                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2313                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     44026487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1660999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     45687486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.798067                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.622222                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.789959                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19751.676537                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19773.797619                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19752.479896                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999970                       # Cycle average of tags in use
system.l2.tags.total_refs                   258922035                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26008668                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.955221                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.505498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.374216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.749770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.765031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.600943                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.476648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.037097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.121090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.011954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.353140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2005249588                       # Number of tag accesses
system.l2.tags.data_accesses               2005249588                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9598528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     236659200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        467456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     169172800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    776840128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1192738112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9598528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       467456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10065984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    362992768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       362992768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         149977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3697800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2643325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12138127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18636533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5671762                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5671762                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4457190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        109895500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           217069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         78557392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    360734906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             553862056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4457190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       217069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4674259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      168559987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            168559987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      168559987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4457190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       109895500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          217069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        78557392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    360734906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            722422044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5506379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    149975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3495376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2563269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12107361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013478100250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       338503                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       338503                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            35418475                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5183944                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18636533                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5671762                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18636533                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5671762                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 313248                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                165383                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            928614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            938570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1190893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1578357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1284192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1375402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1197655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1218233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1400139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1129609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1068661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           981522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1167993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           972141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           916994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           974310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            290506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            292309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            352144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            342544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            400774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            412635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            390125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            401113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            402838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            367627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           341027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           307324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           307878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           285425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           295639                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 603133181302                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                91616425000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            946694775052                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32916.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51666.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13790678                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2966700                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18636533                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5671762                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3657875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3857706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4127093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2332092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1917578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1370418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  396916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  295501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  202615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   68902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  44422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  27314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  32386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  35295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 252255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 329527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 358108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 362938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 362444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 362120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 363691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 368222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 381777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 366414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 361426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 352426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 346271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 345222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 348406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7072256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.644529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.455145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.812087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2092858     29.59%     29.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3335543     47.16%     76.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       681624      9.64%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       434844      6.15%     92.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       153863      2.18%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        68771      0.97%     95.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        63394      0.90%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        39337      0.56%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       202022      2.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7072256                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       338503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.130268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.612533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    446.686535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       338498    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        338503                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       338503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.266798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.249597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.783647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           298514     88.19%     88.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4139      1.22%     89.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25720      7.60%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7000      2.07%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2269      0.67%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              606      0.18%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              183      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               50      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        338503                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1172690240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                20047872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               352407040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1192738112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            362992768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       544.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       163.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    553.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2153493011500                       # Total gap between requests
system.mem_ctrls.avgGap                      88590.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9598400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    223704064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       467456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    164049216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    774871104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    352407040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4457130.621924989857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 103879629.303161755204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 217068.725204468268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 76178194.713325873017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 359820566.519755780697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 163644379.205486834049                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       149977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3697800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2643325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12138127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5671762                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5099647231                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 175367375109                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    304013126                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 139020807705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 626902931881                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51432150848118                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34002.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47424.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41622.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52593.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51647.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9068108.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24225141780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12875949240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         61485174660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13698376200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     169994672640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     417467140440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     475390070880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1175136525840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.688552                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1231167018910                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  71909760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 850416312090                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26270844600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13963262280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         69343080240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        15044823000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     169994672640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     589150601790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     330814524480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1214581809030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.005436                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 853385522010                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  71909760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1228197808990                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    21362577747.058823                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   101697497620.067169                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     94.12%     94.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        74500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 783321557500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   337673982500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1815819108500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19682776                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19682776                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19682776                       # number of overall hits
system.cpu1.icache.overall_hits::total       19682776                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16719                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16719                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16719                       # number of overall misses
system.cpu1.icache.overall_misses::total        16719                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    850292999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    850292999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    850292999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    850292999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19699495                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19699495                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19699495                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19699495                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000849                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000849                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000849                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000849                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 50857.886177                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50857.886177                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 50857.886177                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50857.886177                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          204                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          102                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15494                       # number of writebacks
system.cpu1.icache.writebacks::total            15494                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1193                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1193                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1193                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1193                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15526                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15526                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15526                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15526                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    800536999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    800536999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    800536999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    800536999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000788                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000788                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000788                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000788                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 51561.058805                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51561.058805                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 51561.058805                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51561.058805                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15494                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19682776                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19682776                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16719                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16719                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    850292999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    850292999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19699495                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19699495                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000849                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000849                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 50857.886177                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50857.886177                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1193                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1193                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15526                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15526                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    800536999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    800536999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000788                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000788                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 51561.058805                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51561.058805                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995129                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19461474                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15494                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1256.065187                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        326364500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995129                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999848                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999848                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39414516                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39414516                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38043065                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38043065                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38043065                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38043065                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8427436                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8427436                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8427436                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8427436                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 714389230954                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 714389230954                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 714389230954                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 714389230954                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46470501                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46470501                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46470501                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46470501                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.181350                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.181350                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.181350                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.181350                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84769.463803                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84769.463803                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84769.463803                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84769.463803                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3723879                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       508299                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            55503                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5964                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.093292                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.227867                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3671989                       # number of writebacks
system.cpu1.dcache.writebacks::total          3671989                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6093816                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6093816                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6093816                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6093816                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2333620                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2333620                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2333620                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2333620                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 190589177818                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 190589177818                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 190589177818                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 190589177818                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050217                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050217                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050217                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050217                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81671.042337                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81671.042337                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81671.042337                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81671.042337                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3671989                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33274701                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33274701                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5073243                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5073243                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 366926118000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 366926118000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38347944                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38347944                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.132295                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.132295                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72325.752581                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72325.752581                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3885665                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3885665                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1187578                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1187578                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  79686755500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  79686755500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030968                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030968                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 67100.228785                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67100.228785                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4768364                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4768364                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3354193                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3354193                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 347463112954                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 347463112954                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8122557                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8122557                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.412948                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.412948                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 103590.673809                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 103590.673809                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2208151                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2208151                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1146042                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1146042                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 110902422318                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 110902422318                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.141094                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.141094                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96769.945882                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96769.945882                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7982000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7982000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.341772                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.341772                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 49271.604938                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 49271.604938                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4002500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4002500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103376                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103376                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 81683.673469                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81683.673469                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1015000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1015000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.274945                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.274945                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8185.483871                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8185.483871                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       892000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       892000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.274945                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.274945                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7193.548387                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7193.548387                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2454543                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2454543                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1347032                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1347032                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120781807000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120781807000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354335                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354335                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89665.135646                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89665.135646                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1347032                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1347032                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119434775000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119434775000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354335                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354335                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88665.135646                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88665.135646                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.154011                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44176607                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3680551                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.002716                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        326376000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.154011                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.942313                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942313                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104226579                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104226579                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2153493091000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         109472595                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20842885                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108714103                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20336305                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         19113387                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           266                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            612                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14426535                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14426535                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62580262                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46892334                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2928                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2928                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187694170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    172907295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        46546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11025264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             371673275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8008283776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7376824448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1985280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    470032576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15857126080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        45138762                       # Total snoops (count)
system.tol2bus.snoopTraffic                 364066432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        169024128                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.072353                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.263804                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              156996478     92.88%     92.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11833363      7.00%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 186863      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   7424      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          169024128                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       247779179994                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86463480960                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93923011877                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5522931841                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          23301475                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10506                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3269705744000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138887                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704140                       # Number of bytes of host memory used
host_op_rate                                   139228                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22328.67                       # Real time elapsed on the host
host_tick_rate                               49990101                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3101159612                       # Number of instructions simulated
sim_ops                                    3108769920                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.116213                       # Number of seconds simulated
sim_ticks                                1116212653000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.986844                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168099393                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           171553023                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6986356                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186386179                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              8173                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12245                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            4072                       # Number of indirect misses.
system.cpu0.branchPred.lookups              189983456                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1573                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           758                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6984268                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 122567846                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31700175                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2790                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      165379457                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           541760208                       # Number of instructions committed
system.cpu0.commit.committedOps             541760822                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2196888321                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.246604                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.209262                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2065286691     94.01%     94.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     29336670      1.34%     95.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40369652      1.84%     97.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5166243      0.24%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1875940      0.09%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3186679      0.15%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       616333      0.03%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     19349938      0.88%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31700175      1.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2196888321                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10393                       # Number of function calls committed.
system.cpu0.commit.int_insts                538612025                       # Number of committed integer instructions.
system.cpu0.commit.loads                    166708504                       # Number of loads committed
system.cpu0.commit.membars                        972                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1023      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       372006523     68.67%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             238      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      166709206     30.77%     99.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3042714      0.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        541760822                       # Class of committed instruction
system.cpu0.commit.refs                     169752014                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  541760208                       # Number of Instructions Simulated
system.cpu0.committedOps                    541760822                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.106029                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.106029                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1835980510                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2183                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           147156339                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             751583137                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                89265102                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                255286003                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6984784                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 4586                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             35611096                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  189983456                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                171058782                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2041999906                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2045313                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          191                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     848599561                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 142                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          201                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13973810                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.085406                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         174140150                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         168107566                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.381482                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2223127495                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.381715                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.706780                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1599569707     71.95%     71.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               433928726     19.52%     91.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               173182105      7.79%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6488342      0.29%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5443119      0.24%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   25730      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4488000      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     438      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1328      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2223127495                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     212                       # number of floating regfile writes
system.cpu0.idleCycles                        1355882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7281657                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               140626849                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.414303                       # Inst execution rate
system.cpu0.iew.exec_refs                   485919987                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3083803                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              172426242                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            217496034                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1995                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5190620                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3832382                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          702386326                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            482836184                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6202004                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            921610340                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1820076                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1136195468                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6984784                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1138601824                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     30308328                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1906                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          436                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           49                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     50787530                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       788872                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           436                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1519940                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5761717                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                532446208                       # num instructions consuming a value
system.cpu0.iew.wb_count                    624583361                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.738487                       # average fanout of values written-back
system.cpu0.iew.wb_producers                393204775                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.280777                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     626070705                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1131622477                       # number of integer regfile reads
system.cpu0.int_regfile_writes              482366801                       # number of integer regfile writes
system.cpu0.ipc                              0.243544                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.243544                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1308      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            437837531     47.19%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 990      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  264      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           486786146     52.47%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3185784      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             927812343                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          318                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               331                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   60185552                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.064868                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4390376      7.29%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              55794185     92.70%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  991      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             987996267                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4145168156                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    624583043                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        863011784                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 702383263                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                927812343                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3063                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      160625507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6231062                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           273                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    103826678                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2223127495                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.417346                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.125447                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1829034297     82.27%     82.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          177162995      7.97%     90.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           76932648      3.46%     93.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           36076304      1.62%     95.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           56787887      2.55%     97.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           30625414      1.38%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            9788525      0.44%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4210028      0.19%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2509397      0.11%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2223127495                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.417091                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4768804                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1288578                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           217496034                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3832382                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    575                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      2224483377                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7941929                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1329067172                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            416155424                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              48097781                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               109169182                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             491389106                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               525997                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            972760370                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             725703244                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          559802639                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                265186003                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3039438                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6984784                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            512630206                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               143647223                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       972760056                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         90148                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1207                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                210804422                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1199                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2872325409                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1440540369                       # The number of ROB writes
system.cpu0.timesIdled                          17080                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  252                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.199072                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               70682379                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            75035112                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9170916                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        107529269                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              6933                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          43172                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           36239                       # Number of indirect misses.
system.cpu1.branchPred.lookups              111715886                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          298                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           461                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9170225                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  46588636                       # Number of branches committed
system.cpu1.commit.bw_lim_events             10993859                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2587                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      185294614                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           204236799                       # Number of instructions committed
system.cpu1.commit.committedOps             204237580                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    730186004                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.279706                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.179414                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    661629581     90.61%     90.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29472945      4.04%     94.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     16023493      2.19%     96.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4384792      0.60%     97.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2002612      0.27%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2915238      0.40%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       318625      0.04%     98.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2444859      0.33%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     10993859      1.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    730186004                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4160                       # Number of function calls committed.
system.cpu1.commit.int_insts                201090229                       # Number of committed integer instructions.
system.cpu1.commit.loads                     53892289                       # Number of loads committed
system.cpu1.commit.membars                       1143                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1143      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       146651581     71.80%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       53892750     26.39%     98.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3691866      1.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        204237580                       # Class of committed instruction
system.cpu1.commit.refs                      57584616                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  204236799                       # Number of Instructions Simulated
system.cpu1.committedOps                    204237580                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.732818                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.732818                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            463517711                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  713                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            59984173                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             438695843                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                66082097                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                214210842                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9183383                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2085                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9095598                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  111715886                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 78094234                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    672192010                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2912828                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     512639240                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18368148                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.146536                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          80713547                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          70689312                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.672421                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         762089631                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.672679                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.017994                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               434581235     57.02%     57.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               207618077     27.24%     84.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                90812365     11.92%     96.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9236272      1.21%     97.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11633807      1.53%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   93368      0.01%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 8113955      1.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      59      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     493      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           762089631                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         289077                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9706256                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                66476301                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.426069                       # Inst execution rate
system.cpu1.iew.exec_refs                   103116868                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4178816                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              175111514                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            102565204                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1609                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12383600                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7239403                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          387563892                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             98938052                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          7721918                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            324825645                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1071133                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            178275127                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9183383                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            179817456                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3057351                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          583040                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         2973                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        13001                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     48672915                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3547076                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         13001                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4077888                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5628368                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                242158716                       # num instructions consuming a value
system.cpu1.iew.wb_count                    296477028                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.735510                       # average fanout of values written-back
system.cpu1.iew.wb_producers                178110229                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.388884                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     297756394                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               419890248                       # number of integer regfile reads
system.cpu1.int_regfile_writes              227104911                       # number of integer regfile writes
system.cpu1.ipc                              0.267894                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.267894                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1326      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            225805425     67.90%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                4152      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           102189438     30.73%     98.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4547062      1.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             332547563                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4626095                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013911                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 786573     17.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3839168     82.99%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  354      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             337172332                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1433432930                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    296477028                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        570903196                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 387560995                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                332547563                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2897                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      183326312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1622078                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           310                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    123839106                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    762089631                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.436363                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.973064                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          576779122     75.68%     75.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          106099629     13.92%     89.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           42934907      5.63%     95.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           16893862      2.22%     97.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12258418      1.61%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3788611      0.50%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1966009      0.26%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             828831      0.11%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             540242      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      762089631                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.436197                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14510676                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2326156                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           102565204                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7239403                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    183                       # number of misc regfile reads
system.cpu1.numCycles                       762378708                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1469949400                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              374682982                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            153958895                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               9286145                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                76495854                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              81471428                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               622487                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            563719942                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             419091037                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          320452967                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                209509340                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2929403                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9183383                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             92183740                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               166494072                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       563719942                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         34332                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1258                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 37943764                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1257                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1108724027                       # The number of ROB reads
system.cpu1.rob.rob_writes                  811006122                       # The number of ROB writes
system.cpu1.timesIdled                           2844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         79703873                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                94171                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            80549658                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1763920                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    111176704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     222001385                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       975371                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       349244                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47958714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     41013946                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     95914039                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       41363190                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          111130921                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1169475                       # Transaction distribution
system.membus.trans_dist::CleanEvict        109655501                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1263                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            446                       # Transaction distribution
system.membus.trans_dist::ReadExReq             43779                       # Transaction distribution
system.membus.trans_dist::ReadExResp            43772                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     111130921                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    333176078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              333176078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   7190026752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              7190026752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1243                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         111176409                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               111176409    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           111176409                       # Request fanout histogram
system.membus.respLayer1.occupancy       570441455691                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             51.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        253384659685                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    208998631.578947                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   91563149.367563                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      2930500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    255315000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1112241679000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3970974000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    171041658                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       171041658                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    171041658                       # number of overall hits
system.cpu0.icache.overall_hits::total      171041658                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17121                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17121                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17121                       # number of overall misses
system.cpu0.icache.overall_misses::total        17121                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1134508498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1134508498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1134508498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1134508498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    171058779                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    171058779                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    171058779                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    171058779                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000100                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000100                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66264.149174                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66264.149174                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66264.149174                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66264.149174                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3053                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.745763                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15538                       # number of writebacks
system.cpu0.icache.writebacks::total            15538                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1583                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1583                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1583                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1583                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15538                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15538                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15538                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15538                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1036167998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1036167998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1036167998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1036167998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000091                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000091                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66686.059853                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66686.059853                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66686.059853                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66686.059853                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15538                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    171041658                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      171041658                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17121                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17121                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1134508498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1134508498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    171058779                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    171058779                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66264.149174                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66264.149174                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1583                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1583                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15538                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15538                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1036167998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1036167998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66686.059853                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66686.059853                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          171057427                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15570                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         10986.347270                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        342133096                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       342133096                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    128182469                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       128182469                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    128182469                       # number of overall hits
system.cpu0.dcache.overall_hits::total      128182469                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     69838774                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      69838774                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     69838774                       # number of overall misses
system.cpu0.dcache.overall_misses::total     69838774                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 5505210529495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 5505210529495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 5505210529495                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 5505210529495                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    198021243                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    198021243                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    198021243                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    198021243                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.352683                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.352683                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.352683                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.352683                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78827.422278                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78827.422278                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78827.422278                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78827.422278                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1533237053                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        89762                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         30830783                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1874                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.730721                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    47.898613                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     39780432                       # number of writebacks
system.cpu0.dcache.writebacks::total         39780432                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     30056732                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     30056732                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     30056732                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     30056732                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39782042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39782042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39782042                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39782042                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3723087765248                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3723087765248                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3723087765248                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3723087765248                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.200898                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.200898                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.200898                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.200898                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 93587.145809                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93587.145809                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 93587.145809                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93587.145809                       # average overall mshr miss latency
system.cpu0.dcache.replacements              39780432                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    126139354                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      126139354                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     68839894                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     68839894                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5433063075500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5433063075500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    194979248                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    194979248                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.353063                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.353063                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78923.176080                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78923.176080                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     29163480                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     29163480                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     39676414                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     39676414                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3716159758500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3716159758500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.203490                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.203490                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 93661.684206                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93661.684206                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2043115                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2043115                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       998880                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       998880                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  72147453995                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  72147453995                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3041995                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3041995                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.328363                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.328363                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72228.349747                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72228.349747                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       893252                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       893252                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       105628                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       105628                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6928006748                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6928006748                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034723                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034723                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 65588.733555                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65588.733555                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          679                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          679                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          164                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6408000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6408000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.194543                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.194543                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 39073.170732                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39073.170732                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          159                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       303500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       303500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005931                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005931                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        60700                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60700                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          525                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          525                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          231                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          231                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1009000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1009000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          756                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          756                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.305556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.305556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4367.965368                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4367.965368                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          231                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          231                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       778000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       778000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.305556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.305556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3367.965368                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3367.965368                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          660                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            660                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           98                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           98                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       405500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       405500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          758                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          758                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.129288                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.129288                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4137.755102                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4137.755102                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           98                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           98                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       307500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       307500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.129288                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.129288                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3137.755102                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3137.755102                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999637                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          167969129                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39781085                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.222337                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999637                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        435828253                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       435828253                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5004                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5477821                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 544                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1307784                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6791153                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5004                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5477821                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                544                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1307784                       # number of overall hits
system.l2.overall_hits::total                 6791153                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10534                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          34302029                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2186                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6842039                       # number of demand (read+write) misses
system.l2.demand_misses::total               41156788                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10534                       # number of overall misses
system.l2.overall_misses::.cpu0.data         34302029                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2186                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6842039                       # number of overall misses
system.l2.overall_misses::total              41156788                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    958028000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3582194113565                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    205572500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 816808414891                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4400166128956                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    958028000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3582194113565                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    205572500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 816808414891                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4400166128956                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15538                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        39779850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8149823                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             47947941                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15538                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       39779850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8149823                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            47947941                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.677951                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.862297                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.800733                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.839532                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.858364                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.677951                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.862297                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.800733                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.839532                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.858364                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90946.269223                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104430.968604                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94040.484904                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119380.847565                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106912.282099                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90946.269223                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104430.968604                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94040.484904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119380.847565                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106912.282099                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3625152                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    134394                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.974061                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  71933531                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1169474                       # number of writebacks
system.l2.writebacks::total                   1169474                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        3457165                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         225832                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             3683080                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       3457165                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        225832                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            3683080                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        10479                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     30844864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6616207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          37473708                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10479                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     30844864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6616207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     74473620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        111947328                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    849674501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3055998296116                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    181741000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 734104002905                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3791133714522                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    849674501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3055998296116                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    181741000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 734104002905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 6375446400819                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 10166580115341                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.674411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.775389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.790476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.811822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.781550                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.674411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.775389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.790476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.811822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.334768                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81083.548144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99076.406890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84217.330862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110955.416435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101167.829843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81083.548144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99076.406890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84217.330862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110955.416435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85606.774598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90815.746092                       # average overall mshr miss latency
system.l2.replacements                      150858436                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1303690                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1303690                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1303691                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1303691                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     45672463                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         45672463                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     45672463                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     45672463                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     74473620                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       74473620                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 6375446400819                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 6375446400819                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85606.774598                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85606.774598                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             135                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  144                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           408                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                439                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3097000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3157000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          543                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              583                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.751381                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.775000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.753002                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7590.686275                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1935.483871                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7191.343964                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          405                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           436                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8152500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       631000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8783500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.745856                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.775000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.747856                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20129.629630                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20354.838710                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20145.642202                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.897436                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       643000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       702500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.897436                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20093.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            37756                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            41540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 79296                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          66879                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          65347                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              132226                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6326847500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6001368000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12328215500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            211522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.639165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.611365                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.625117                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94601.407019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91838.462362                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93235.940738                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        44132                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        44327                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            88459                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        22747                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        21020                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          43767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2481011000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2298477500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4779488500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.217394                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.196656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.206915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109069.811404                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109347.169363                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109203.018256                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5004                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           544                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5548                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10534                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2186                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12720                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    958028000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    205572500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1163600500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15538                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18268                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.677951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.800733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.696300                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90946.269223                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94040.484904                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91478.026730                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            83                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10479                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2158                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12637                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    849674501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    181741000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1031415501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.674411                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.790476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.691756                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81083.548144                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84217.330862                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81618.699137                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5440065                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1266244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6706309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     34235150                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6776692                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        41011842                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3575867266065                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 810807046891                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4386674312956                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     39675215                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      8042936                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47718151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.862885                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.842564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.859460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104450.170835                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119646.436180                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106961.162899                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      3413033                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       181505                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      3594538                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     30822117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6595187                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     37417304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3053517285116                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 731805525405                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3785322810521                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.776861                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.819997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.784131                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99069.031667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110960.542196                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101165.033443                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   164952918                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 150858500                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.093428                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.876390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.003218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.025094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.753083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.341593                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.326194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.172267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.027392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.474087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 910261012                       # Number of tag accesses
system.l2.tags.data_accesses                910261012                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        670656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1981524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        138112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     424043392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   4708803904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         7115180352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       670656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       138112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        808768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     74846400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        74846400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       30961317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6625678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     73575061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           111174693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1169475                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1169475                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           600832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1775221131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           123733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        379894808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4218554494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6374394998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       600832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       123733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           724564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67053890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67053890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67053890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          600832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1775221131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          123733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       379894808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4218554494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6441448888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1098084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  30891932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6539286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  73501774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.065459034500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        67380                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        67380                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           153187158                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1036742                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   111174693                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1169475                       # Number of write requests accepted
system.mem_ctrls.readBursts                 111174693                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1169475                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 229064                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 71391                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4675494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5043874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4623726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4410720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          10865766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          13005756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          10029010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8738526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           8153226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7683276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          7034656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4853765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          6740844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5809926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4551038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4726026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             78947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             77686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             72802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            79448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            66765                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4195344113279                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               554728145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            6275574657029                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37814.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56564.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 89222070                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  802024                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             111174693                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1169475                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5417447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7419309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 9804214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10957283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                11548120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                11559020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                10269764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 9371220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 7758352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 6054090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                5925847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6807789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3820547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1674270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1180612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 738773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 433161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 176028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  25779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  52691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  60677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  68691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  74338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  78201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  71147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  69288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  68593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  68215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  68463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     22019620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    325.655000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   262.442162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.684402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       794486      3.61%      3.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     12805577     58.16%     61.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1304530      5.92%     67.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3099555     14.08%     81.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1352879      6.14%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       458628      2.08%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       574481      2.61%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       369854      1.68%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1259630      5.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     22019620                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1646.565880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    161.308511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  58604.448814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071        67348     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.70394e+06-1.83501e+06           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3.2768e+06-3.40787e+06           16      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67380                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.296869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.272207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.963058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            59720     88.63%     88.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1180      1.75%     90.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3442      5.11%     95.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1670      2.48%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              711      1.06%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              308      0.46%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              146      0.22%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               83      0.12%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               59      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               21      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               18      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               17      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67380                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             7100520256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14660096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70277312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              7115180352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             74846400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6361.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        62.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6374.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     67.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        50.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    49.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1116212663000                       # Total gap between requests
system.mem_ctrls.avgGap                       9935.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       670656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1977083648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       138112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    418514304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   4704113536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     70277312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 600831.748500166810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1771242820.699327707291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 123732.695225055824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 374941372.394566476345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4214352456.368365287781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 62960504.713074594736                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10479                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     30961317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6625678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     73575061                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1169475                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    414390718                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1768968228430                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     91691864                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 458479178027                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 4047621167990                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25933554338240                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39544.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57134.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42489.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69197.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55013.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22175381.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          73356581340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38989951440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        353806684980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2848454820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     88112946480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     501106109250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6641567040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1064862295350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        953.995901                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  12897545302                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  37272820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1066042287698                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          83863491180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          44574506460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        438345106080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2883538440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     88112946480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     503532923580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4597933920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1165910446140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1044.523589                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7649039026                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  37272820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1071290793974                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                318                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4593896115.625000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9215840630.738012                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          160    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        85500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  24022102000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   381189274500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 735023378500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     78091325                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        78091325                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     78091325                       # number of overall hits
system.cpu1.icache.overall_hits::total       78091325                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2909                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2909                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2909                       # number of overall misses
system.cpu1.icache.overall_misses::total         2909                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    228542000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    228542000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    228542000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    228542000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     78094234                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     78094234                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     78094234                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     78094234                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78563.767618                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78563.767618                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78563.767618                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78563.767618                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2730                       # number of writebacks
system.cpu1.icache.writebacks::total             2730                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          179                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          179                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2730                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2730                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2730                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2730                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    216092500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    216092500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    216092500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    216092500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79154.761905                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79154.761905                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79154.761905                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79154.761905                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2730                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     78091325                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       78091325                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2909                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2909                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    228542000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    228542000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     78094234                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     78094234                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78563.767618                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78563.767618                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          179                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          179                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2730                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2730                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    216092500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    216092500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79154.761905                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79154.761905                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           78330883                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2762                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         28360.203838                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        156191198                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       156191198                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     62861708                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        62861708                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     62861708                       # number of overall hits
system.cpu1.dcache.overall_hits::total       62861708                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18016954                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18016954                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     18016954                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18016954                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1516212982185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1516212982185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1516212982185                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1516212982185                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     80878662                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     80878662                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     80878662                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     80878662                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.222765                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.222765                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.222765                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.222765                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84154.790104                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84154.790104                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84154.790104                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84154.790104                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    214627530                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        34593                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3221609                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            521                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.621223                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.397313                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8149991                       # number of writebacks
system.cpu1.dcache.writebacks::total          8149991                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9865348                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9865348                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9865348                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9865348                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8151606                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8151606                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8151606                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8151606                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 848271557783                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 848271557783                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 848271557783                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 848271557783                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.100788                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.100788                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.100788                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.100788                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104061.893789                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104061.893789                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104061.893789                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104061.893789                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8149991                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     60171594                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       60171594                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17016002                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17016002                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1446140387500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1446140387500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     77187596                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     77187596                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.220450                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.220450                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84987.083776                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84987.083776                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8971120                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8971120                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      8044882                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8044882                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 841605061000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 841605061000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.104225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.104225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104613.723483                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104613.723483                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2690114                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2690114                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1000952                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1000952                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  70072594685                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  70072594685                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3691066                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3691066                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.271182                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.271182                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70005.949022                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70005.949022                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       894228                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       894228                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106724                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106724                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6666496783                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6666496783                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028914                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028914                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 62464.832493                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 62464.832493                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          679                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          679                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13784000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13784000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.177966                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.177966                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 93768.707483                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 93768.707483                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7528000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7528000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099274                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099274                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 91804.878049                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 91804.878049                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          581                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          581                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          219                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          219                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1833000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1833000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.273750                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.273750                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8369.863014                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8369.863014                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          219                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          219                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1614000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1614000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.273750                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.273750                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7369.863014                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7369.863014                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          314                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            314                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          147                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          147                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       711500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       711500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          461                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          461                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.318872                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.318872                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4840.136054                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4840.136054                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       564500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       564500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.318872                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.318872                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3840.136054                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3840.136054                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.996483                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           71017861                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8151550                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.712191                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.996483                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999890                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999890                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        169913022                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       169913022                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1116212653000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47739129                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2473165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46645000                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       149688963                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        118441070                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1408                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           450                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1858                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211716                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211716                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18268                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47720861                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    119343205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24451952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             143849961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1988864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5091858112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       349440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1043188288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6137384704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       269303651                       # Total snoops (count)
system.tol2bus.snoopTraffic                  75032448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        317256656                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.134557                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.344461                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              274916645     86.65%     86.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41990767     13.24%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 349244      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          317256656                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        95911731933                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59683486964                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23316481                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12234664251                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4098992                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
