Release 14.7 ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: /mnt/data/Xilinx/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild
-intstyle ise -dd _ngo -nt timestamp -uc
/mnt/data/Hacking/minimig/hw_tests/vga/Minimig1.ucf -p xc3s400-pq208-5
Minimig1.ngc Minimig1.ngd

Reading NGO file "/mnt/data/Hacking/minimig/hw_tests/vga/vga/Minimig1.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"/mnt/data/Hacking/minimig/hw_tests/vga/Minimig1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net C1/clk with clock driver C1/clk_buf drives no
   clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 391968 kilobytes

Writing NGD file "Minimig1.ngd" ...
Total REAL time to NGDBUILD completion:  2 sec
Total CPU time to NGDBUILD completion:   1 sec

Writing NGDBUILD log file "Minimig1.bld"...
