Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 29 00:43:53 2019
| Host         : DESKTOP-9NGIUQU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   394 |
| Unused register locations in slices containing registers |   634 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |           22 |
|      8 |           47 |
|     10 |           18 |
|     12 |           27 |
|     14 |           10 |
|    16+ |          267 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             844 |          213 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1694 |          377 |
| Yes          | No                    | No                     |            8482 |         1361 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4386 |          707 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_0_out__6[0]                                                                              | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_78_reg_3858_reg[0][0]                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_0_out__6[0]                                                                              | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_90_reg_3863_reg[0][0]                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/pop0                                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/pop0                                                                                               | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/pop0                                                                                 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp/pop0                                                                        | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/E[0]                                                                        | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/SR[0]                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                         |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                                                                 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/SR[0]                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                 |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/pop0                                                                                 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                               | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                         |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                       |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                               |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/E[0]                                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                         |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                      | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                             | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_iter1_fsm_reg[3]                                                                     | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_wreq/SR[0]                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/invalid_len_event_reg2_reg[0]                                                        | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/sect_addr_buf_reg[1][0]                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/invalid_len_event_reg2_reg[0]                                                                      | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/sect_addr_buf_reg[1][0]                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_CTRL_s_axi_U/waddr                                                                                           |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_CTRL_s_axi_U/waddr                                                                                                     |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                               | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_iter1_fsm_reg[11]                                                      | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                    | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__1_n_0                                                         | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2_n_0                                                                              | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                              | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                 |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                         | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_1_out                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                        | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                           | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/data_p2_reg[3]_1[0]                                                                        |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                     | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                      | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                              |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                      | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/load_p2                                                                      | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]_0                                          |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/push                                                                         |                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/push                                                                        |                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/rdata[31]_i_2_n_0                                                                                         |                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                      |                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/E[0]                                                                          | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/NUM_BYTES_READ_fu_98_reg[1][0]                            |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_CTRL_s_axi_U/ar_hs                                                                                                     |                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/E[0]                                                                        | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/data_p2_reg[4]_1[0]                                                          |                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                     | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                                               |                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__6_n_0                                           | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/grp_scaleRange_fu_947_ap_ce                                                  | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/x_int_reg_reg[5]                                         |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/grp_scaleRange_fu_947_ap_ce                                                  | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/x_int_reg_reg[5]_0                                       |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_CTRL_s_axi_U/rdata[31]_i_2_n_0                                                                                                       |                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                |                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_CTRL_s_axi_U/ar_hs                                                                                           |                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                                 |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                       |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/push                                                                                 |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/start_addr_reg[30][0]                                                      | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/aw_hs                                                                                                     |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5]_0[0]                                      | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5][0]                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/sect_addr_buf_reg[1][0]                                          |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                       | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.loop_cnt_reg[5][0]                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[5]_i_1_n_0                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/pop0                                                                        | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/push                                                                                               |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                         | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.loop_cnt_reg[5][0]                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/sect_addr_buf_reg[1][0]                                |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/data_p2_reg[34]_0[0]                                                         |                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                               | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/SR[0]                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/tmp_6_reg_507_reg[0][0]                                                        |                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/empty_n_reg_0[0]                                                                                   | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                         | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.loop_cnt_reg[5][0]                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/push                                                                                 |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[5]_i_1_n_0                      |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/q_reg[0]                                                                     | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                                 |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/pop0                                                                                 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_i_1__2_n_0                                                     | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                   | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                          | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                            |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/empty_n_reg_0[0]                                                                     | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_i_1__1_n_0                                                                   | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/E[0]                                                                         | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/pop0                                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_CTRL_s_axi_U/aw_hs                                                                                                                   |                                                                                                                                            |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                                                                 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_92_in                                                                                                  | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                  | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/SBUS_data_load_6_reg_2744_reg[7][0]                                          |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/throttl_cnt_reg[7][0]                                                                                        | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]               |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                  | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                    | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7]_0[0]                                       | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/SBUS_data_load_8_reg_2766_reg[0][0]                                          |                                                                                                                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/SBUS_data_load_9_reg_2781_reg[7][0]                                          |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/SBUS_data_load_3_reg_2712_reg[7][0]                                          |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/SBUS_data_load_5_reg_2733_reg[7][0]                                          |                                                                                                                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_0                                                        | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/SBUS_data_load_7_reg_2755_reg[7][0]                                          |                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_0                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/SBUS_data_load_4_reg_2723_reg[7][0]                                          |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/SBUS_data_load_2_reg_2701_reg[0][0]                                          |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.first_pad                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/SR[0]                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[8][0]                              | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[8]_0[0]        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[7][0]                              | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[0][0]          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[16][0]                             | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[16]_0[0]       |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                         | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[24][0]         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/reg_972_reg[0][0]                                                            |                                                                                                                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/push                                                                       |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/throttl_cnt_reg[7][0]                                                                          | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/E[0]                                                                         |                                                                                                                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                  |                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]               |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/throttl_cnt_reg[0][0]                                                                | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                  |                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__2_n_0                                                         | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]               |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                  |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]               |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/load_p1                                                                       |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/E[0]                                                                          |                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/load_p2                                                                       |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/bus_equal_gen.data_buf_reg[7][0]                                              |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[1]                                                                  |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/E[0]                                                                                  | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                           | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                  |                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]               |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/E[0]                                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                  |                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/throttl_cnt_reg[7][0]                                                                          | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/usedw_reg[7]_2[0]                                                            | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7]_0[0]                                       | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                  | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                 | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                          |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                     |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                         | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                               | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                     | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr[7]_i_1_n_0                                                                                           | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                     | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                     | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                     | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_i_1__8_n_0                                           | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/buff_rdata/pop                                                                         | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_iter0_fsm_reg[2]                                                       | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                    | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                      |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/channels_6_reg[10][0]                                                        |                                                                                                                                            |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                |                                                                                                                                            |                2 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/channels_7_reg[10][0]                                                        |                                                                                                                                            |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/channels_14_reg[10][0]                                                       |                                                                                                                                            |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_ce_reg_reg_0[0]                                                           |                                                                                                                                            |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/channels_15_reg[10][0]                                                       |                                                                                                                                            |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_ce_reg_reg[0]                                                             |                                                                                                                                            |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_TEST_s_axi_U/aw_hs                                                                                                     |                                                                                                                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                            |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                             |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_TEST_s_axi_U/aw_hs                                                                                                                   |                                                                                                                                            |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/grp_scaleRange_fu_947_ap_ce                                                  |                                                                                                                                            |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/channels_12_reg[10][0]                                                              |                                                                                                                                            |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                       | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                     |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/p_16_reg_1804_reg[0]                                                                |                                                                                                                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_TEST_s_axi_U/aw_hs                                                                                                     |                                                                                                                                            |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/rs_wreq/reg_988_reg[0][0]                                                                      |                                                                                                                                            |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/reg_984_reg[0][0]                                                                   |                                                                                                                                            |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_iter0_fsm_reg[1]                                                                     | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/op_V_assign_0_7_reg_3043_reg[12][0]                                                 |                                                                                                                                            |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/reg_980_reg[0]_0[0]                                                          |                                                                                                                                            |                9 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                            |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/channels_9_reg[10][0]                                                               |                                                                                                                                            |                3 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                3 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                          | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                            |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_NS_fsm1                                                         | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/cycle_count                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/channels_11_reg[10]_0[0]                                                     |                                                                                                                                            |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp_to_user/push                                                                | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/reg_1090_reg[15][0]                                                                 |                                                                                                                                            |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/channels_8_reg[10][0]                                                        |                                                                                                                                            |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_51_reg_3798_reg__0[0]                                                               |                                                                                                                                            |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/reg_1068_reg[15][0]                                                                 |                                                                                                                                            |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                   | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[16][0]                   |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[15][0]                                       | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[0][0]                    |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                       | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_phi_reg_pp0_iter0_p_Val2_28_reg_752_reg[0][0]                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/reg_787_reg[0][0]                                                                          |                                                                                                                                            |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/bus_wide_gen.data_buf_reg[0][0]                                                                   | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[0][0]                                  |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                   | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[16][0]                   |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[15][0]                                       | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[0][0]                    |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/reg_1078_reg[0][0]                                                                  |                                                                                                                                            |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                         |                                                                                                                                            |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                              | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[16][0]                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/int_ap_ready_reg                                                                           |                                                                                                                                            |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/push                                                                      | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/channels_13_reg[10]_0[0]                                                            |                                                                                                                                            |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/buff_rdata/push                                                                        | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_90_reg_3863_reg[18]                                                                    | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_78_reg_3858_reg[0][1]                                              |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/channels_10_reg[10][0]                                                              |                                                                                                                                            |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_90_reg_3863_reg[18]                                                                    | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_90_reg_3863_reg[0][1]                                              |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                     |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/cmdIn_V_ce03                                                                               |                                                                                                                                            |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_2_1_reg_3473_reg[0][0]                                                                   |                                                                                                                                            |               12 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_s_reg_1669_reg[0][0]                                                  |                                                                                                                                            |                5 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_2_2_reg_3524_reg[0][0]                                                                   |                                                                                                                                            |                7 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[19][0]                                                                                | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_1_reg_1700_reg[0][0]                                                  |                                                                                                                                            |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[19][0]                                                                  | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                4 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/E[0]                                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/E[0]                                                                         | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/cmdIn_V_ce05                                                                               |                                                                                                                                            |               12 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                            |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                          | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                4 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                5 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_7_reg_917_reg[0]                                                      |                                                                                                                                            |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                               | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/waddr_reg[7][0]                                                              | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                5 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/push                                                                                       | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                8 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/waddr_reg[7][0]                                                              | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                6 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |                8 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               11 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_CTRL_s_axi_U/rdata[31]_i_2_n_0                                                                                                       | design_1_i/pid_0/inst/pid_CTRL_s_axi_U/rdata[31]_i_1_n_0                                                                                   |                8 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/rdata[31]_i_2_n_0                                                                                         | design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/rdata[31]_i_1_n_0                                                                     |                5 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5]_0[0]                                      | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                7 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                9 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/invalid_len_event_reg2_reg[0]                                                        | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                8 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/invalid_len_event_reg2_reg[0]                                                                      | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                9 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[12][0]                                                     | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                7 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                7 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                7 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/E[0]                                                                       |                                                                                                                                            |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/ap_phi_reg_pp0_iter0_p_Val2_8_reg_945_reg[0]_0[0]                                   | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/ap_phi_reg_pp0_iter0_p_Val2_8_reg_945_reg[0][0]                 |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_TEST_s_axi_U/int_test_read                                                                                                           | design_1_i/pid_0/inst/pid_TEST_s_axi_U/ar_hs                                                                                               |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/p_Val2_13_reg_3519_reg[15]_i_4_n_0                                                                                                       |                                                                                                                                            |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/rdata_reg[31]_i_3_n_0                                                                                                                    |                                                                                                                                            |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/rdata_reg[31]_i_9__0_n_0                                                                                                                 |                                                                                                                                            |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/rdata_reg[31]_i_4_n_0                                                                                                                    |                                                                                                                                            |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/rdata_reg[31]_i_8_n_0                                                                                                                    |                                                                                                                                            |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/rdata_reg[31]_i_4__0_n_0                                                                                                                 |                                                                                                                                            |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/rdata_reg[31]_i_12_n_0                                                                                                                   |                                                                                                                                            |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/reg_1058_reg[15]_i_4_n_0                                                                                                          |                                                                                                                                            |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/rdata_reg[31]_i_3_n_0                                                                                                             |                                                                                                                                            |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/rdata_reg[31]_i_9_n_0                                                                                                             |                                                                                                                                            |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |               25 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_INPUT_s_axi_U/rdata                                                                                                                  | design_1_i/pid_0/inst/pid_INPUT_s_axi_U/ar_hs                                                                                              |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/rdata_reg[31]_i_4_n_0                                                                                                             |                                                                                                                                            |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_CMD_s_axi_U/rdata                                                                                                      | design_1_i/flightmain_0/inst/flightmain_CMD_s_axi_U/ar_hs                                                                                  |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0                                                                                          |                                                                                                                                            |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_TEST_s_axi_U/int_test_V_read                                                                                           | design_1_i/rcReceiver_0/inst/rcReceiver_TEST_s_axi_U/ar_hs                                                                                 |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rdata_reg[31]_i_4_n_0                                                                                                             |                                                                                                                                            |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rdata_reg[31]_i_3_n_0                                                                                                             |                                                                                                                                            |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/reg_1090_reg[15][0]                                                                 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/ap_phi_reg_pp0_iter0_p_Val2_7_reg_969_reg[15]_0[0]              |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_TEST_s_axi_U/int_test_read                                                                                             | design_1_i/flightmain_0/inst/flightmain_TEST_s_axi_U/ar_hs                                                                                 |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_957/ap_ce_reg                                                                                                   |                                                                                                                                            |               11 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/measured_V_ce01                                                                            |                                                                                                                                            |                9 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                       | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                7 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                            |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                         | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                6 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                            |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_NS_iter0_fsm147_out                                                                     |                                                                                                                                            |               10 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                               | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                6 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                7 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                         | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                7 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                            |               10 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_2_4_reg_3696_reg[0][0]                                                                   |                                                                                                                                            |               16 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                              |                                                                                                                                            |                8 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                            |                7 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                7 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |                8 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                            |                9 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |               10 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |                9 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |               14 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |               13 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |                8 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |               12 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |               12 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |               13 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |               14 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |               12 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/int_ap_ready_reg                                                             |                                                                                                                                            |               16 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_3_6_reg_4263_reg[0][0]                                                                          |                                                                                                                                            |               15 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_9_reg_2916_reg[0]                                                     |                                                                                                                                            |               15 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                    | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |               10 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/pop                                                                        | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                8 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                    | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |               15 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_942/ap_ce_reg                                                                                                   |                                                                                                                                            |               16 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_937/ap_ce_reg                                                                                                   |                                                                                                                                            |               13 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_3_4_reg_4227_reg[0]                                                                             |                                                                                                                                            |               18 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               14 |             92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |               27 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                8 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                            |                8 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/end_addr_buf_reg[31][0]                                                                            | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/next_wreq                                                                            | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |               15 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/next_wreq                                                                            | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |               15 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                  | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |               13 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |               11 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                            |               10 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |               12 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |               11 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_3_1_reg_4085_reg[0][0]                                                                             |                                                                                                                                            |               20 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               16 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/measured_V_ce02                                                                            |                                                                                                                                            |               17 |            122 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_21_reg_3656_reg[16][0]                                                              |                                                                                                                                            |               18 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/reg_787_reg[15]_i_4_n_0                                                                                                                  |                                                                                                                                            |               22 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/p_Val2_23_fu_1201_p2_i_24_n_0                                                                                                            |                                                                                                                                            |               30 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_29_reg_3717_reg[31][0]                                                                 |                                                                                                                                            |               19 |            130 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/or_cond_reg_2812_reg[0]                                                      |                                                                                                                                            |               18 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Result_7_reg_4012_reg[0]                                                                 |                                                                                                                                            |               23 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_NS_iter0_fsm149_out                                                                     |                                                                                                                                            |               25 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                         |                                                                                                                                            |               20 |            144 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/grp_scaleRange_fu_947/ap_ce_reg                                                                                                   |                                                                                                                                            |               35 |            164 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |               46 |            180 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |               51 |            182 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_3_2_reg_4167_reg[0][0]                                                                             |                                                                                                                                            |               34 |            184 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_0_out[16][0]                                                                             |                                                                                                                                            |               33 |            184 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |               46 |            194 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/r_V_2_reg_3892_reg[15][0]                                                                  |                                                                                                                                            |               34 |            242 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_NS_iter0_fsm148_out                                                                     |                                                                                                                                            |               39 |            260 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_43_reg_3843_reg__0[0]                                                               |                                                                                                                                            |               35 |            260 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_0_out[31]__8[0]                                                                          |                                                                                                                                            |               47 |            324 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |               73 |            372 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                            |              214 |            846 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


