set design_path        "../../../../../../../model/vhdl/code"
set verification_path  "../../../../../../../bench/vhdl/code/baremetal/model"
set simulation_path    "../../../../../../../sim/vhdl/validation/baremetal"
