;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 4
	SUB <0, @0
	SPL 0, <-22
	SLT 121, 10
	SUB @121, 103
	JMZ 121, 10
	SUB @121, 103
	SPL 0, <-22
	SPL -0, 990
	MOV -1, <-20
	SUB <12, <0
	SUB #-0, 100
	SUB @130, 9
	DJN -1, @-20
	MOV -1, <-20
	SUB -0, -0
	SUB #1, <-1
	MOV -1, <-20
	SUB -800, -0
	MOV -1, <-20
	SUB #-0, 100
	MOV -1, <-20
	JMZ 300, 99
	SUB @121, 106
	SPL 0, -2
	SUB @121, 106
	SUB @21, 106
	SUB @121, 106
	ADD 100, 500
	SUB @121, 163
	SUB 12, @230
	ADD @130, 9
	SLT 121, 10
	CMP @13, 0
	ADD 3, @220
	ADD 3, @220
	CMP @121, 106
	SUB 12, @10
	CMP -207, <-120
	SLT 121, 10
	SUB @121, 106
	SUB -800, -0
	DJN -1, @-20
	ADD @121, 106
	SPL 0, <-22
	SUB @121, 106
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
