!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
A	sim/proasic3.v	/^ input A,B,C;$/;"	p
A	sim/proasic3.v	/^ input A,B;$/;"	p
A	sim/proasic3.v	/^ input A,S,B;$/;"	p
A	sim/proasic3.v	/^ input A;$/;"	p
A	sim/proasic3.v	/^ input C,A,B;$/;"	p
A	sim/proasic3.v	/^input A, B, SL;$/;"	p
ACT_PROGFILE	sim/proasic3.v	/^parameter ACT_PROGFILE   = "";$/;"	c
ADDR	sim/proasic3.v	/^   integer      ADDR;$/;"	r
ADDR	sim/proasic3.v	/^  integer ADDR;$/;"	r
ADDR	sim/proasic3.v	/^reg [6:0] ADDR;$/;"	r
ADDR0	sim/proasic3.v	/^input     ADDR6, ADDR5, ADDR4, ADDR3, ADDR2, ADDR1, ADDR0, CLK;$/;"	p
ADDR0_int	sim/proasic3.v	/^wire      ADDR6_int, ADDR5_int, ADDR4_int, ADDR3_int, ADDR2_int, ADDR1_int, ADDR0_int;$/;"	n
ADDR1	sim/proasic3.v	/^input     ADDR6, ADDR5, ADDR4, ADDR3, ADDR2, ADDR1, ADDR0, CLK;$/;"	p
ADDR1_int	sim/proasic3.v	/^wire      ADDR6_int, ADDR5_int, ADDR4_int, ADDR3_int, ADDR2_int, ADDR1_int, ADDR0_int;$/;"	n
ADDR2	sim/proasic3.v	/^input     ADDR6, ADDR5, ADDR4, ADDR3, ADDR2, ADDR1, ADDR0, CLK;$/;"	p
ADDR2_int	sim/proasic3.v	/^wire      ADDR6_int, ADDR5_int, ADDR4_int, ADDR3_int, ADDR2_int, ADDR1_int, ADDR0_int;$/;"	n
ADDR3	sim/proasic3.v	/^input     ADDR6, ADDR5, ADDR4, ADDR3, ADDR2, ADDR1, ADDR0, CLK;$/;"	p
ADDR3_int	sim/proasic3.v	/^wire      ADDR6_int, ADDR5_int, ADDR4_int, ADDR3_int, ADDR2_int, ADDR1_int, ADDR0_int;$/;"	n
ADDR4	sim/proasic3.v	/^input     ADDR6, ADDR5, ADDR4, ADDR3, ADDR2, ADDR1, ADDR0, CLK;$/;"	p
ADDR4_int	sim/proasic3.v	/^wire      ADDR6_int, ADDR5_int, ADDR4_int, ADDR3_int, ADDR2_int, ADDR1_int, ADDR0_int;$/;"	n
ADDR5	sim/proasic3.v	/^input     ADDR6, ADDR5, ADDR4, ADDR3, ADDR2, ADDR1, ADDR0, CLK;$/;"	p
ADDR5_int	sim/proasic3.v	/^wire      ADDR6_int, ADDR5_int, ADDR4_int, ADDR3_int, ADDR2_int, ADDR1_int, ADDR0_int;$/;"	n
ADDR6	sim/proasic3.v	/^input     ADDR6, ADDR5, ADDR4, ADDR3, ADDR2, ADDR1, ADDR0, CLK;$/;"	p
ADDR6_int	sim/proasic3.v	/^wire      ADDR6_int, ADDR5_int, ADDR4_int, ADDR3_int, ADDR2_int, ADDR1_int, ADDR0_int;$/;"	n
ADDRA	sim/proasic3.v	/^integer ADDRA;            \/\/ Address of PORT A$/;"	r
ADDRA0	sim/proasic3.v	/^input ADDRA11, ADDRA10, ADDRA9, ADDRA8, ADDRA7, ADDRA6, ADDRA5, ADDRA4, ADDRA3, ADDRA2, ADDRA1, ADDRA0;$/;"	p
ADDRA0_int	sim/proasic3.v	/^wire ADDRA3_int, ADDRA2_int, ADDRA1_int, ADDRA0_int;$/;"	n
ADDRA1	sim/proasic3.v	/^input ADDRA11, ADDRA10, ADDRA9, ADDRA8, ADDRA7, ADDRA6, ADDRA5, ADDRA4, ADDRA3, ADDRA2, ADDRA1, ADDRA0;$/;"	p
ADDRA10	sim/proasic3.v	/^input ADDRA11, ADDRA10, ADDRA9, ADDRA8, ADDRA7, ADDRA6, ADDRA5, ADDRA4, ADDRA3, ADDRA2, ADDRA1, ADDRA0;$/;"	p
ADDRA10_int	sim/proasic3.v	/^wire ADDRA11_int, ADDRA10_int, ADDRA9_int, ADDRA8_int, ADDRA7_int, ADDRA6_int, ADDRA5_int, ADDRA4_int;$/;"	n
ADDRA11	sim/proasic3.v	/^input ADDRA11, ADDRA10, ADDRA9, ADDRA8, ADDRA7, ADDRA6, ADDRA5, ADDRA4, ADDRA3, ADDRA2, ADDRA1, ADDRA0;$/;"	p
ADDRA11_int	sim/proasic3.v	/^wire ADDRA11_int, ADDRA10_int, ADDRA9_int, ADDRA8_int, ADDRA7_int, ADDRA6_int, ADDRA5_int, ADDRA4_int;$/;"	n
ADDRA1_int	sim/proasic3.v	/^wire ADDRA3_int, ADDRA2_int, ADDRA1_int, ADDRA0_int;$/;"	n
ADDRA2	sim/proasic3.v	/^input ADDRA11, ADDRA10, ADDRA9, ADDRA8, ADDRA7, ADDRA6, ADDRA5, ADDRA4, ADDRA3, ADDRA2, ADDRA1, ADDRA0;$/;"	p
ADDRA2_int	sim/proasic3.v	/^wire ADDRA3_int, ADDRA2_int, ADDRA1_int, ADDRA0_int;$/;"	n
ADDRA3	sim/proasic3.v	/^input ADDRA11, ADDRA10, ADDRA9, ADDRA8, ADDRA7, ADDRA6, ADDRA5, ADDRA4, ADDRA3, ADDRA2, ADDRA1, ADDRA0;$/;"	p
ADDRA3_int	sim/proasic3.v	/^wire ADDRA3_int, ADDRA2_int, ADDRA1_int, ADDRA0_int;$/;"	n
ADDRA4	sim/proasic3.v	/^input ADDRA11, ADDRA10, ADDRA9, ADDRA8, ADDRA7, ADDRA6, ADDRA5, ADDRA4, ADDRA3, ADDRA2, ADDRA1, ADDRA0;$/;"	p
ADDRA4_int	sim/proasic3.v	/^wire ADDRA11_int, ADDRA10_int, ADDRA9_int, ADDRA8_int, ADDRA7_int, ADDRA6_int, ADDRA5_int, ADDRA4_int;$/;"	n
ADDRA5	sim/proasic3.v	/^input ADDRA11, ADDRA10, ADDRA9, ADDRA8, ADDRA7, ADDRA6, ADDRA5, ADDRA4, ADDRA3, ADDRA2, ADDRA1, ADDRA0;$/;"	p
ADDRA5_int	sim/proasic3.v	/^wire ADDRA11_int, ADDRA10_int, ADDRA9_int, ADDRA8_int, ADDRA7_int, ADDRA6_int, ADDRA5_int, ADDRA4_int;$/;"	n
ADDRA6	sim/proasic3.v	/^input ADDRA11, ADDRA10, ADDRA9, ADDRA8, ADDRA7, ADDRA6, ADDRA5, ADDRA4, ADDRA3, ADDRA2, ADDRA1, ADDRA0;$/;"	p
ADDRA6_int	sim/proasic3.v	/^wire ADDRA11_int, ADDRA10_int, ADDRA9_int, ADDRA8_int, ADDRA7_int, ADDRA6_int, ADDRA5_int, ADDRA4_int;$/;"	n
ADDRA7	sim/proasic3.v	/^input ADDRA11, ADDRA10, ADDRA9, ADDRA8, ADDRA7, ADDRA6, ADDRA5, ADDRA4, ADDRA3, ADDRA2, ADDRA1, ADDRA0;$/;"	p
ADDRA7_int	sim/proasic3.v	/^wire ADDRA11_int, ADDRA10_int, ADDRA9_int, ADDRA8_int, ADDRA7_int, ADDRA6_int, ADDRA5_int, ADDRA4_int;$/;"	n
ADDRA8	sim/proasic3.v	/^input ADDRA11, ADDRA10, ADDRA9, ADDRA8, ADDRA7, ADDRA6, ADDRA5, ADDRA4, ADDRA3, ADDRA2, ADDRA1, ADDRA0;$/;"	p
ADDRA8_int	sim/proasic3.v	/^wire ADDRA11_int, ADDRA10_int, ADDRA9_int, ADDRA8_int, ADDRA7_int, ADDRA6_int, ADDRA5_int, ADDRA4_int;$/;"	n
ADDRA9	sim/proasic3.v	/^input ADDRA11, ADDRA10, ADDRA9, ADDRA8, ADDRA7, ADDRA6, ADDRA5, ADDRA4, ADDRA3, ADDRA2, ADDRA1, ADDRA0;$/;"	p
ADDRA9_int	sim/proasic3.v	/^wire ADDRA11_int, ADDRA10_int, ADDRA9_int, ADDRA8_int, ADDRA7_int, ADDRA6_int, ADDRA5_int, ADDRA4_int;$/;"	n
ADDRA_VALID	sim/proasic3.v	/^reg  ADDRA_VALID;$/;"	r
ADDRB	sim/proasic3.v	/^integer ADDRB;            \/\/ Address of PORT B$/;"	r
ADDRB0	sim/proasic3.v	/^input ADDRB11, ADDRB10, ADDRB9, ADDRB8, ADDRB7, ADDRB6, ADDRB5, ADDRB4, ADDRB3, ADDRB2, ADDRB1, ADDRB0;$/;"	p
ADDRB0_int	sim/proasic3.v	/^wire ADDRB3_int, ADDRB2_int, ADDRB1_int, ADDRB0_int;$/;"	n
ADDRB1	sim/proasic3.v	/^input ADDRB11, ADDRB10, ADDRB9, ADDRB8, ADDRB7, ADDRB6, ADDRB5, ADDRB4, ADDRB3, ADDRB2, ADDRB1, ADDRB0;$/;"	p
ADDRB10	sim/proasic3.v	/^input ADDRB11, ADDRB10, ADDRB9, ADDRB8, ADDRB7, ADDRB6, ADDRB5, ADDRB4, ADDRB3, ADDRB2, ADDRB1, ADDRB0;$/;"	p
ADDRB10_int	sim/proasic3.v	/^wire ADDRB11_int, ADDRB10_int, ADDRB9_int, ADDRB8_int, ADDRB7_int, ADDRB6_int, ADDRB5_int, ADDRB4_int;$/;"	n
ADDRB11	sim/proasic3.v	/^input ADDRB11, ADDRB10, ADDRB9, ADDRB8, ADDRB7, ADDRB6, ADDRB5, ADDRB4, ADDRB3, ADDRB2, ADDRB1, ADDRB0;$/;"	p
ADDRB11_int	sim/proasic3.v	/^wire ADDRB11_int, ADDRB10_int, ADDRB9_int, ADDRB8_int, ADDRB7_int, ADDRB6_int, ADDRB5_int, ADDRB4_int;$/;"	n
ADDRB1_int	sim/proasic3.v	/^wire ADDRB3_int, ADDRB2_int, ADDRB1_int, ADDRB0_int;$/;"	n
ADDRB2	sim/proasic3.v	/^input ADDRB11, ADDRB10, ADDRB9, ADDRB8, ADDRB7, ADDRB6, ADDRB5, ADDRB4, ADDRB3, ADDRB2, ADDRB1, ADDRB0;$/;"	p
ADDRB2_int	sim/proasic3.v	/^wire ADDRB3_int, ADDRB2_int, ADDRB1_int, ADDRB0_int;$/;"	n
ADDRB3	sim/proasic3.v	/^input ADDRB11, ADDRB10, ADDRB9, ADDRB8, ADDRB7, ADDRB6, ADDRB5, ADDRB4, ADDRB3, ADDRB2, ADDRB1, ADDRB0;$/;"	p
ADDRB3_int	sim/proasic3.v	/^wire ADDRB3_int, ADDRB2_int, ADDRB1_int, ADDRB0_int;$/;"	n
ADDRB4	sim/proasic3.v	/^input ADDRB11, ADDRB10, ADDRB9, ADDRB8, ADDRB7, ADDRB6, ADDRB5, ADDRB4, ADDRB3, ADDRB2, ADDRB1, ADDRB0;$/;"	p
ADDRB4_int	sim/proasic3.v	/^wire ADDRB11_int, ADDRB10_int, ADDRB9_int, ADDRB8_int, ADDRB7_int, ADDRB6_int, ADDRB5_int, ADDRB4_int;$/;"	n
ADDRB5	sim/proasic3.v	/^input ADDRB11, ADDRB10, ADDRB9, ADDRB8, ADDRB7, ADDRB6, ADDRB5, ADDRB4, ADDRB3, ADDRB2, ADDRB1, ADDRB0;$/;"	p
ADDRB5_int	sim/proasic3.v	/^wire ADDRB11_int, ADDRB10_int, ADDRB9_int, ADDRB8_int, ADDRB7_int, ADDRB6_int, ADDRB5_int, ADDRB4_int;$/;"	n
ADDRB6	sim/proasic3.v	/^input ADDRB11, ADDRB10, ADDRB9, ADDRB8, ADDRB7, ADDRB6, ADDRB5, ADDRB4, ADDRB3, ADDRB2, ADDRB1, ADDRB0;$/;"	p
ADDRB6_int	sim/proasic3.v	/^wire ADDRB11_int, ADDRB10_int, ADDRB9_int, ADDRB8_int, ADDRB7_int, ADDRB6_int, ADDRB5_int, ADDRB4_int;$/;"	n
ADDRB7	sim/proasic3.v	/^input ADDRB11, ADDRB10, ADDRB9, ADDRB8, ADDRB7, ADDRB6, ADDRB5, ADDRB4, ADDRB3, ADDRB2, ADDRB1, ADDRB0;$/;"	p
ADDRB7_int	sim/proasic3.v	/^wire ADDRB11_int, ADDRB10_int, ADDRB9_int, ADDRB8_int, ADDRB7_int, ADDRB6_int, ADDRB5_int, ADDRB4_int;$/;"	n
ADDRB8	sim/proasic3.v	/^input ADDRB11, ADDRB10, ADDRB9, ADDRB8, ADDRB7, ADDRB6, ADDRB5, ADDRB4, ADDRB3, ADDRB2, ADDRB1, ADDRB0;$/;"	p
ADDRB8_int	sim/proasic3.v	/^wire ADDRB11_int, ADDRB10_int, ADDRB9_int, ADDRB8_int, ADDRB7_int, ADDRB6_int, ADDRB5_int, ADDRB4_int;$/;"	n
ADDRB9	sim/proasic3.v	/^input ADDRB11, ADDRB10, ADDRB9, ADDRB8, ADDRB7, ADDRB6, ADDRB5, ADDRB4, ADDRB3, ADDRB2, ADDRB1, ADDRB0;$/;"	p
ADDRB9_int	sim/proasic3.v	/^wire ADDRB11_int, ADDRB10_int, ADDRB9_int, ADDRB8_int, ADDRB7_int, ADDRB6_int, ADDRB5_int, ADDRB4_int;$/;"	n
ADDRB_VALID	sim/proasic3.v	/^reg  ADDRB_VALID;$/;"	r
ADDR_BUS	sim/proasic3.v	/^`define   ADDR_BUS    {ADDR6_int, ADDR5_int, ADDR4_int, ADDR3_int, ADDR2_int, ADDR1_int, ADDR0_int}$/;"	c
AEMPTY	sim/proasic3.v	/^output FULL, AFULL, EMPTY, AEMPTY;$/;"	p
AEMPTYP	sim/proasic3.v	/^reg FULLP, AFULLP, EMPTYP, AEMPTYP;$/;"	r
AEMPTY_CFG_VECTOR	sim/proasic3.v	/^`define AEMPTY_CFG_VECTOR {AEVAL11_int, AEVAL10_int, AEVAL9_int, AEVAL8_int, AEVAL7_int, AEVAL6_int, AEVAL5_int, AEVAL4_int, AEVAL3_int, AEVAL2_int, AEVAL1_int, AEVAL0_int}$/;"	c
AEVAL	sim/proasic3.v	/^integer AEVAL;$/;"	r
AEVAL0	sim/proasic3.v	/^input AEVAL5, AEVAL4, AEVAL3, AEVAL2, AEVAL1, AEVAL0;$/;"	p
AEVAL0_int	sim/proasic3.v	/^wire AEVAL1_int, AEVAL0_int;$/;"	n
AEVAL1	sim/proasic3.v	/^input AEVAL5, AEVAL4, AEVAL3, AEVAL2, AEVAL1, AEVAL0;$/;"	p
AEVAL10	sim/proasic3.v	/^input AEVAL11, AEVAL10, AEVAL9, AEVAL8, AEVAL7, AEVAL6;$/;"	p
AEVAL10_int	sim/proasic3.v	/^wire AEVAL11_int, AEVAL10_int, AEVAL9_int, AEVAL8_int, AEVAL7_int;$/;"	n
AEVAL11	sim/proasic3.v	/^input AEVAL11, AEVAL10, AEVAL9, AEVAL8, AEVAL7, AEVAL6;$/;"	p
AEVAL11_int	sim/proasic3.v	/^wire AEVAL11_int, AEVAL10_int, AEVAL9_int, AEVAL8_int, AEVAL7_int;$/;"	n
AEVAL1_int	sim/proasic3.v	/^wire AEVAL1_int, AEVAL0_int;$/;"	n
AEVAL2	sim/proasic3.v	/^input AEVAL5, AEVAL4, AEVAL3, AEVAL2, AEVAL1, AEVAL0;$/;"	p
AEVAL2_int	sim/proasic3.v	/^wire AEVAL6_int, AEVAL5_int, AEVAL4_int, AEVAL3_int, AEVAL2_int;$/;"	n
AEVAL3	sim/proasic3.v	/^input AEVAL5, AEVAL4, AEVAL3, AEVAL2, AEVAL1, AEVAL0;$/;"	p
AEVAL3_int	sim/proasic3.v	/^wire AEVAL6_int, AEVAL5_int, AEVAL4_int, AEVAL3_int, AEVAL2_int;$/;"	n
AEVAL4	sim/proasic3.v	/^input AEVAL5, AEVAL4, AEVAL3, AEVAL2, AEVAL1, AEVAL0;$/;"	p
AEVAL4_int	sim/proasic3.v	/^wire AEVAL6_int, AEVAL5_int, AEVAL4_int, AEVAL3_int, AEVAL2_int;$/;"	n
AEVAL5	sim/proasic3.v	/^input AEVAL5, AEVAL4, AEVAL3, AEVAL2, AEVAL1, AEVAL0;$/;"	p
AEVAL5_int	sim/proasic3.v	/^wire AEVAL6_int, AEVAL5_int, AEVAL4_int, AEVAL3_int, AEVAL2_int;$/;"	n
AEVAL6	sim/proasic3.v	/^input AEVAL11, AEVAL10, AEVAL9, AEVAL8, AEVAL7, AEVAL6;$/;"	p
AEVAL6_int	sim/proasic3.v	/^wire AEVAL6_int, AEVAL5_int, AEVAL4_int, AEVAL3_int, AEVAL2_int;$/;"	n
AEVAL7	sim/proasic3.v	/^input AEVAL11, AEVAL10, AEVAL9, AEVAL8, AEVAL7, AEVAL6;$/;"	p
AEVAL7_int	sim/proasic3.v	/^wire AEVAL11_int, AEVAL10_int, AEVAL9_int, AEVAL8_int, AEVAL7_int;$/;"	n
AEVAL8	sim/proasic3.v	/^input AEVAL11, AEVAL10, AEVAL9, AEVAL8, AEVAL7, AEVAL6;$/;"	p
AEVAL8_int	sim/proasic3.v	/^wire AEVAL11_int, AEVAL10_int, AEVAL9_int, AEVAL8_int, AEVAL7_int;$/;"	n
AEVAL9	sim/proasic3.v	/^input AEVAL11, AEVAL10, AEVAL9, AEVAL8, AEVAL7, AEVAL6;$/;"	p
AEVAL9_int	sim/proasic3.v	/^wire AEVAL11_int, AEVAL10_int, AEVAL9_int, AEVAL8_int, AEVAL7_int;$/;"	n
AEVAL_hold	sim/proasic3.v	/^reg [11:0] AEVAL_hold = 0;  $/;"	r
AEVAL_lastvalue	sim/proasic3.v	/^reg [11:0] AEVAL_lastvalue = 0;$/;"	r
AFULL	sim/proasic3.v	/^output FULL, AFULL, EMPTY, AEMPTY;$/;"	p
AFULLP	sim/proasic3.v	/^reg FULLP, AFULLP, EMPTYP, AEMPTYP;$/;"	r
AFULL_CFG_VECTOR	sim/proasic3.v	/^`define AFULL_CFG_VECTOR  {AFVAL11_int, AFVAL10_int, AFVAL9_int, AFVAL8_int, AFVAL7_int, AFVAL6_int, AFVAL5_int, AFVAL4_int, AFVAL3_int, AFVAL2_int, AFVAL1_int, AFVAL0_int}$/;"	c
AFVAL	sim/proasic3.v	/^integer AFVAL;$/;"	r
AFVAL0	sim/proasic3.v	/^input AFVAL5, AFVAL4, AFVAL3, AFVAL2, AFVAL1, AFVAL0;$/;"	p
AFVAL0_int	sim/proasic3.v	/^wire AFVAL1_int, AFVAL0_int;$/;"	n
AFVAL1	sim/proasic3.v	/^input AFVAL5, AFVAL4, AFVAL3, AFVAL2, AFVAL1, AFVAL0;$/;"	p
AFVAL10	sim/proasic3.v	/^input AFVAL11, AFVAL10, AFVAL9, AFVAL8, AFVAL7, AFVAL6;$/;"	p
AFVAL10_int	sim/proasic3.v	/^wire AFVAL11, AFVAL10_int, AFVAL9_int, AFVAL8_int, AFVAL7_int;$/;"	n
AFVAL11	sim/proasic3.v	/^input AFVAL11, AFVAL10, AFVAL9, AFVAL8, AFVAL7, AFVAL6;$/;"	p
AFVAL11	sim/proasic3.v	/^wire AFVAL11, AFVAL10_int, AFVAL9_int, AFVAL8_int, AFVAL7_int;$/;"	n
AFVAL1_int	sim/proasic3.v	/^wire AFVAL1_int, AFVAL0_int;$/;"	n
AFVAL2	sim/proasic3.v	/^input AFVAL5, AFVAL4, AFVAL3, AFVAL2, AFVAL1, AFVAL0;$/;"	p
AFVAL2_int	sim/proasic3.v	/^wire AFVAL6_int, AFVAL5_int, AFVAL4_int, AFVAL3_int, AFVAL2_int;$/;"	n
AFVAL3	sim/proasic3.v	/^input AFVAL5, AFVAL4, AFVAL3, AFVAL2, AFVAL1, AFVAL0;$/;"	p
AFVAL3_int	sim/proasic3.v	/^wire AFVAL6_int, AFVAL5_int, AFVAL4_int, AFVAL3_int, AFVAL2_int;$/;"	n
AFVAL4	sim/proasic3.v	/^input AFVAL5, AFVAL4, AFVAL3, AFVAL2, AFVAL1, AFVAL0;$/;"	p
AFVAL4_int	sim/proasic3.v	/^wire AFVAL6_int, AFVAL5_int, AFVAL4_int, AFVAL3_int, AFVAL2_int;$/;"	n
AFVAL5	sim/proasic3.v	/^input AFVAL5, AFVAL4, AFVAL3, AFVAL2, AFVAL1, AFVAL0;$/;"	p
AFVAL5_int	sim/proasic3.v	/^wire AFVAL6_int, AFVAL5_int, AFVAL4_int, AFVAL3_int, AFVAL2_int;$/;"	n
AFVAL6	sim/proasic3.v	/^input AFVAL11, AFVAL10, AFVAL9, AFVAL8, AFVAL7, AFVAL6;$/;"	p
AFVAL6_int	sim/proasic3.v	/^wire AFVAL6_int, AFVAL5_int, AFVAL4_int, AFVAL3_int, AFVAL2_int;$/;"	n
AFVAL7	sim/proasic3.v	/^input AFVAL11, AFVAL10, AFVAL9, AFVAL8, AFVAL7, AFVAL6;$/;"	p
AFVAL7_int	sim/proasic3.v	/^wire AFVAL11, AFVAL10_int, AFVAL9_int, AFVAL8_int, AFVAL7_int;$/;"	n
AFVAL8	sim/proasic3.v	/^input AFVAL11, AFVAL10, AFVAL9, AFVAL8, AFVAL7, AFVAL6;$/;"	p
AFVAL8_int	sim/proasic3.v	/^wire AFVAL11, AFVAL10_int, AFVAL9_int, AFVAL8_int, AFVAL7_int;$/;"	n
AFVAL9	sim/proasic3.v	/^input AFVAL11, AFVAL10, AFVAL9, AFVAL8, AFVAL7, AFVAL6;$/;"	p
AFVAL9_int	sim/proasic3.v	/^wire AFVAL11, AFVAL10_int, AFVAL9_int, AFVAL8_int, AFVAL7_int;$/;"	n
AFVAL_hold	sim/proasic3.v	/^reg [11:0] AFVAL_hold = 0;$/;"	r
AFVAL_lastvalue	sim/proasic3.v	/^reg [11:0] AFVAL_lastvalue = 0;$/;"	r
AND2	sim/proasic3.v	/^module AND2(Y,A,B);$/;"	m
AND2A	sim/proasic3.v	/^module AND2A(Y,A,B);$/;"	m
AND2B	sim/proasic3.v	/^module AND2B(Y,A,B);$/;"	m
AND3	sim/proasic3.v	/^module AND3(Y,A,B,C);$/;"	m
AND3A	sim/proasic3.v	/^module AND3A(Y,A,B,C);$/;"	m
AND3B	sim/proasic3.v	/^module AND3B(Y,A,B,C);$/;"	m
AND3C	sim/proasic3.v	/^module AND3C(Y,A,B,C);$/;"	m
AO1	sim/proasic3.v	/^module AO1(Y,A,B,C);$/;"	m
AO12	sim/proasic3.v	/^module AO12(Y,A,B,C);$/;"	m
AO13	sim/proasic3.v	/^module AO13(Y,A,B,C);$/;"	m
AO14	sim/proasic3.v	/^module AO14(Y,A,B,C);$/;"	m
AO15	sim/proasic3.v	/^module AO15(Y,A,B,C);$/;"	m
AO16	sim/proasic3.v	/^module AO16(Y,A,B,C);$/;"	m
AO17	sim/proasic3.v	/^module AO17(Y,A,B,C);$/;"	m
AO18	sim/proasic3.v	/^module AO18(Y,A,B,C);$/;"	m
AO1A	sim/proasic3.v	/^module AO1A(Y,A,B,C);$/;"	m
AO1B	sim/proasic3.v	/^module AO1B(Y,A,B,C);$/;"	m
AO1C	sim/proasic3.v	/^module AO1C(Y,A,B,C);$/;"	m
AO1D	sim/proasic3.v	/^module AO1D(Y,A,B,C);$/;"	m
AO1E	sim/proasic3.v	/^module AO1E(Y,A,B,C);$/;"	m
AOI1	sim/proasic3.v	/^module AOI1(Y,A,B,C);$/;"	m
AOI1A	sim/proasic3.v	/^module AOI1A(Y,A,B,C);$/;"	m
AOI1B	sim/proasic3.v	/^module AOI1B(Y,A,B,C);$/;"	m
AOI1C	sim/proasic3.v	/^module AOI1C(Y,A,B,C);$/;"	m
AOI1D	sim/proasic3.v	/^module AOI1D(Y,A,B,C);$/;"	m
AOI5	sim/proasic3.v	/^module AOI5(Y,A,B,C);$/;"	m
AOUT	sim/proasic3.v	/^  reg             AOUT;$/;"	r
AOUT_CLKA_last_value	sim/proasic3.v	/^  reg        AOUT_CLKA_last_value;$/;"	r
AOUT_using_EXTFB	sim/proasic3.v	/^  reg        AOUT_using_EXTFB;$/;"	r
AX1	sim/proasic3.v	/^module AX1(Y,A,B,C);$/;"	m
AX1A	sim/proasic3.v	/^module AX1A(Y,A,B,C);$/;"	m
AX1B	sim/proasic3.v	/^module AX1B(Y,A,B,C);$/;"	m
AX1C	sim/proasic3.v	/^module AX1C(Y,A,B,C);$/;"	m
AX1D	sim/proasic3.v	/^module AX1D(Y,A,B,C);$/;"	m
AX1E	sim/proasic3.v	/^module AX1E(Y,A,B,C);$/;"	m
AXO1	sim/proasic3.v	/^module AXO1(Y,A,B,C);$/;"	m
AXO2	sim/proasic3.v	/^module AXO2(Y,A,B,C);$/;"	m
AXO3	sim/proasic3.v	/^module AXO3(Y,A,B,C);$/;"	m
AXO5	sim/proasic3.v	/^module AXO5(Y,A,B,C);$/;"	m
AXO6	sim/proasic3.v	/^module AXO6(Y,A,B,C);$/;"	m
AXO7	sim/proasic3.v	/^module AXO7(Y,A,B,C);$/;"	m
AXOI1	sim/proasic3.v	/^module AXOI1(Y,A,B,C);$/;"	m
AXOI2	sim/proasic3.v	/^module AXOI2(Y,A,B,C);$/;"	m
AXOI3	sim/proasic3.v	/^module AXOI3(Y,A,B,C);$/;"	m
AXOI4	sim/proasic3.v	/^module AXOI4(Y,A,B,C);$/;"	m
AXOI5	sim/proasic3.v	/^module AXOI5(Y,A,B,C);$/;"	m
AXOI7	sim/proasic3.v	/^module AXOI7(Y,A,B,C);$/;"	m
A_num_edges	sim/proasic3.v	/^  integer         A_num_edges;$/;"	r
Adc_clk	apes_top.v	/^output        Adc_clk;                 \/\/ ADC Clock input        $/;"	p
Adc_clk	dac_adc_top.v	/^output        Adc_clk;       \/\/ ADC Clk   $/;"	p
Adc_clk	tb_apes_top.v	/^          Adc_clk,                 \/\/ ADC Clock input            ( T9)$/;"	n
Adc_cs1	apes_top.v	/^output        Adc_cs1;                 \/\/ ADC Chip Select input 1  $/;"	p
Adc_cs1	dac_adc_top.v	/^output        Adc_cs1;       \/\/ ADC CS1    $/;"	p
Adc_cs1	tb_apes_top.v	/^          Adc_cs1,                 \/\/ ADC Chip Select input 1    (R11)$/;"	n
Adc_cs2	apes_top.v	/^output        Adc_cs2;                 \/\/ ADC Chip Select input 2   $/;"	p
Adc_cs2	dac_adc_top.v	/^output        Adc_cs2;       \/\/ ADC CS2   $/;"	p
Adc_cs2	tb_apes_top.v	/^          Adc_cs2,                 \/\/ ADC Chip Select input 2    (R10)$/;"	n
Adc_csn1	apes_adc.v	/^output        Adc_csn1;                 \/\/ ADC chip select$/;"	p
Adc_csn2	apes_adc.v	/^output        Adc_csn2;$/;"	p
Adc_din	apes_adc.v	/^output        Adc_din;                 \/\/ ADC data in (w.r.t. ADC)$/;"	p
Adc_dout	apes_adc.v	/^input         Adc_dout;                \/\/ ADC data out (w.r.t. ADC)$/;"	p
Adc_sclk	apes_adc.v	/^output        Adc_sclk;                \/\/ ADC clock out$/;"	p
Adc_sdi	apes_top.v	/^output        Adc_sdi;                 \/\/ ADC Serial Data input      $/;"	p
Adc_sdi	dac_adc_top.v	/^output        Adc_sdi;       \/\/ ADC SDI  $/;"	p
Adc_sdi	tb_apes_top.v	/^          Adc_sdi,                 \/\/ ADC Serial Data input      ( T8)$/;"	n
Adc_sdo	apes_top.v	/^input         Adc_sdo;                 \/\/ ADC Serial Data out     $/;"	p
Adc_sdo	dac_adc_top.v	/^input         Adc_sdo;       \/\/ ADC SDO    $/;"	p
Adc_sdo	tb_apes_top.v	/^        Adc_sdo,                 \/\/ ADC Serial Data out        $/;"	r
B	sim/proasic3.v	/^ input A,B,C;$/;"	p
B	sim/proasic3.v	/^ input A,B;$/;"	p
B	sim/proasic3.v	/^ input A,S,B;$/;"	p
B	sim/proasic3.v	/^ input C,A,B;$/;"	p
B	sim/proasic3.v	/^input A, B, SL;$/;"	p
BIBUF	sim/proasic3.v	/^module BIBUF(Y,D,E,PAD);$/;"	m
BIBUF_F_12	sim/proasic3.v	/^module BIBUF_F_12(Y,D,E,PAD);$/;"	m
BIBUF_F_12D	sim/proasic3.v	/^module BIBUF_F_12D(Y,D,E,PAD);$/;"	m
BIBUF_F_12U	sim/proasic3.v	/^module BIBUF_F_12U(Y,D,E,PAD);$/;"	m
BIBUF_F_16	sim/proasic3.v	/^module BIBUF_F_16(Y,D,E,PAD);$/;"	m
BIBUF_F_16D	sim/proasic3.v	/^module BIBUF_F_16D(Y,D,E,PAD);$/;"	m
BIBUF_F_16U	sim/proasic3.v	/^module BIBUF_F_16U(Y,D,E,PAD);$/;"	m
BIBUF_F_2	sim/proasic3.v	/^module BIBUF_F_2(Y,D,E,PAD);$/;"	m
BIBUF_F_24	sim/proasic3.v	/^module BIBUF_F_24(Y,D,E,PAD);$/;"	m
BIBUF_F_24D	sim/proasic3.v	/^module BIBUF_F_24D(Y,D,E,PAD);$/;"	m
BIBUF_F_24U	sim/proasic3.v	/^module BIBUF_F_24U(Y,D,E,PAD);$/;"	m
BIBUF_F_2D	sim/proasic3.v	/^module BIBUF_F_2D(Y,D,E,PAD);$/;"	m
BIBUF_F_2U	sim/proasic3.v	/^module BIBUF_F_2U(Y,D,E,PAD);$/;"	m
BIBUF_F_4	sim/proasic3.v	/^module BIBUF_F_4(Y,D,E,PAD);$/;"	m
BIBUF_F_4D	sim/proasic3.v	/^module BIBUF_F_4D(Y,D,E,PAD);$/;"	m
BIBUF_F_4U	sim/proasic3.v	/^module BIBUF_F_4U(Y,D,E,PAD);$/;"	m
BIBUF_F_6	sim/proasic3.v	/^module BIBUF_F_6(Y,D,E,PAD);$/;"	m
BIBUF_F_6D	sim/proasic3.v	/^module BIBUF_F_6D(Y,D,E,PAD);$/;"	m
BIBUF_F_6U	sim/proasic3.v	/^module BIBUF_F_6U(Y,D,E,PAD);$/;"	m
BIBUF_F_8	sim/proasic3.v	/^module BIBUF_F_8(Y,D,E,PAD);$/;"	m
BIBUF_F_8D	sim/proasic3.v	/^module BIBUF_F_8D(Y,D,E,PAD);$/;"	m
BIBUF_F_8U	sim/proasic3.v	/^module BIBUF_F_8U(Y,D,E,PAD);$/;"	m
BIBUF_LVCMOS15	sim/proasic3.v	/^module BIBUF_LVCMOS15(Y,D,E,PAD);$/;"	m
BIBUF_LVCMOS15D	sim/proasic3.v	/^module BIBUF_LVCMOS15D(Y,D,E,PAD);$/;"	m
BIBUF_LVCMOS15U	sim/proasic3.v	/^module BIBUF_LVCMOS15U(Y,D,E,PAD);$/;"	m
BIBUF_LVCMOS18	sim/proasic3.v	/^module BIBUF_LVCMOS18(Y,D,E,PAD);$/;"	m
BIBUF_LVCMOS18D	sim/proasic3.v	/^module BIBUF_LVCMOS18D(Y,D,E,PAD);$/;"	m
BIBUF_LVCMOS18U	sim/proasic3.v	/^module BIBUF_LVCMOS18U(Y,D,E,PAD);$/;"	m
BIBUF_LVCMOS25	sim/proasic3.v	/^module BIBUF_LVCMOS25(Y,D,E,PAD);$/;"	m
BIBUF_LVCMOS25D	sim/proasic3.v	/^module BIBUF_LVCMOS25D(Y,D,E,PAD);$/;"	m
BIBUF_LVCMOS25U	sim/proasic3.v	/^module BIBUF_LVCMOS25U(Y,D,E,PAD);$/;"	m
BIBUF_LVCMOS33	sim/proasic3.v	/^module BIBUF_LVCMOS33(Y,D,E,PAD);$/;"	m
BIBUF_LVCMOS33D	sim/proasic3.v	/^module BIBUF_LVCMOS33D(Y,D,E,PAD);$/;"	m
BIBUF_LVCMOS33U	sim/proasic3.v	/^module BIBUF_LVCMOS33U(Y,D,E,PAD);$/;"	m
BIBUF_LVCMOS5	sim/proasic3.v	/^module BIBUF_LVCMOS5(Y,D,E,PAD);$/;"	m
BIBUF_LVCMOS5D	sim/proasic3.v	/^module BIBUF_LVCMOS5D(Y,D,E,PAD);$/;"	m
BIBUF_LVCMOS5U	sim/proasic3.v	/^module BIBUF_LVCMOS5U(Y,D,E,PAD);$/;"	m
BIBUF_LVDS	sim/proasic3.v	/^module BIBUF_LVDS(Y,PADP,PADN,D,E);$/;"	m
BIBUF_PCI	sim/proasic3.v	/^module BIBUF_PCI(Y,D,E,PAD);$/;"	m
BIBUF_PCIX	sim/proasic3.v	/^module BIBUF_PCIX(Y,D,E,PAD);$/;"	m
BIBUF_S_12	sim/proasic3.v	/^module BIBUF_S_12(Y,D,E,PAD);$/;"	m
BIBUF_S_12D	sim/proasic3.v	/^module BIBUF_S_12D(Y,D,E,PAD);$/;"	m
BIBUF_S_12U	sim/proasic3.v	/^module BIBUF_S_12U(Y,D,E,PAD);$/;"	m
BIBUF_S_16	sim/proasic3.v	/^module BIBUF_S_16(Y,D,E,PAD);$/;"	m
BIBUF_S_16D	sim/proasic3.v	/^module BIBUF_S_16D(Y,D,E,PAD);$/;"	m
BIBUF_S_16U	sim/proasic3.v	/^module BIBUF_S_16U(Y,D,E,PAD);$/;"	m
BIBUF_S_2	sim/proasic3.v	/^module BIBUF_S_2(Y,D,E,PAD);$/;"	m
BIBUF_S_24	sim/proasic3.v	/^module BIBUF_S_24(Y,D,E,PAD);$/;"	m
BIBUF_S_24D	sim/proasic3.v	/^module BIBUF_S_24D(Y,D,E,PAD);$/;"	m
BIBUF_S_24U	sim/proasic3.v	/^module BIBUF_S_24U(Y,D,E,PAD);$/;"	m
BIBUF_S_2D	sim/proasic3.v	/^module BIBUF_S_2D(Y,D,E,PAD);$/;"	m
BIBUF_S_2U	sim/proasic3.v	/^module BIBUF_S_2U(Y,D,E,PAD);$/;"	m
BIBUF_S_4	sim/proasic3.v	/^module BIBUF_S_4(Y,D,E,PAD);$/;"	m
BIBUF_S_4D	sim/proasic3.v	/^module BIBUF_S_4D(Y,D,E,PAD);$/;"	m
BIBUF_S_4U	sim/proasic3.v	/^module BIBUF_S_4U(Y,D,E,PAD);$/;"	m
BIBUF_S_6	sim/proasic3.v	/^module BIBUF_S_6(Y,D,E,PAD);$/;"	m
BIBUF_S_6D	sim/proasic3.v	/^module BIBUF_S_6D(Y,D,E,PAD);$/;"	m
BIBUF_S_6U	sim/proasic3.v	/^module BIBUF_S_6U(Y,D,E,PAD);$/;"	m
BIBUF_S_8	sim/proasic3.v	/^module BIBUF_S_8(Y,D,E,PAD);$/;"	m
BIBUF_S_8D	sim/proasic3.v	/^module BIBUF_S_8D(Y,D,E,PAD);$/;"	m
BIBUF_S_8U	sim/proasic3.v	/^module BIBUF_S_8U(Y,D,E,PAD);$/;"	m
BIT_RADDR	sim/proasic3.v	/^integer BIT_RADDR;$/;"	r
BIT_WADDR	sim/proasic3.v	/^integer BIT_WADDR;$/;"	r
BLKA	sim/proasic3.v	/^input WIDTHA1, WIDTHA0, PIPEA, WMODEA, BLKA, WENA, CLKA;$/;"	p
BLKA_ADDR	sim/proasic3.v	/^`define BLKA_ADDR      {ADDRA11_int,ADDRA10_int,ADDRA9_int,ADDRA8_int,ADDRA7_int,ADDRA6_int,ADDRA5_int,ADDRA4_int,ADDRA3_int,ADDRA2_int,ADDRA1_int,ADDRA0_int}$/;"	c
BLKA_EN	sim/proasic3.v	/^wire BLKA_EN;$/;"	n
BLKA_WEN	sim/proasic3.v	/^wire BLKA_WEN;$/;"	n
BLKA_WIDTH_CFG	sim/proasic3.v	/^`define BLKA_WIDTH_CFG {WIDTHA1,WIDTHA0}$/;"	c
BLKA_int	sim/proasic3.v	/^wire BLKA_int, BLKB_int, RESET_int,  PIPEA_int, PIPEB_int;$/;"	n
BLKA_lat	sim/proasic3.v	/^reg  BLKA_lat, BLKB_lat;$/;"	r
BLKB	sim/proasic3.v	/^input WIDTHB1, WIDTHB0, PIPEB, WMODEB, BLKB, WENB, CLKB, RESET;$/;"	p
BLKB_ADDR	sim/proasic3.v	/^`define BLKB_ADDR      {ADDRB11_int,ADDRB10_int,ADDRB9_int,ADDRB8_int,ADDRB7_int,ADDRB6_int,ADDRB5_int,ADDRB4_int,ADDRB3_int,ADDRB2_int,ADDRB1_int,ADDRB0_int}$/;"	c
BLKB_EN	sim/proasic3.v	/^wire BLKB_EN;$/;"	n
BLKB_WEN	sim/proasic3.v	/^wire BLKB_WEN;$/;"	n
BLKB_WIDTH_CFG	sim/proasic3.v	/^`define BLKB_WIDTH_CFG {WIDTHB1,WIDTHB0}$/;"	c
BLKB_int	sim/proasic3.v	/^wire BLKA_int, BLKB_int, RESET_int,  PIPEA_int, PIPEB_int;$/;"	n
BLKB_lat	sim/proasic3.v	/^reg  BLKA_lat, BLKB_lat;$/;"	r
BOUT	sim/proasic3.v	/^  reg             BOUT;$/;"	r
BOUT_CLKB_last_value	sim/proasic3.v	/^  reg        BOUT_CLKB_last_value;$/;"	r
BUFD	sim/proasic3.v	/^module BUFD(Y,A);$/;"	m
BUFF	sim/proasic3.v	/^module BUFF(Y,A);$/;"	m
BYP0_CLK_GL	sim/proasic3.v	/^  parameter       BYP0_CLK_GL    =  200; \/\/ Instrinsic delay for CLKDLY bypass mode$/;"	c
BYP_MUX_DELAY	sim/proasic3.v	/^  parameter       BYP_MUX_DELAY  =   40; \/\/ Bypass MUX intrinsic delay, not used for Ys$/;"	c
B_num_edges	sim/proasic3.v	/^  integer         B_num_edges;$/;"	r
Bypass	sim/proasic3.v	/^`define Bypass            8'hff$/;"	c
C	sim/proasic3.v	/^ input A,B,C;$/;"	p
C	sim/proasic3.v	/^ input C,A,B;$/;"	p
C	sim/proasic3.v	/^wire [ 79 : 0 ] C;$/;"	n
CLK	sim/proasic3.v	/^  input  CLK, DLYGL0, DLYGL1, DLYGL2, DLYGL3, DLYGL4;$/;"	p
CLK	sim/proasic3.v	/^  input  CLK, DLYGL0, DLYGL1, DLYGL2,DLYGL3,DLYGL4;$/;"	p
CLK	sim/proasic3.v	/^  input  D, CLK, E, CLR, PRE;$/;"	p
CLK	sim/proasic3.v	/^ input D,CLK,CLR,E,YIN;$/;"	p
CLK	sim/proasic3.v	/^ input D,CLK,CLR,E;$/;"	p
CLK	sim/proasic3.v	/^ input D,CLK,PRE,E,YIN;$/;"	p
CLK	sim/proasic3.v	/^ input D,CLK,PRE,E;$/;"	p
CLK	sim/proasic3.v	/^ input D,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input D,CLR,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input D,CLR,E,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input D,CLR,E,YIN,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input D,E,CLK,CLR,YIN;$/;"	p
CLK	sim/proasic3.v	/^ input D,E,CLK,PRE,YIN;$/;"	p
CLK	sim/proasic3.v	/^ input D,E,CLK,YIN;$/;"	p
CLK	sim/proasic3.v	/^ input D,E,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input D,E,CLR,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input D,E,CLR,YIN,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input D,E,PRE,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input D,E,PRE,YIN,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input D,E,YIN,CLK,CLR;$/;"	p
CLK	sim/proasic3.v	/^ input D,E,YIN,CLK,PRE;$/;"	p
CLK	sim/proasic3.v	/^ input D,E,YIN,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input D,PRE,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input D,PRE,CLR,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input D,PRE,E,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input D,PRE,E,YIN,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input D,YIN,E,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input E,CLK,D;$/;"	p
CLK	sim/proasic3.v	/^ input E,D,CLK,CLR,YIN;$/;"	p
CLK	sim/proasic3.v	/^ input E,D,CLK,PRE,YIN;$/;"	p
CLK	sim/proasic3.v	/^ input E,D,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input E,D,CLR,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input E,D,CLR,YIN,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input E,D,PRE,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input E,D,PRE,YIN,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input E,D,YIN,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input YIN,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input YIN,CLR,CLK;$/;"	p
CLK	sim/proasic3.v	/^ input YIN,D,CLK,E;$/;"	p
CLK	sim/proasic3.v	/^ input YIN,PRE,CLK;$/;"	p
CLK	sim/proasic3.v	/^input     ADDR6, ADDR5, ADDR4, ADDR3, ADDR2, ADDR1, ADDR0, CLK;$/;"	p
CLK	sim/proasic3.v	/^input CLK,CLR,DR,DF;$/;"	p
CLK	sim/proasic3.v	/^input D, CLR, CLK;$/;"	p
CLKA	sim/proasic3.v	/^  input  POWERDOWN, EXTFB, CLKA;$/;"	p
CLKA	sim/proasic3.v	/^  input  POWERDOWN, EXTFB, INTFB, CLKA;$/;"	p
CLKA	sim/proasic3.v	/^input CLKA;$/;"	p
CLKA	sim/proasic3.v	/^input WIDTHA1, WIDTHA0, PIPEA, WMODEA, BLKA, WENA, CLKA;$/;"	p
CLKA2X	sim/proasic3.v	/^  reg             CLKA2X;$/;"	r
CLKA2X_CLKA_period	sim/proasic3.v	/^  time            CLKA2X_CLKA_period;$/;"	r
CLKA2X_CLKA_re	sim/proasic3.v	/^  time            CLKA2X_CLKA_re;$/;"	r
CLKA_2_GLA_bypass0_dly	sim/proasic3.v	/^  time       CLKA_2_GLA_bypass0_dly;$/;"	r
CLKA_2_GLA_bypass1_dly	sim/proasic3.v	/^  time       CLKA_2_GLA_bypass1_dly;$/;"	r
CLKA_2_GLA_dly	sim/proasic3.v	/^  time       CLKA_2_GLA_dly;$/;"	r
CLKA_2_GLB_dly	sim/proasic3.v	/^  time       CLKA_2_GLB_dly;$/;"	r
CLKA_2_GLC_dly	sim/proasic3.v	/^  time       CLKA_2_GLC_dly;$/;"	r
CLKA_2_LOCK_dly	sim/proasic3.v	/^  time       CLKA_2_LOCK_dly;$/;"	r
CLKA_2_YB_dly	sim/proasic3.v	/^  time       CLKA_2_YB_dly;$/;"	r
CLKA_2_YC_dly	sim/proasic3.v	/^  time       CLKA_2_YC_dly;$/;"	r
CLKA_TO_REF_DELAY	sim/proasic3.v	/^  parameter       CLKA_TO_REF_DELAY   =  395;$/;"	c
CLKA_int	sim/proasic3.v	/^wire CLKA_int, CLKB_int;$/;"	n
CLKA_ipd	sim/proasic3.v	/^    wire       CLKA_ipd;$/;"	n
CLKA_ipd	sim/proasic3.v	/^  wire       CLKA_ipd;$/;"	n
CLKA_ipd	sim/proasic3.v	/^  wire    CLKA_ipd;$/;"	n
CLKA_ipd	sim/proasic3.v	/^wire CLKA_ipd;$/;"	n
CLKA_ipd_last_value	sim/proasic3.v	/^  reg        CLKA_ipd_last_value;$/;"	r
CLKA_num_re_stable	sim/proasic3.v	/^  integer    CLKA_num_re_stable;$/;"	r
CLKA_period	sim/proasic3.v	/^  time            CLKA_period;$/;"	r
CLKA_period_stable	sim/proasic3.v	/^  reg        CLKA_period_stable;$/;"	r
CLKA_rd_fe	sim/proasic3.v	/^time CLKA_wr_fe, CLKA_rd_fe;$/;"	r
CLKA_rd_re	sim/proasic3.v	/^time CLKA_wr_re, CLKA_rd_re;$/;"	r
CLKA_re	sim/proasic3.v	/^  time            CLKA_re;$/;"	r
CLKA_to_VCO0_delay	sim/proasic3.v	/^  time       CLKA_to_VCO0_delay;$/;"	r
CLKA_wr_fe	sim/proasic3.v	/^time CLKA_wr_fe, CLKA_rd_fe;$/;"	r
CLKA_wr_re	sim/proasic3.v	/^time CLKA_wr_re, CLKA_rd_re;$/;"	r
CLKB	sim/proasic3.v	/^  input  CLKB;$/;"	p
CLKB	sim/proasic3.v	/^input CLKB;$/;"	p
CLKB	sim/proasic3.v	/^input WIDTHB1, WIDTHB0, PIPEB, WMODEB, BLKB, WENB, CLKB, RESET;$/;"	p
CLKB2X	sim/proasic3.v	/^  reg             CLKB2X;$/;"	r
CLKB2X_CLKB_period	sim/proasic3.v	/^  time            CLKB2X_CLKB_period;$/;"	r
CLKB2X_CLKB_re	sim/proasic3.v	/^  time            CLKB2X_CLKB_re;$/;"	r
CLKBIBUF	sim/proasic3.v	/^module CLKBIBUF(Y,D,E,PAD);$/;"	m
CLKBUF	sim/proasic3.v	/^module CLKBUF(Y,PAD);$/;"	m
CLKBUF_LVCMOS15	sim/proasic3.v	/^module CLKBUF_LVCMOS15(Y,PAD);$/;"	m
CLKBUF_LVCMOS18	sim/proasic3.v	/^module CLKBUF_LVCMOS18(Y,PAD);$/;"	m
CLKBUF_LVCMOS25	sim/proasic3.v	/^module CLKBUF_LVCMOS25(Y,PAD);$/;"	m
CLKBUF_LVCMOS33	sim/proasic3.v	/^module CLKBUF_LVCMOS33(Y,PAD);$/;"	m
CLKBUF_LVCMOS5	sim/proasic3.v	/^module CLKBUF_LVCMOS5(Y,PAD);$/;"	m
CLKBUF_LVDS	sim/proasic3.v	/^module CLKBUF_LVDS (PADP,PADN,Y);$/;"	m
CLKBUF_LVPECL	sim/proasic3.v	/^module CLKBUF_LVPECL (PADP,PADN,Y);$/;"	m
CLKBUF_PCI	sim/proasic3.v	/^module CLKBUF_PCI(Y,PAD);$/;"	m
CLKBUF_PCIX	sim/proasic3.v	/^module CLKBUF_PCIX(Y,PAD);$/;"	m
CLKB_2_GLB_bypass0_dly	sim/proasic3.v	/^  time       CLKB_2_GLB_bypass0_dly;$/;"	r
CLKB_2_GLB_bypass1_dly	sim/proasic3.v	/^  time       CLKB_2_GLB_bypass1_dly;$/;"	r
CLKB_2_YB_bypass1_dly	sim/proasic3.v	/^  time       CLKB_2_YB_bypass1_dly;$/;"	r
CLKB_int	sim/proasic3.v	/^wire CLKA_int, CLKB_int;$/;"	n
CLKB_ipd	sim/proasic3.v	/^  wire       CLKB_ipd;$/;"	n
CLKB_ipd	sim/proasic3.v	/^wire CLKB_ipd;$/;"	n
CLKB_rd_fe	sim/proasic3.v	/^time CLKB_wr_fe, CLKB_rd_fe;$/;"	r
CLKB_rd_re	sim/proasic3.v	/^time CLKB_wr_re, CLKB_rd_re;$/;"	r
CLKB_wr_fe	sim/proasic3.v	/^time CLKB_wr_fe, CLKB_rd_fe;$/;"	r
CLKB_wr_re	sim/proasic3.v	/^time CLKB_wr_re, CLKB_rd_re;$/;"	r
CLKC	sim/proasic3.v	/^  input  CLKC;$/;"	p
CLKC	sim/proasic3.v	/^input CLKC;$/;"	p
CLKC2X	sim/proasic3.v	/^  reg             CLKC2X;$/;"	r
CLKC2X_CLKC_period	sim/proasic3.v	/^  time            CLKC2X_CLKC_period;$/;"	r
CLKC2X_CLKC_re	sim/proasic3.v	/^  time            CLKC2X_CLKC_re;$/;"	r
CLKC_2_GLC_bypass0_dly	sim/proasic3.v	/^  time       CLKC_2_GLC_bypass0_dly;$/;"	r
CLKC_2_GLC_bypass1_dly	sim/proasic3.v	/^  time       CLKC_2_GLC_bypass1_dly;$/;"	r
CLKC_2_YC_bypass1_dly	sim/proasic3.v	/^  time       CLKC_2_YC_bypass1_dly;$/;"	r
CLKC_ipd	sim/proasic3.v	/^  wire       CLKC_ipd;$/;"	n
CLKC_ipd	sim/proasic3.v	/^wire CLKC_ipd;$/;"	n
CLKDLY	sim/proasic3.v	/^module CLKDLY ($/;"	m
CLKDLYINT	sim/proasic3.v	/^module CLKDLYINT ($/;"	m
CLKDLYIO	sim/proasic3.v	/^module CLKDLYIO ($/;"	m
CLKINT	sim/proasic3.v	/^module CLKINT(Y,A);$/;"	m
CLKIO	sim/proasic3.v	/^module CLKIO(Y,A);$/;"	m
CLK_ipd	sim/proasic3.v	/^  wire            CLK_ipd;$/;"	n
CLK_ipd_delayed	sim/proasic3.v	/^  reg             CLK_ipd_delayed;$/;"	r
CLR	sim/proasic3.v	/^  input  D, CLK, E, CLR, PRE;$/;"	p
CLR	sim/proasic3.v	/^ input D,CLK,CLR,E,YIN;$/;"	p
CLR	sim/proasic3.v	/^ input D,CLK,CLR,E;$/;"	p
CLR	sim/proasic3.v	/^ input D,CLR,CLK;$/;"	p
CLR	sim/proasic3.v	/^ input D,CLR,E,CLK;$/;"	p
CLR	sim/proasic3.v	/^ input D,CLR,E,YIN,CLK;$/;"	p
CLR	sim/proasic3.v	/^ input D,CLR,G;$/;"	p
CLR	sim/proasic3.v	/^ input D,E,CLK,CLR,YIN;$/;"	p
CLR	sim/proasic3.v	/^ input D,E,CLR,CLK;$/;"	p
CLR	sim/proasic3.v	/^ input D,E,CLR,OCE,OCLK;$/;"	p
CLR	sim/proasic3.v	/^ input D,E,CLR,OCLK;$/;"	p
CLR	sim/proasic3.v	/^ input D,E,CLR,YIN,CLK;$/;"	p
CLR	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN,ICLK,ICE;$/;"	p
CLR	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN,ICLK;$/;"	p
CLR	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN;$/;"	p
CLR	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN,ICLK,ICE;$/;"	p
CLR	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN,ICLK;$/;"	p
CLR	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN;$/;"	p
CLR	sim/proasic3.v	/^ input D,E,YIN,CLK,CLR;$/;"	p
CLR	sim/proasic3.v	/^ input D,E,YIN,ICLK,CLR,ICE;$/;"	p
CLR	sim/proasic3.v	/^ input D,E,YIN,ICLK,CLR;$/;"	p
CLR	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN,ICLK,ICE;$/;"	p
CLR	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN,ICLK;$/;"	p
CLR	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN;$/;"	p
CLR	sim/proasic3.v	/^ input D,OCLK,CLR,E;$/;"	p
CLR	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN,ICLK,ICE;$/;"	p
CLR	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN,ICLK;$/;"	p
CLR	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN;$/;"	p
CLR	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E;$/;"	p
CLR	sim/proasic3.v	/^ input D,PRE,CLR,CLK;$/;"	p
CLR	sim/proasic3.v	/^ input D,PRE,CLR,G;$/;"	p
CLR	sim/proasic3.v	/^ input E,D,CLK,CLR,YIN;$/;"	p
CLR	sim/proasic3.v	/^ input E,D,CLR,CLK;$/;"	p
CLR	sim/proasic3.v	/^ input E,D,CLR,OCE,OCLK;$/;"	p
CLR	sim/proasic3.v	/^ input E,D,CLR,OCLK;$/;"	p
CLR	sim/proasic3.v	/^ input E,D,CLR,YIN,CLK;$/;"	p
CLR	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN,ICLK,ICE;$/;"	p
CLR	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN,ICLK;$/;"	p
CLR	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN;$/;"	p
CLR	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN,ICLK,ICE;$/;"	p
CLR	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN,ICLK;$/;"	p
CLR	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN;$/;"	p
CLR	sim/proasic3.v	/^ input YIN,CLR,CLK;$/;"	p
CLR	sim/proasic3.v	/^ input YIN,CLR,ICE,ICLK;$/;"	p
CLR	sim/proasic3.v	/^ input YIN,CLR,ICLK;$/;"	p
CLR	sim/proasic3.v	/^input CLK,CLR,DR,DF;$/;"	p
CLR	sim/proasic3.v	/^input D, CLR, CLK;$/;"	p
CLR	sim/proasic3.v	/^input D, CLR, E, ICLK, YIN;$/;"	p
CLR	sim/proasic3.v	/^input DR, DF, CLR, E, OCLK, YIN;$/;"	p
CLR	sim/proasic3.v	/^input E,OCLK,CLR,DR,DF,YIN,ICLK;$/;"	p
CLR	sim/proasic3.v	/^input E,OCLK,CLR,DR,DF;$/;"	p
CLR	sim/proasic3.v	/^input YIN, CLR, ICLK;$/;"	p
CLR	sim/proasic3.v	/^input YIN,E,OCLK,CLR,DR,DF,ICLK;$/;"	p
COUT	sim/proasic3.v	/^  reg             COUT;$/;"	r
COUT_CLKC_last_value	sim/proasic3.v	/^  reg        COUT_CLKC_last_value;$/;"	r
CP	sim/proasic3.v	/^            CP,                                  \/\/ Clock.$/;"	p
CP	sim/proasic3.v	/^           CP,                                  \/\/ Clock.$/;"	p
CP	sim/proasic3.v	/^           D, CP, RB;$/;"	p
CSn	sim/adc128s102.v	/^              CSn,                     \/\/ Chip Select not$/;"	p
CTRL_ENn	apes_dac.v	/^  Dac_clk, Dac_dat, CTRL_ENn, $/;"	c
CTRL_ENn	apes_dac.v	/^output        CTRL_ENn;                \/\/ DAC Data$/;"	p
CTRL_ENn	apes_dac1.v	/^  Dac_clk, Dac_dat, CTRL_ENn, $/;"	c
CTRL_ENn	apes_dac1.v	/^output        CTRL_ENn;                \/\/ DAC Data$/;"	p
C_num_edges	sim/proasic3.v	/^  integer         C_num_edges;$/;"	r
Capture_DR	sim/proasic3.v	/^`define Capture_DR        4'h6$/;"	c
Capture_IR	sim/proasic3.v	/^`define Capture_IR        4'he$/;"	c
Cnt_Data	apes_top.v	/^output        Cnt_Data;              \/\/ Count Data output        $/;"	p
Cnt_Data	rocket_readout.v	/^output        Cnt_Data;    $/;"	p
Cnt_Data	tb_apes_top.v	/^          Cnt_Data,                \/\/ Serial Data output 1       (A14)$/;"	n
Cnt_Gtclk	apes_top.v	/^input         Cnt_Gtclk;             \/\/ Count Gated Clock               $/;"	p
Cnt_Gtclk	rocket_readout.v	/^input         Cnt_Gtclk;       $/;"	p
Cnt_Gtclk	tb_apes_top.v	/^        Cnt_Gtclk,                \/\/ Gated Clock 1              $/;"	r
Cnt_Invload	apes_top.v	/^input         Cnt_Invload;           \/\/ Count Inverted Load             $/;"	p
Cnt_Invload	rocket_readout.v	/^input         Cnt_Invload;     $/;"	p
Cnt_Invload	tb_apes_top.v	/^        Cnt_Invload,             \/\/ Inverted Load 1            $/;"	r
Counts	apes_top.v	/^wire [9:0]  Counts[51:0];$/;"	n
Counts	pulse_counters.v	/^output [9:0]  Counts[51:0];$/;"	p
Counts	rocket_readout.v	/^input  [9:0]  Counts[51:0];$/;"	p
D	sim/proasic3.v	/^           D, CP, RB;$/;"	p
D	sim/proasic3.v	/^  input  D, CLK, E, CLR, PRE;$/;"	p
D	sim/proasic3.v	/^ input D,CLK,CLR,E,YIN;$/;"	p
D	sim/proasic3.v	/^ input D,CLK,CLR,E;$/;"	p
D	sim/proasic3.v	/^ input D,CLK,PRE,E,YIN;$/;"	p
D	sim/proasic3.v	/^ input D,CLK,PRE,E;$/;"	p
D	sim/proasic3.v	/^ input D,CLK;$/;"	p
D	sim/proasic3.v	/^ input D,CLR,CLK;$/;"	p
D	sim/proasic3.v	/^ input D,CLR,E,CLK;$/;"	p
D	sim/proasic3.v	/^ input D,CLR,E,YIN,CLK;$/;"	p
D	sim/proasic3.v	/^ input D,CLR,G;$/;"	p
D	sim/proasic3.v	/^ input D,E,CLK,CLR,YIN;$/;"	p
D	sim/proasic3.v	/^ input D,E,CLK,PRE,YIN;$/;"	p
D	sim/proasic3.v	/^ input D,E,CLK,YIN;$/;"	p
D	sim/proasic3.v	/^ input D,E,CLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,CLR,CLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,CLR,OCE,OCLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,CLR,OCLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,CLR,YIN,CLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,N2PIN;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCE,OCLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK,OCE,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK,OCE,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK,YIN;$/;"	p
D	sim/proasic3.v	/^ input D,E,OCLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,PRE,CLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,PRE,OCE,OCLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,PRE,OCLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,PRE,YIN,CLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,YIN,CLK,CLR;$/;"	p
D	sim/proasic3.v	/^ input D,E,YIN,CLK,PRE;$/;"	p
D	sim/proasic3.v	/^ input D,E,YIN,CLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,YIN,ICLK,CLR,ICE;$/;"	p
D	sim/proasic3.v	/^ input D,E,YIN,ICLK,CLR;$/;"	p
D	sim/proasic3.v	/^ input D,E,YIN,ICLK,ICE,PRE;$/;"	p
D	sim/proasic3.v	/^ input D,E,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input D,E,YIN,ICLK,PRE;$/;"	p
D	sim/proasic3.v	/^ input D,E,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input D,E,YIN;$/;"	p
D	sim/proasic3.v	/^ input D,E;$/;"	p
D	sim/proasic3.v	/^ input D,G;$/;"	p
D	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN;$/;"	p
D	sim/proasic3.v	/^ input D,OCLK,CLR,E;$/;"	p
D	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN;$/;"	p
D	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E;$/;"	p
D	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN;$/;"	p
D	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E;$/;"	p
D	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN;$/;"	p
D	sim/proasic3.v	/^ input D,OCLK,PRE,E;$/;"	p
D	sim/proasic3.v	/^ input D,PRE,CLK;$/;"	p
D	sim/proasic3.v	/^ input D,PRE,CLR,CLK;$/;"	p
D	sim/proasic3.v	/^ input D,PRE,CLR,G;$/;"	p
D	sim/proasic3.v	/^ input D,PRE,E,CLK;$/;"	p
D	sim/proasic3.v	/^ input D,PRE,E,YIN,CLK;$/;"	p
D	sim/proasic3.v	/^ input D,PRE,G;$/;"	p
D	sim/proasic3.v	/^ input D,YIN,E,CLK;$/;"	p
D	sim/proasic3.v	/^ input D,YIN,E,OCLK,OCE;$/;"	p
D	sim/proasic3.v	/^ input D,YIN,E,OCLK;$/;"	p
D	sim/proasic3.v	/^ input D;$/;"	p
D	sim/proasic3.v	/^ input E,CLK,D;$/;"	p
D	sim/proasic3.v	/^ input E,D,CLK,CLR,YIN;$/;"	p
D	sim/proasic3.v	/^ input E,D,CLK,PRE,YIN;$/;"	p
D	sim/proasic3.v	/^ input E,D,CLK;$/;"	p
D	sim/proasic3.v	/^ input E,D,CLR,CLK;$/;"	p
D	sim/proasic3.v	/^ input E,D,CLR,OCE,OCLK;$/;"	p
D	sim/proasic3.v	/^ input E,D,CLR,OCLK;$/;"	p
D	sim/proasic3.v	/^ input E,D,CLR,YIN,CLK;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCE,OCLK;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCLK,OCE,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCLK,OCE,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCLK,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCLK,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input E,D,OCLK;$/;"	p
D	sim/proasic3.v	/^ input E,D,PRE,CLK;$/;"	p
D	sim/proasic3.v	/^ input E,D,PRE,OCE,OCLK;$/;"	p
D	sim/proasic3.v	/^ input E,D,PRE,OCLK;$/;"	p
D	sim/proasic3.v	/^ input E,D,PRE,YIN,CLK;$/;"	p
D	sim/proasic3.v	/^ input E,D,YIN,CLK;$/;"	p
D	sim/proasic3.v	/^ input E,OCLK,D,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input E,OCLK,D,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input E,OCLK,D;$/;"	p
D	sim/proasic3.v	/^ input E,OCLK,OCE,D,YIN,ICLK,ICE;$/;"	p
D	sim/proasic3.v	/^ input E,OCLK,OCE,D,YIN,ICLK;$/;"	p
D	sim/proasic3.v	/^ input E,OCLK,OCE,D;$/;"	p
D	sim/proasic3.v	/^ input E,YIN,D,OCLK,OCE;$/;"	p
D	sim/proasic3.v	/^ input YIN,D,CLK,E;$/;"	p
D	sim/proasic3.v	/^ input YIN,D,OCLK,E;$/;"	p
D	sim/proasic3.v	/^ input YIN,D,OCLK,OCE,E;$/;"	p
D	sim/proasic3.v	/^input   D;$/;"	p
D	sim/proasic3.v	/^input  D, E;$/;"	p
D	sim/proasic3.v	/^input D, CLR, CLK;$/;"	p
D	sim/proasic3.v	/^input D, CLR, E, ICLK, YIN;$/;"	p
D0	sim/proasic3.v	/^input D0, D1, D2, DB, S00, S01, S11;$/;"	p
D0	sim/proasic3.v	/^input D0, D2,  D3, DB, S01, S11;$/;"	p
D0	sim/proasic3.v	/^input D0,D1,DB,D3,S00,S01,S11;$/;"	p
D0	sim/proasic3.v	/^input D0,D1,DB,D3,S01,S10,S11;$/;"	p
D0	sim/proasic3.v	/^input D0,DB, D3,S01,S11;$/;"	p
D1	sim/proasic3.v	/^input D0, D1, D2, DB, S00, S01, S11;$/;"	p
D1	sim/proasic3.v	/^input D0,D1,DB,D3,S00,S01,S11;$/;"	p
D1	sim/proasic3.v	/^input D0,D1,DB,D3,S01,S10,S11;$/;"	p
D1	sim/proasic3.v	/^input DB, D1, D2, D3, S01,S10, S11;$/;"	p
D1	sim/proasic3.v	/^input DB,D1,D3,S01,S10,S11;$/;"	p
D2	sim/proasic3.v	/^input D0, D1, D2, DB, S00, S01, S11;$/;"	p
D2	sim/proasic3.v	/^input D0, D2,  D3, DB, S01, S11;$/;"	p
D2	sim/proasic3.v	/^input DB, D1, D2, D3, S01,S10, S11;$/;"	p
D3	sim/proasic3.v	/^input D0, D2,  D3, DB, S01, S11;$/;"	p
D3	sim/proasic3.v	/^input D0,D1,DB,D3,S00,S01,S11;$/;"	p
D3	sim/proasic3.v	/^input D0,D1,DB,D3,S01,S10,S11;$/;"	p
D3	sim/proasic3.v	/^input D0,DB, D3,S01,S11;$/;"	p
D3	sim/proasic3.v	/^input DB, D1, D2, D3, S01,S10, S11;$/;"	p
D3	sim/proasic3.v	/^input DB,D1,D3,S01,S10,S11;$/;"	p
DAC_MON	sim/dac121s101.v	/^  parameter DAC_MON=1'b1) (            \/\/ Monitor DAC$/;"	c
DATAP_A_OUT	sim/proasic3.v	/^`define DATAP_A_OUT    {DOUTAP8_stg1,DOUTAP7_stg1,DOUTAP6_stg1,DOUTAP5_stg1,DOUTAP4_stg1,DOUTAP3_stg1,DOUTAP2_stg1,DOUTAP1_stg1,DOUTAP0_stg1}$/;"	c
DATAP_B_OUT	sim/proasic3.v	/^`define DATAP_B_OUT    {DOUTBP8_stg1,DOUTBP7_stg1,DOUTBP6_stg1,DOUTBP5_stg1,DOUTBP4_stg1,DOUTBP3_stg1,DOUTBP2_stg1,DOUTBP1_stg1,DOUTBP0_stg1}$/;"	c
DATAP_WIDTH_18	sim/proasic3.v	/^`define DATAP_WIDTH_18 {RDP17_stg,RDP16_stg,RDP15_stg,RDP14_stg,RDP13_stg,RDP12_stg,RDP11_stg,RDP10_stg,RDP9_stg,RDP8_stg,                                     RDP7_stg,RDP6_stg,RDP5_stg,RDP4_stg,RDP3_stg,RDP2_stg,RDP1_stg,RDP0_stg}$/;"	c
DATA_A_BYP	sim/proasic3.v	/^`define DATA_A_BYP     {DINA8_bypass,DINA7_bypass,DINA6_bypass,DINA5_bypass,DINA4_bypass,DINA3_bypass,DINA2_bypass,DINA1_bypass,DINA0_bypass}$/;"	c
DATA_A_IN	sim/proasic3.v	/^`define DATA_A_IN      {DINA8_int,DINA7_int,DINA6_int,DINA5_int,DINA4_int,DINA3_int,DINA2_int,DINA1_int,DINA0_int}$/;"	c
DATA_A_OUT	sim/proasic3.v	/^`define DATA_A_OUT     {DOUTAP8,DOUTAP7,DOUTAP6,DOUTAP5,DOUTAP4,DOUTAP3,DOUTAP2,DOUTAP1,DOUTAP0}$/;"	c
DATA_A_REG	sim/proasic3.v	/^`define DATA_A_REG     {DINA8_reg,DINA7_reg,DINA6_reg,DINA5_reg,DINA4_reg,DINA3_reg,DINA2_reg,DINA1_reg,DINA0_reg}$/;"	c
DATA_B_BYP	sim/proasic3.v	/^`define DATA_B_BYP     {DINB8_bypass,DINB7_bypass,DINB6_bypass,DINB5_bypass,DINB4_bypass,DINB3_bypass,DINB2_bypass,DINB1_bypass,DINB0_bypass}$/;"	c
DATA_B_IN	sim/proasic3.v	/^`define DATA_B_IN      {DINB8_int,DINB7_int,DINB6_int,DINB5_int,DINB4_int,DINB3_int,DINB2_int,DINB1_int,DINB0_int}$/;"	c
DATA_B_OUT	sim/proasic3.v	/^`define DATA_B_OUT     {DOUTBP8,DOUTBP7,DOUTBP6,DOUTBP5,DOUTBP4,DOUTBP3,DOUTBP2,DOUTBP1,DOUTBP0}$/;"	c
DATA_B_REG	sim/proasic3.v	/^`define DATA_B_REG     {DINB8_reg,DINB7_reg,DINB6_reg,DINB5_reg,DINB4_reg,DINB3_reg,DINB2_reg,DINB1_reg,DINB0_reg}$/;"	c
DATA_WIDTH_18	sim/proasic3.v	/^`define DATA_WIDTH_18 {RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0}$/;"	c
DATA_X	sim/proasic3.v	/^parameter DATA_X     = 1;$/;"	c
DB	sim/proasic3.v	/^ input DB,E;$/;"	p
DB	sim/proasic3.v	/^ input DB;$/;"	p
DB	sim/proasic3.v	/^input  DB, E;$/;"	p
DB	sim/proasic3.v	/^input D0, D1, D2, DB, S00, S01, S11;$/;"	p
DB	sim/proasic3.v	/^input D0, D2,  D3, DB, S01, S11;$/;"	p
DB	sim/proasic3.v	/^input D0,D1,DB,D3,S00,S01,S11;$/;"	p
DB	sim/proasic3.v	/^input D0,D1,DB,D3,S01,S10,S11;$/;"	p
DB	sim/proasic3.v	/^input D0,DB, D3,S01,S11;$/;"	p
DB	sim/proasic3.v	/^input DB, D1, D2, D3, S01,S10, S11;$/;"	p
DB	sim/proasic3.v	/^input DB,D1,D3,S01,S10,S11;$/;"	p
DDR_OUT	sim/proasic3.v	/^module DDR_OUT(Q,CLK,CLR,DR,DF);$/;"	m
DDR_REG	sim/proasic3.v	/^module DDR_REG(D,CLK,CLR,QR,QF);$/;"	m
DELAY_TWO	sim/proasic3.v	/^parameter DELAY_TWO = 2;$/;"	c
DEPTH	sim/proasic3.v	/^integer DEPTH;$/;"	r
DF	sim/proasic3.v	/^input CLK,CLR,DR,DF;$/;"	p
DF	sim/proasic3.v	/^input DR, DF, CLR, E, OCLK, YIN;$/;"	p
DF	sim/proasic3.v	/^input E,OCLK,CLR,DR,DF,YIN,ICLK;$/;"	p
DF	sim/proasic3.v	/^input E,OCLK,CLR,DR,DF;$/;"	p
DF	sim/proasic3.v	/^input YIN,E,OCLK,CLR,DR,DF,ICLK;$/;"	p
DFI0	sim/proasic3.v	/^module DFI0(CLK, QN,D);$/;"	m
DFI0C0	sim/proasic3.v	/^module DFI0C0(CLR, CLK, QN,D);$/;"	m
DFI0C1	sim/proasic3.v	/^module DFI0C1(CLR, CLK, QN,D);$/;"	m
DFI0E0	sim/proasic3.v	/^module DFI0E0(E, CLK, QN,D);$/;"	m
DFI0E0C0	sim/proasic3.v	/^module DFI0E0C0(CLR, E, CLK, QN,D);$/;"	m
DFI0E0C1	sim/proasic3.v	/^module DFI0E0C1(CLR, E, CLK, QN,D);$/;"	m
DFI0E0P0	sim/proasic3.v	/^module DFI0E0P0(PRE, E, CLK, QN,D);$/;"	m
DFI0E0P1	sim/proasic3.v	/^module DFI0E0P1(PRE, E, CLK, QN,D);$/;"	m
DFI0E1	sim/proasic3.v	/^module DFI0E1(E, CLK, QN,D);$/;"	m
DFI0E1C0	sim/proasic3.v	/^module DFI0E1C0(CLR, E, CLK, QN,D);$/;"	m
DFI0E1C1	sim/proasic3.v	/^module DFI0E1C1(CLR, E, CLK, QN,D);$/;"	m
DFI0E1P0	sim/proasic3.v	/^module DFI0E1P0(PRE, E, CLK, QN,D);$/;"	m
DFI0E1P1	sim/proasic3.v	/^module DFI0E1P1(PRE, E, CLK, QN,D);$/;"	m
DFI0P0	sim/proasic3.v	/^module DFI0P0(PRE, CLK, QN,D);$/;"	m
DFI0P1	sim/proasic3.v	/^module DFI0P1(PRE, CLK, QN,D);$/;"	m
DFI0P1C1	sim/proasic3.v	/^module DFI0P1C1(PRE, CLR, CLK, QN,D);$/;"	m
DFI1	sim/proasic3.v	/^module DFI1(CLK, QN,D);$/;"	m
DFI1C0	sim/proasic3.v	/^module DFI1C0(CLR, CLK, QN,D);$/;"	m
DFI1C1	sim/proasic3.v	/^module DFI1C1(CLR, CLK, QN,D);$/;"	m
DFI1E0	sim/proasic3.v	/^module DFI1E0(E, CLK, QN,D);$/;"	m
DFI1E0C0	sim/proasic3.v	/^module DFI1E0C0(CLR, E, CLK, QN,D);$/;"	m
DFI1E0C1	sim/proasic3.v	/^module DFI1E0C1(CLR, E, CLK, QN,D);$/;"	m
DFI1E0P0	sim/proasic3.v	/^module DFI1E0P0(PRE, E, CLK, QN,D);$/;"	m
DFI1E0P1	sim/proasic3.v	/^module DFI1E0P1(PRE, E, CLK, QN,D);$/;"	m
DFI1E1	sim/proasic3.v	/^module DFI1E1(E, CLK, QN,D);$/;"	m
DFI1E1C0	sim/proasic3.v	/^module DFI1E1C0(CLR, E, CLK, QN,D);$/;"	m
DFI1E1C1	sim/proasic3.v	/^module DFI1E1C1(CLR, E, CLK, QN,D);$/;"	m
DFI1E1P0	sim/proasic3.v	/^module DFI1E1P0(PRE, E, CLK, QN,D);$/;"	m
DFI1E1P1	sim/proasic3.v	/^module DFI1E1P1(PRE, E, CLK, QN,D);$/;"	m
DFI1P0	sim/proasic3.v	/^module DFI1P0(PRE, CLK, QN,D);$/;"	m
DFI1P1	sim/proasic3.v	/^module DFI1P1(PRE, CLK, QN,D);$/;"	m
DFI1P1C1	sim/proasic3.v	/^module DFI1P1C1(PRE, CLR, CLK, QN,D);$/;"	m
DFN0	sim/proasic3.v	/^module DFN0(CLK, Q,D);$/;"	m
DFN0C0	sim/proasic3.v	/^module DFN0C0(CLR, CLK, Q,D);$/;"	m
DFN0C1	sim/proasic3.v	/^module DFN0C1(CLR, CLK, Q,D);$/;"	m
DFN0E0	sim/proasic3.v	/^module DFN0E0(E, CLK, Q,D);$/;"	m
DFN0E0C0	sim/proasic3.v	/^module DFN0E0C0(CLR, E, CLK, Q,D);$/;"	m
DFN0E0C1	sim/proasic3.v	/^module DFN0E0C1(CLR, E, CLK, Q,D);$/;"	m
DFN0E0P0	sim/proasic3.v	/^module DFN0E0P0(PRE, E, CLK, Q,D);$/;"	m
DFN0E0P1	sim/proasic3.v	/^module DFN0E0P1(PRE, E, CLK, Q,D);$/;"	m
DFN0E1	sim/proasic3.v	/^module DFN0E1(E, CLK, Q,D);$/;"	m
DFN0E1C0	sim/proasic3.v	/^module DFN0E1C0(CLR, E, CLK, Q,D);$/;"	m
DFN0E1C1	sim/proasic3.v	/^module DFN0E1C1(CLR, E, CLK, Q,D);$/;"	m
DFN0E1P0	sim/proasic3.v	/^module DFN0E1P0(PRE, E, CLK, Q,D);$/;"	m
DFN0E1P1	sim/proasic3.v	/^module DFN0E1P1(PRE, E, CLK, Q,D);$/;"	m
DFN0P0	sim/proasic3.v	/^module DFN0P0(PRE, CLK, Q,D);$/;"	m
DFN0P1	sim/proasic3.v	/^module DFN0P1(PRE, CLK, Q,D);$/;"	m
DFN0P1C1	sim/proasic3.v	/^module DFN0P1C1(PRE, CLR, CLK, Q,D);$/;"	m
DFN1	sim/proasic3.v	/^module DFN1(CLK, Q,D);$/;"	m
DFN1C0	sim/proasic3.v	/^module DFN1C0(CLR, CLK, Q,D);$/;"	m
DFN1C1	sim/proasic3.v	/^module DFN1C1(CLR, CLK, Q,D);$/;"	m
DFN1E0	sim/proasic3.v	/^module DFN1E0(E, CLK, Q,D);$/;"	m
DFN1E0C0	sim/proasic3.v	/^module DFN1E0C0(CLR, E, CLK, Q,D);$/;"	m
DFN1E0C1	sim/proasic3.v	/^module DFN1E0C1(CLR, E, CLK, Q,D);$/;"	m
DFN1E0P0	sim/proasic3.v	/^module DFN1E0P0(PRE, E, CLK, Q,D);$/;"	m
DFN1E0P1	sim/proasic3.v	/^module DFN1E0P1(PRE, E, CLK, Q,D);$/;"	m
DFN1E1	sim/proasic3.v	/^module DFN1E1(E, CLK, Q,D);$/;"	m
DFN1E1C0	sim/proasic3.v	/^module DFN1E1C0(CLR, E, CLK, Q,D);$/;"	m
DFN1E1C1	sim/proasic3.v	/^module DFN1E1C1(CLR, E, CLK, Q,D);$/;"	m
DFN1E1P0	sim/proasic3.v	/^module DFN1E1P0(PRE, E, CLK, Q,D);$/;"	m
DFN1E1P1	sim/proasic3.v	/^module DFN1E1P1(PRE, E, CLK, Q,D);$/;"	m
DFN1P0	sim/proasic3.v	/^module DFN1P0(PRE, CLK, Q,D);$/;"	m
DFN1P1	sim/proasic3.v	/^module DFN1P1(PRE, CLK, Q,D);$/;"	m
DFN1P1C1	sim/proasic3.v	/^module DFN1P1C1(PRE, CLR, CLK, Q,D);$/;"	m
DIN	sim/adc128s102.v	/^              DIN;                     \/\/ Data in$/;"	p
DIN	sim/dac121s101.v	/^              DIN;                     \/\/ Data In$/;"	p
DIN	sim/dac121s101.v	/^  SYNCn, SCLK, DIN );$/;"	c
DINA0	sim/proasic3.v	/^input DINA8, DINA7, DINA6, DINA5, DINA4, DINA3, DINA2, DINA1, DINA0;$/;"	p
DINA0_bypass	sim/proasic3.v	/^reg  DINA3_bypass, DINA2_bypass, DINA1_bypass, DINA0_bypass;$/;"	r
DINA0_int	sim/proasic3.v	/^wire DINA8_int, DINA7_int, DINA6_int, DINA5_int, DINA4_int, DINA3_int, DINA2_int, DINA1_int, DINA0_int;$/;"	n
DINA0_reg	sim/proasic3.v	/^reg  DINA8_reg, DINA7_reg, DINA6_reg, DINA5_reg, DINA4_reg, DINA3_reg, DINA2_reg, DINA1_reg, DINA0_reg;$/;"	r
DINA1	sim/proasic3.v	/^input DINA8, DINA7, DINA6, DINA5, DINA4, DINA3, DINA2, DINA1, DINA0;$/;"	p
DINA1_bypass	sim/proasic3.v	/^reg  DINA3_bypass, DINA2_bypass, DINA1_bypass, DINA0_bypass;$/;"	r
DINA1_int	sim/proasic3.v	/^wire DINA8_int, DINA7_int, DINA6_int, DINA5_int, DINA4_int, DINA3_int, DINA2_int, DINA1_int, DINA0_int;$/;"	n
DINA1_reg	sim/proasic3.v	/^reg  DINA8_reg, DINA7_reg, DINA6_reg, DINA5_reg, DINA4_reg, DINA3_reg, DINA2_reg, DINA1_reg, DINA0_reg;$/;"	r
DINA2	sim/proasic3.v	/^input DINA8, DINA7, DINA6, DINA5, DINA4, DINA3, DINA2, DINA1, DINA0;$/;"	p
DINA2_bypass	sim/proasic3.v	/^reg  DINA3_bypass, DINA2_bypass, DINA1_bypass, DINA0_bypass;$/;"	r
DINA2_int	sim/proasic3.v	/^wire DINA8_int, DINA7_int, DINA6_int, DINA5_int, DINA4_int, DINA3_int, DINA2_int, DINA1_int, DINA0_int;$/;"	n
DINA2_reg	sim/proasic3.v	/^reg  DINA8_reg, DINA7_reg, DINA6_reg, DINA5_reg, DINA4_reg, DINA3_reg, DINA2_reg, DINA1_reg, DINA0_reg;$/;"	r
DINA3	sim/proasic3.v	/^input DINA8, DINA7, DINA6, DINA5, DINA4, DINA3, DINA2, DINA1, DINA0;$/;"	p
DINA3_bypass	sim/proasic3.v	/^reg  DINA3_bypass, DINA2_bypass, DINA1_bypass, DINA0_bypass;$/;"	r
DINA3_int	sim/proasic3.v	/^wire DINA8_int, DINA7_int, DINA6_int, DINA5_int, DINA4_int, DINA3_int, DINA2_int, DINA1_int, DINA0_int;$/;"	n
DINA3_reg	sim/proasic3.v	/^reg  DINA8_reg, DINA7_reg, DINA6_reg, DINA5_reg, DINA4_reg, DINA3_reg, DINA2_reg, DINA1_reg, DINA0_reg;$/;"	r
DINA4	sim/proasic3.v	/^input DINA8, DINA7, DINA6, DINA5, DINA4, DINA3, DINA2, DINA1, DINA0;$/;"	p
DINA4_bypass	sim/proasic3.v	/^reg  DINA8_bypass, DINA7_bypass, DINA6_bypass, DINA5_bypass, DINA4_bypass;$/;"	r
DINA4_int	sim/proasic3.v	/^wire DINA8_int, DINA7_int, DINA6_int, DINA5_int, DINA4_int, DINA3_int, DINA2_int, DINA1_int, DINA0_int;$/;"	n
DINA4_reg	sim/proasic3.v	/^reg  DINA8_reg, DINA7_reg, DINA6_reg, DINA5_reg, DINA4_reg, DINA3_reg, DINA2_reg, DINA1_reg, DINA0_reg;$/;"	r
DINA5	sim/proasic3.v	/^input DINA8, DINA7, DINA6, DINA5, DINA4, DINA3, DINA2, DINA1, DINA0;$/;"	p
DINA5_bypass	sim/proasic3.v	/^reg  DINA8_bypass, DINA7_bypass, DINA6_bypass, DINA5_bypass, DINA4_bypass;$/;"	r
DINA5_int	sim/proasic3.v	/^wire DINA8_int, DINA7_int, DINA6_int, DINA5_int, DINA4_int, DINA3_int, DINA2_int, DINA1_int, DINA0_int;$/;"	n
DINA5_reg	sim/proasic3.v	/^reg  DINA8_reg, DINA7_reg, DINA6_reg, DINA5_reg, DINA4_reg, DINA3_reg, DINA2_reg, DINA1_reg, DINA0_reg;$/;"	r
DINA6	sim/proasic3.v	/^input DINA8, DINA7, DINA6, DINA5, DINA4, DINA3, DINA2, DINA1, DINA0;$/;"	p
DINA6_bypass	sim/proasic3.v	/^reg  DINA8_bypass, DINA7_bypass, DINA6_bypass, DINA5_bypass, DINA4_bypass;$/;"	r
DINA6_int	sim/proasic3.v	/^wire DINA8_int, DINA7_int, DINA6_int, DINA5_int, DINA4_int, DINA3_int, DINA2_int, DINA1_int, DINA0_int;$/;"	n
DINA6_reg	sim/proasic3.v	/^reg  DINA8_reg, DINA7_reg, DINA6_reg, DINA5_reg, DINA4_reg, DINA3_reg, DINA2_reg, DINA1_reg, DINA0_reg;$/;"	r
DINA7	sim/proasic3.v	/^input DINA8, DINA7, DINA6, DINA5, DINA4, DINA3, DINA2, DINA1, DINA0;$/;"	p
DINA7_bypass	sim/proasic3.v	/^reg  DINA8_bypass, DINA7_bypass, DINA6_bypass, DINA5_bypass, DINA4_bypass;$/;"	r
DINA7_int	sim/proasic3.v	/^wire DINA8_int, DINA7_int, DINA6_int, DINA5_int, DINA4_int, DINA3_int, DINA2_int, DINA1_int, DINA0_int;$/;"	n
DINA7_reg	sim/proasic3.v	/^reg  DINA8_reg, DINA7_reg, DINA6_reg, DINA5_reg, DINA4_reg, DINA3_reg, DINA2_reg, DINA1_reg, DINA0_reg;$/;"	r
DINA8	sim/proasic3.v	/^input DINA8, DINA7, DINA6, DINA5, DINA4, DINA3, DINA2, DINA1, DINA0;$/;"	p
DINA8_bypass	sim/proasic3.v	/^reg  DINA8_bypass, DINA7_bypass, DINA6_bypass, DINA5_bypass, DINA4_bypass;$/;"	r
DINA8_int	sim/proasic3.v	/^wire DINA8_int, DINA7_int, DINA6_int, DINA5_int, DINA4_int, DINA3_int, DINA2_int, DINA1_int, DINA0_int;$/;"	n
DINA8_reg	sim/proasic3.v	/^reg  DINA8_reg, DINA7_reg, DINA6_reg, DINA5_reg, DINA4_reg, DINA3_reg, DINA2_reg, DINA1_reg, DINA0_reg;$/;"	r
DINB0	sim/proasic3.v	/^input DINB8, DINB7, DINB6, DINB5, DINB4, DINB3, DINB2, DINB1, DINB0;$/;"	p
DINB0_bypass	sim/proasic3.v	/^reg  DINB3_bypass, DINB2_bypass, DINB1_bypass, DINB0_bypass;$/;"	r
DINB0_int	sim/proasic3.v	/^wire DINB8_int, DINB7_int, DINB6_int, DINB5_int, DINB4_int, DINB3_int, DINB2_int, DINB1_int, DINB0_int;$/;"	n
DINB0_reg	sim/proasic3.v	/^reg  DINB8_reg, DINB7_reg, DINB6_reg, DINB5_reg, DINB4_reg, DINB3_reg, DINB2_reg, DINB1_reg, DINB0_reg;$/;"	r
DINB1	sim/proasic3.v	/^input DINB8, DINB7, DINB6, DINB5, DINB4, DINB3, DINB2, DINB1, DINB0;$/;"	p
DINB1_bypass	sim/proasic3.v	/^reg  DINB3_bypass, DINB2_bypass, DINB1_bypass, DINB0_bypass;$/;"	r
DINB1_int	sim/proasic3.v	/^wire DINB8_int, DINB7_int, DINB6_int, DINB5_int, DINB4_int, DINB3_int, DINB2_int, DINB1_int, DINB0_int;$/;"	n
DINB1_reg	sim/proasic3.v	/^reg  DINB8_reg, DINB7_reg, DINB6_reg, DINB5_reg, DINB4_reg, DINB3_reg, DINB2_reg, DINB1_reg, DINB0_reg;$/;"	r
DINB2	sim/proasic3.v	/^input DINB8, DINB7, DINB6, DINB5, DINB4, DINB3, DINB2, DINB1, DINB0;$/;"	p
DINB2_bypass	sim/proasic3.v	/^reg  DINB3_bypass, DINB2_bypass, DINB1_bypass, DINB0_bypass;$/;"	r
DINB2_int	sim/proasic3.v	/^wire DINB8_int, DINB7_int, DINB6_int, DINB5_int, DINB4_int, DINB3_int, DINB2_int, DINB1_int, DINB0_int;$/;"	n
DINB2_reg	sim/proasic3.v	/^reg  DINB8_reg, DINB7_reg, DINB6_reg, DINB5_reg, DINB4_reg, DINB3_reg, DINB2_reg, DINB1_reg, DINB0_reg;$/;"	r
DINB3	sim/proasic3.v	/^input DINB8, DINB7, DINB6, DINB5, DINB4, DINB3, DINB2, DINB1, DINB0;$/;"	p
DINB3_bypass	sim/proasic3.v	/^reg  DINB3_bypass, DINB2_bypass, DINB1_bypass, DINB0_bypass;$/;"	r
DINB3_int	sim/proasic3.v	/^wire DINB8_int, DINB7_int, DINB6_int, DINB5_int, DINB4_int, DINB3_int, DINB2_int, DINB1_int, DINB0_int;$/;"	n
DINB3_reg	sim/proasic3.v	/^reg  DINB8_reg, DINB7_reg, DINB6_reg, DINB5_reg, DINB4_reg, DINB3_reg, DINB2_reg, DINB1_reg, DINB0_reg;$/;"	r
DINB4	sim/proasic3.v	/^input DINB8, DINB7, DINB6, DINB5, DINB4, DINB3, DINB2, DINB1, DINB0;$/;"	p
DINB4_bypass	sim/proasic3.v	/^reg  DINB8_bypass, DINB7_bypass, DINB6_bypass, DINB5_bypass, DINB4_bypass;$/;"	r
DINB4_int	sim/proasic3.v	/^wire DINB8_int, DINB7_int, DINB6_int, DINB5_int, DINB4_int, DINB3_int, DINB2_int, DINB1_int, DINB0_int;$/;"	n
DINB4_reg	sim/proasic3.v	/^reg  DINB8_reg, DINB7_reg, DINB6_reg, DINB5_reg, DINB4_reg, DINB3_reg, DINB2_reg, DINB1_reg, DINB0_reg;$/;"	r
DINB5	sim/proasic3.v	/^input DINB8, DINB7, DINB6, DINB5, DINB4, DINB3, DINB2, DINB1, DINB0;$/;"	p
DINB5_bypass	sim/proasic3.v	/^reg  DINB8_bypass, DINB7_bypass, DINB6_bypass, DINB5_bypass, DINB4_bypass;$/;"	r
DINB5_int	sim/proasic3.v	/^wire DINB8_int, DINB7_int, DINB6_int, DINB5_int, DINB4_int, DINB3_int, DINB2_int, DINB1_int, DINB0_int;$/;"	n
DINB5_reg	sim/proasic3.v	/^reg  DINB8_reg, DINB7_reg, DINB6_reg, DINB5_reg, DINB4_reg, DINB3_reg, DINB2_reg, DINB1_reg, DINB0_reg;$/;"	r
DINB6	sim/proasic3.v	/^input DINB8, DINB7, DINB6, DINB5, DINB4, DINB3, DINB2, DINB1, DINB0;$/;"	p
DINB6_bypass	sim/proasic3.v	/^reg  DINB8_bypass, DINB7_bypass, DINB6_bypass, DINB5_bypass, DINB4_bypass;$/;"	r
DINB6_int	sim/proasic3.v	/^wire DINB8_int, DINB7_int, DINB6_int, DINB5_int, DINB4_int, DINB3_int, DINB2_int, DINB1_int, DINB0_int;$/;"	n
DINB6_reg	sim/proasic3.v	/^reg  DINB8_reg, DINB7_reg, DINB6_reg, DINB5_reg, DINB4_reg, DINB3_reg, DINB2_reg, DINB1_reg, DINB0_reg;$/;"	r
DINB7	sim/proasic3.v	/^input DINB8, DINB7, DINB6, DINB5, DINB4, DINB3, DINB2, DINB1, DINB0;$/;"	p
DINB7_bypass	sim/proasic3.v	/^reg  DINB8_bypass, DINB7_bypass, DINB6_bypass, DINB5_bypass, DINB4_bypass;$/;"	r
DINB7_int	sim/proasic3.v	/^wire DINB8_int, DINB7_int, DINB6_int, DINB5_int, DINB4_int, DINB3_int, DINB2_int, DINB1_int, DINB0_int;$/;"	n
DINB7_reg	sim/proasic3.v	/^reg  DINB8_reg, DINB7_reg, DINB6_reg, DINB5_reg, DINB4_reg, DINB3_reg, DINB2_reg, DINB1_reg, DINB0_reg;$/;"	r
DINB8	sim/proasic3.v	/^input DINB8, DINB7, DINB6, DINB5, DINB4, DINB3, DINB2, DINB1, DINB0;$/;"	p
DINB8_bypass	sim/proasic3.v	/^reg  DINB8_bypass, DINB7_bypass, DINB6_bypass, DINB5_bypass, DINB4_bypass;$/;"	r
DINB8_int	sim/proasic3.v	/^wire DINB8_int, DINB7_int, DINB6_int, DINB5_int, DINB4_int, DINB3_int, DINB2_int, DINB1_int, DINB0_int;$/;"	n
DINB8_reg	sim/proasic3.v	/^reg  DINB8_reg, DINB7_reg, DINB6_reg, DINB5_reg, DINB4_reg, DINB3_reg, DINB2_reg, DINB1_reg, DINB0_reg;$/;"	r
DIVM	sim/proasic3.v	/^  integer         DIVM;$/;"	r
DIVN	sim/proasic3.v	/^  integer         DIVN;$/;"	r
DIVU	sim/proasic3.v	/^  integer         DIVU;$/;"	r
DIVV	sim/proasic3.v	/^  integer         DIVV;$/;"	r
DIVW	sim/proasic3.v	/^  integer         DIVW;$/;"	r
DLI0	sim/proasic3.v	/^module DLI0(G, QN,D);$/;"	m
DLI0C0	sim/proasic3.v	/^module DLI0C0(CLR, G, QN,D);$/;"	m
DLI0C1	sim/proasic3.v	/^module DLI0C1(CLR, G, QN,D);$/;"	m
DLI0P0	sim/proasic3.v	/^module DLI0P0(PRE, G, QN,D);$/;"	m
DLI0P1	sim/proasic3.v	/^module DLI0P1(PRE, G, QN,D);$/;"	m
DLI0P1C1	sim/proasic3.v	/^module DLI0P1C1(PRE, CLR, G, QN,D);$/;"	m
DLI1	sim/proasic3.v	/^module DLI1(G, QN,D);$/;"	m
DLI1C0	sim/proasic3.v	/^module DLI1C0(CLR, G, QN,D);$/;"	m
DLI1C1	sim/proasic3.v	/^module DLI1C1(CLR, G, QN,D);$/;"	m
DLI1P0	sim/proasic3.v	/^module DLI1P0(PRE, G, QN,D);$/;"	m
DLI1P1	sim/proasic3.v	/^module DLI1P1(PRE, G, QN,D);$/;"	m
DLI1P1C1	sim/proasic3.v	/^module DLI1P1C1(PRE, CLR, G, QN,D);$/;"	m
DLN0	sim/proasic3.v	/^module DLN0(G, Q,D);$/;"	m
DLN0C0	sim/proasic3.v	/^module DLN0C0(CLR, G, Q,D);$/;"	m
DLN0C1	sim/proasic3.v	/^module DLN0C1(CLR, G, Q,D);$/;"	m
DLN0P0	sim/proasic3.v	/^module DLN0P0(PRE, G, Q,D);$/;"	m
DLN0P1	sim/proasic3.v	/^module DLN0P1(PRE, G, Q,D);$/;"	m
DLN0P1C1	sim/proasic3.v	/^module DLN0P1C1(PRE, CLR, G, Q,D);$/;"	m
DLN1	sim/proasic3.v	/^module DLN1(G, Q,D);$/;"	m
DLN1C0	sim/proasic3.v	/^module DLN1C0(CLR, G, Q,D);$/;"	m
DLN1C1	sim/proasic3.v	/^module DLN1C1(CLR, G, Q,D);$/;"	m
DLN1P0	sim/proasic3.v	/^module DLN1P0(PRE, G, Q,D);$/;"	m
DLN1P1	sim/proasic3.v	/^module DLN1P1(PRE, G, Q,D);$/;"	m
DLN1P1C1	sim/proasic3.v	/^module DLN1P1C1(PRE, CLR, G, Q,D);$/;"	m
DLYGL0	sim/proasic3.v	/^  input  CLK, DLYGL0, DLYGL1, DLYGL2, DLYGL3, DLYGL4;$/;"	p
DLYGL0	sim/proasic3.v	/^  input  CLK, DLYGL0, DLYGL1, DLYGL2,DLYGL3,DLYGL4;$/;"	p
DLYGL1	sim/proasic3.v	/^  input  CLK, DLYGL0, DLYGL1, DLYGL2, DLYGL3, DLYGL4;$/;"	p
DLYGL1	sim/proasic3.v	/^  input  CLK, DLYGL0, DLYGL1, DLYGL2,DLYGL3,DLYGL4;$/;"	p
DLYGL2	sim/proasic3.v	/^  input  CLK, DLYGL0, DLYGL1, DLYGL2, DLYGL3, DLYGL4;$/;"	p
DLYGL2	sim/proasic3.v	/^  input  CLK, DLYGL0, DLYGL1, DLYGL2,DLYGL3,DLYGL4;$/;"	p
DLYGL3	sim/proasic3.v	/^  input  CLK, DLYGL0, DLYGL1, DLYGL2, DLYGL3, DLYGL4;$/;"	p
DLYGL3	sim/proasic3.v	/^  input  CLK, DLYGL0, DLYGL1, DLYGL2,DLYGL3,DLYGL4;$/;"	p
DLYGL4	sim/proasic3.v	/^  input  CLK, DLYGL0, DLYGL1, DLYGL2, DLYGL3, DLYGL4;$/;"	p
DLYGL4	sim/proasic3.v	/^  input  CLK, DLYGL0, DLYGL1, DLYGL2,DLYGL3,DLYGL4;$/;"	p
DLYGLA0	sim/proasic3.v	/^  input  DLYGLA4, DLYGLA3, DLYGLA2, DLYGLA1, DLYGLA0;$/;"	p
DLYGLA0	sim/proasic3.v	/^input DLYGLA0;$/;"	p
DLYGLA1	sim/proasic3.v	/^  input  DLYGLA4, DLYGLA3, DLYGLA2, DLYGLA1, DLYGLA0;$/;"	p
DLYGLA1	sim/proasic3.v	/^input DLYGLA1;$/;"	p
DLYGLA2	sim/proasic3.v	/^  input  DLYGLA4, DLYGLA3, DLYGLA2, DLYGLA1, DLYGLA0;$/;"	p
DLYGLA2	sim/proasic3.v	/^input DLYGLA2;$/;"	p
DLYGLA3	sim/proasic3.v	/^  input  DLYGLA4, DLYGLA3, DLYGLA2, DLYGLA1, DLYGLA0;$/;"	p
DLYGLA3	sim/proasic3.v	/^input DLYGLA3;$/;"	p
DLYGLA4	sim/proasic3.v	/^  input  DLYGLA4, DLYGLA3, DLYGLA2, DLYGLA1, DLYGLA0;$/;"	p
DLYGLA4	sim/proasic3.v	/^input DLYGLA4;$/;"	p
DLYGLA_ipd	sim/proasic3.v	/^  wire [4:0] DLYGLA_ipd;$/;"	n
DLYGLB0	sim/proasic3.v	/^  input  DLYGLB4, DLYGLB3, DLYGLB2, DLYGLB1, DLYGLB0;$/;"	p
DLYGLB0	sim/proasic3.v	/^input DLYGLB0;$/;"	p
DLYGLB1	sim/proasic3.v	/^  input  DLYGLB4, DLYGLB3, DLYGLB2, DLYGLB1, DLYGLB0;$/;"	p
DLYGLB1	sim/proasic3.v	/^input DLYGLB1;$/;"	p
DLYGLB2	sim/proasic3.v	/^  input  DLYGLB4, DLYGLB3, DLYGLB2, DLYGLB1, DLYGLB0;$/;"	p
DLYGLB2	sim/proasic3.v	/^input DLYGLB2;$/;"	p
DLYGLB3	sim/proasic3.v	/^  input  DLYGLB4, DLYGLB3, DLYGLB2, DLYGLB1, DLYGLB0;$/;"	p
DLYGLB3	sim/proasic3.v	/^input DLYGLB3;$/;"	p
DLYGLB4	sim/proasic3.v	/^  input  DLYGLB4, DLYGLB3, DLYGLB2, DLYGLB1, DLYGLB0;$/;"	p
DLYGLB4	sim/proasic3.v	/^input DLYGLB4;$/;"	p
DLYGLB_ipd	sim/proasic3.v	/^  wire [4:0] DLYGLB_ipd;$/;"	n
DLYGLC0	sim/proasic3.v	/^  input  DLYGLC4, DLYGLC3, DLYGLC2, DLYGLC1, DLYGLC0;$/;"	p
DLYGLC0	sim/proasic3.v	/^input DLYGLC0;$/;"	p
DLYGLC1	sim/proasic3.v	/^  input  DLYGLC4, DLYGLC3, DLYGLC2, DLYGLC1, DLYGLC0;$/;"	p
DLYGLC1	sim/proasic3.v	/^input DLYGLC1;$/;"	p
DLYGLC2	sim/proasic3.v	/^  input  DLYGLC4, DLYGLC3, DLYGLC2, DLYGLC1, DLYGLC0;$/;"	p
DLYGLC2	sim/proasic3.v	/^input DLYGLC2;$/;"	p
DLYGLC3	sim/proasic3.v	/^  input  DLYGLC4, DLYGLC3, DLYGLC2, DLYGLC1, DLYGLC0;$/;"	p
DLYGLC3	sim/proasic3.v	/^input DLYGLC3;$/;"	p
DLYGLC4	sim/proasic3.v	/^  input  DLYGLC4, DLYGLC3, DLYGLC2, DLYGLC1, DLYGLC0;$/;"	p
DLYGLC4	sim/proasic3.v	/^input DLYGLC4;$/;"	p
DLYGLC_ipd	sim/proasic3.v	/^  wire [4:0] DLYGLC_ipd;$/;"	n
DLYGL_ipd	sim/proasic3.v	/^  wire [4:0]      DLYGL_ipd;$/;"	n
DLYYB0	sim/proasic3.v	/^  input  DLYYB4, DLYYB3, DLYYB2, DLYYB1, DLYYB0;$/;"	p
DLYYB0	sim/proasic3.v	/^input DLYYB0;$/;"	p
DLYYB1	sim/proasic3.v	/^  input  DLYYB4, DLYYB3, DLYYB2, DLYYB1, DLYYB0;$/;"	p
DLYYB1	sim/proasic3.v	/^input DLYYB1;$/;"	p
DLYYB2	sim/proasic3.v	/^  input  DLYYB4, DLYYB3, DLYYB2, DLYYB1, DLYYB0;$/;"	p
DLYYB2	sim/proasic3.v	/^input DLYYB2;$/;"	p
DLYYB3	sim/proasic3.v	/^  input  DLYYB4, DLYYB3, DLYYB2, DLYYB1, DLYYB0;$/;"	p
DLYYB3	sim/proasic3.v	/^input DLYYB3;$/;"	p
DLYYB4	sim/proasic3.v	/^  input  DLYYB4, DLYYB3, DLYYB2, DLYYB1, DLYYB0;$/;"	p
DLYYB4	sim/proasic3.v	/^input DLYYB4;$/;"	p
DLYYB_ipd	sim/proasic3.v	/^  wire [4:0] DLYYB_ipd;$/;"	n
DLYYC0	sim/proasic3.v	/^  input  DLYYC4, DLYYC3, DLYYC2, DLYYC1, DLYYC0;$/;"	p
DLYYC0	sim/proasic3.v	/^input DLYYC0;$/;"	p
DLYYC1	sim/proasic3.v	/^  input  DLYYC4, DLYYC3, DLYYC2, DLYYC1, DLYYC0;$/;"	p
DLYYC1	sim/proasic3.v	/^input DLYYC1;$/;"	p
DLYYC2	sim/proasic3.v	/^  input  DLYYC4, DLYYC3, DLYYC2, DLYYC1, DLYYC0;$/;"	p
DLYYC2	sim/proasic3.v	/^input DLYYC2;$/;"	p
DLYYC3	sim/proasic3.v	/^  input  DLYYC4, DLYYC3, DLYYC2, DLYYC1, DLYYC0;$/;"	p
DLYYC3	sim/proasic3.v	/^input DLYYC3;$/;"	p
DLYYC4	sim/proasic3.v	/^  input  DLYYC4, DLYYC3, DLYYC2, DLYYC1, DLYYC0;$/;"	p
DLYYC4	sim/proasic3.v	/^input DLYYC4;$/;"	p
DLYYC_ipd	sim/proasic3.v	/^  wire [4:0] DLYYC_ipd;$/;"	n
DO0	sim/proasic3.v	/^output    DO7, DO6, DO5, DO4, DO3, DO2, DO1, DO0;$/;"	p
DO0_int	sim/proasic3.v	/^reg       DO7_int, DO6_int, DO5_int, DO4_int, DO3_int, DO2_int, DO1_int, DO0_int;$/;"	r
DO1	sim/proasic3.v	/^output    DO7, DO6, DO5, DO4, DO3, DO2, DO1, DO0;$/;"	p
DO1_int	sim/proasic3.v	/^reg       DO7_int, DO6_int, DO5_int, DO4_int, DO3_int, DO2_int, DO1_int, DO0_int;$/;"	r
DO2	sim/proasic3.v	/^output    DO7, DO6, DO5, DO4, DO3, DO2, DO1, DO0;$/;"	p
DO2_int	sim/proasic3.v	/^reg       DO7_int, DO6_int, DO5_int, DO4_int, DO3_int, DO2_int, DO1_int, DO0_int;$/;"	r
DO3	sim/proasic3.v	/^output    DO7, DO6, DO5, DO4, DO3, DO2, DO1, DO0;$/;"	p
DO3_int	sim/proasic3.v	/^reg       DO7_int, DO6_int, DO5_int, DO4_int, DO3_int, DO2_int, DO1_int, DO0_int;$/;"	r
DO4	sim/proasic3.v	/^output    DO7, DO6, DO5, DO4, DO3, DO2, DO1, DO0;$/;"	p
DO4_int	sim/proasic3.v	/^reg       DO7_int, DO6_int, DO5_int, DO4_int, DO3_int, DO2_int, DO1_int, DO0_int;$/;"	r
DO5	sim/proasic3.v	/^output    DO7, DO6, DO5, DO4, DO3, DO2, DO1, DO0;$/;"	p
DO5_int	sim/proasic3.v	/^reg       DO7_int, DO6_int, DO5_int, DO4_int, DO3_int, DO2_int, DO1_int, DO0_int;$/;"	r
DO6	sim/proasic3.v	/^output    DO7, DO6, DO5, DO4, DO3, DO2, DO1, DO0;$/;"	p
DO6_int	sim/proasic3.v	/^reg       DO7_int, DO6_int, DO5_int, DO4_int, DO3_int, DO2_int, DO1_int, DO0_int;$/;"	r
DO7	sim/proasic3.v	/^output    DO7, DO6, DO5, DO4, DO3, DO2, DO1, DO0;$/;"	p
DO7_int	sim/proasic3.v	/^reg       DO7_int, DO6_int, DO5_int, DO4_int, DO3_int, DO2_int, DO1_int, DO0_int;$/;"	r
DOUT	sim/adc128s102.v	/^output        DOUT;                    \/\/ Data out$/;"	p
DOUT	sim/proasic3.v	/^ output DOUT,EOUT,Y;$/;"	p
DOUT	sim/proasic3.v	/^ output DOUT,EOUT;$/;"	p
DOUT	sim/proasic3.v	/^ output DOUT,Y,EOUT;$/;"	p
DOUT	sim/proasic3.v	/^ output EOUT,DOUT,Y;$/;"	p
DOUT	sim/proasic3.v	/^ output EOUT,DOUT;$/;"	p
DOUT	sim/proasic3.v	/^ output EOUT,Y,DOUT;$/;"	p
DOUT	sim/proasic3.v	/^ output Y,DOUT,EOUT;$/;"	p
DOUT	sim/proasic3.v	/^output DOUT, EOUT, Y;$/;"	p
DOUT	sim/proasic3.v	/^output DOUT, EOUT, YR, YF;$/;"	p
DOUT	sim/proasic3.v	/^output DOUT, EOUT;$/;"	p
DOUT	sim/proasic3.v	/^output DOUT,EOUT,YR,YF;$/;"	p
DOUTA0	sim/proasic3.v	/^output DOUTA8, DOUTA7, DOUTA6, DOUTA5, DOUTA4, DOUTA3, DOUTA2, DOUTA1, DOUTA0;$/;"	p
DOUTA1	sim/proasic3.v	/^output DOUTA8, DOUTA7, DOUTA6, DOUTA5, DOUTA4, DOUTA3, DOUTA2, DOUTA1, DOUTA0;$/;"	p
DOUTA2	sim/proasic3.v	/^output DOUTA8, DOUTA7, DOUTA6, DOUTA5, DOUTA4, DOUTA3, DOUTA2, DOUTA1, DOUTA0;$/;"	p
DOUTA3	sim/proasic3.v	/^output DOUTA8, DOUTA7, DOUTA6, DOUTA5, DOUTA4, DOUTA3, DOUTA2, DOUTA1, DOUTA0;$/;"	p
DOUTA4	sim/proasic3.v	/^output DOUTA8, DOUTA7, DOUTA6, DOUTA5, DOUTA4, DOUTA3, DOUTA2, DOUTA1, DOUTA0;$/;"	p
DOUTA5	sim/proasic3.v	/^output DOUTA8, DOUTA7, DOUTA6, DOUTA5, DOUTA4, DOUTA3, DOUTA2, DOUTA1, DOUTA0;$/;"	p
DOUTA6	sim/proasic3.v	/^output DOUTA8, DOUTA7, DOUTA6, DOUTA5, DOUTA4, DOUTA3, DOUTA2, DOUTA1, DOUTA0;$/;"	p
DOUTA7	sim/proasic3.v	/^output DOUTA8, DOUTA7, DOUTA6, DOUTA5, DOUTA4, DOUTA3, DOUTA2, DOUTA1, DOUTA0;$/;"	p
DOUTA8	sim/proasic3.v	/^output DOUTA8, DOUTA7, DOUTA6, DOUTA5, DOUTA4, DOUTA3, DOUTA2, DOUTA1, DOUTA0;$/;"	p
DOUTAP0	sim/proasic3.v	/^reg DOUTAP8, DOUTAP7, DOUTAP6, DOUTAP5, DOUTAP4, DOUTAP3, DOUTAP2, DOUTAP1, DOUTAP0;$/;"	r
DOUTAP0_stg1	sim/proasic3.v	/^reg DOUTAP8_stg1, DOUTAP7_stg1, DOUTAP6_stg1, DOUTAP5_stg1, DOUTAP4_stg1, DOUTAP3_stg1, DOUTAP2_stg1, DOUTAP1_stg1, DOUTAP0_stg1;$/;"	r
DOUTAP1	sim/proasic3.v	/^reg DOUTAP8, DOUTAP7, DOUTAP6, DOUTAP5, DOUTAP4, DOUTAP3, DOUTAP2, DOUTAP1, DOUTAP0;$/;"	r
DOUTAP1_stg1	sim/proasic3.v	/^reg DOUTAP8_stg1, DOUTAP7_stg1, DOUTAP6_stg1, DOUTAP5_stg1, DOUTAP4_stg1, DOUTAP3_stg1, DOUTAP2_stg1, DOUTAP1_stg1, DOUTAP0_stg1;$/;"	r
DOUTAP2	sim/proasic3.v	/^reg DOUTAP8, DOUTAP7, DOUTAP6, DOUTAP5, DOUTAP4, DOUTAP3, DOUTAP2, DOUTAP1, DOUTAP0;$/;"	r
DOUTAP2_stg1	sim/proasic3.v	/^reg DOUTAP8_stg1, DOUTAP7_stg1, DOUTAP6_stg1, DOUTAP5_stg1, DOUTAP4_stg1, DOUTAP3_stg1, DOUTAP2_stg1, DOUTAP1_stg1, DOUTAP0_stg1;$/;"	r
DOUTAP3	sim/proasic3.v	/^reg DOUTAP8, DOUTAP7, DOUTAP6, DOUTAP5, DOUTAP4, DOUTAP3, DOUTAP2, DOUTAP1, DOUTAP0;$/;"	r
DOUTAP3_stg1	sim/proasic3.v	/^reg DOUTAP8_stg1, DOUTAP7_stg1, DOUTAP6_stg1, DOUTAP5_stg1, DOUTAP4_stg1, DOUTAP3_stg1, DOUTAP2_stg1, DOUTAP1_stg1, DOUTAP0_stg1;$/;"	r
DOUTAP4	sim/proasic3.v	/^reg DOUTAP8, DOUTAP7, DOUTAP6, DOUTAP5, DOUTAP4, DOUTAP3, DOUTAP2, DOUTAP1, DOUTAP0;$/;"	r
DOUTAP4_stg1	sim/proasic3.v	/^reg DOUTAP8_stg1, DOUTAP7_stg1, DOUTAP6_stg1, DOUTAP5_stg1, DOUTAP4_stg1, DOUTAP3_stg1, DOUTAP2_stg1, DOUTAP1_stg1, DOUTAP0_stg1;$/;"	r
DOUTAP5	sim/proasic3.v	/^reg DOUTAP8, DOUTAP7, DOUTAP6, DOUTAP5, DOUTAP4, DOUTAP3, DOUTAP2, DOUTAP1, DOUTAP0;$/;"	r
DOUTAP5_stg1	sim/proasic3.v	/^reg DOUTAP8_stg1, DOUTAP7_stg1, DOUTAP6_stg1, DOUTAP5_stg1, DOUTAP4_stg1, DOUTAP3_stg1, DOUTAP2_stg1, DOUTAP1_stg1, DOUTAP0_stg1;$/;"	r
DOUTAP6	sim/proasic3.v	/^reg DOUTAP8, DOUTAP7, DOUTAP6, DOUTAP5, DOUTAP4, DOUTAP3, DOUTAP2, DOUTAP1, DOUTAP0;$/;"	r
DOUTAP6_stg1	sim/proasic3.v	/^reg DOUTAP8_stg1, DOUTAP7_stg1, DOUTAP6_stg1, DOUTAP5_stg1, DOUTAP4_stg1, DOUTAP3_stg1, DOUTAP2_stg1, DOUTAP1_stg1, DOUTAP0_stg1;$/;"	r
DOUTAP7	sim/proasic3.v	/^reg DOUTAP8, DOUTAP7, DOUTAP6, DOUTAP5, DOUTAP4, DOUTAP3, DOUTAP2, DOUTAP1, DOUTAP0;$/;"	r
DOUTAP7_stg1	sim/proasic3.v	/^reg DOUTAP8_stg1, DOUTAP7_stg1, DOUTAP6_stg1, DOUTAP5_stg1, DOUTAP4_stg1, DOUTAP3_stg1, DOUTAP2_stg1, DOUTAP1_stg1, DOUTAP0_stg1;$/;"	r
DOUTAP8	sim/proasic3.v	/^reg DOUTAP8, DOUTAP7, DOUTAP6, DOUTAP5, DOUTAP4, DOUTAP3, DOUTAP2, DOUTAP1, DOUTAP0;$/;"	r
DOUTAP8_stg1	sim/proasic3.v	/^reg DOUTAP8_stg1, DOUTAP7_stg1, DOUTAP6_stg1, DOUTAP5_stg1, DOUTAP4_stg1, DOUTAP3_stg1, DOUTAP2_stg1, DOUTAP1_stg1, DOUTAP0_stg1;$/;"	r
DOUTB0	sim/proasic3.v	/^output DOUTB8, DOUTB7, DOUTB6, DOUTB5, DOUTB4, DOUTB3, DOUTB2, DOUTB1, DOUTB0; $/;"	p
DOUTB1	sim/proasic3.v	/^output DOUTB8, DOUTB7, DOUTB6, DOUTB5, DOUTB4, DOUTB3, DOUTB2, DOUTB1, DOUTB0; $/;"	p
DOUTB2	sim/proasic3.v	/^output DOUTB8, DOUTB7, DOUTB6, DOUTB5, DOUTB4, DOUTB3, DOUTB2, DOUTB1, DOUTB0; $/;"	p
DOUTB3	sim/proasic3.v	/^output DOUTB8, DOUTB7, DOUTB6, DOUTB5, DOUTB4, DOUTB3, DOUTB2, DOUTB1, DOUTB0; $/;"	p
DOUTB4	sim/proasic3.v	/^output DOUTB8, DOUTB7, DOUTB6, DOUTB5, DOUTB4, DOUTB3, DOUTB2, DOUTB1, DOUTB0; $/;"	p
DOUTB5	sim/proasic3.v	/^output DOUTB8, DOUTB7, DOUTB6, DOUTB5, DOUTB4, DOUTB3, DOUTB2, DOUTB1, DOUTB0; $/;"	p
DOUTB6	sim/proasic3.v	/^output DOUTB8, DOUTB7, DOUTB6, DOUTB5, DOUTB4, DOUTB3, DOUTB2, DOUTB1, DOUTB0; $/;"	p
DOUTB7	sim/proasic3.v	/^output DOUTB8, DOUTB7, DOUTB6, DOUTB5, DOUTB4, DOUTB3, DOUTB2, DOUTB1, DOUTB0; $/;"	p
DOUTB8	sim/proasic3.v	/^output DOUTB8, DOUTB7, DOUTB6, DOUTB5, DOUTB4, DOUTB3, DOUTB2, DOUTB1, DOUTB0; $/;"	p
DOUTBP0	sim/proasic3.v	/^reg DOUTBP8, DOUTBP7, DOUTBP6, DOUTBP5, DOUTBP4, DOUTBP3, DOUTBP2, DOUTBP1, DOUTBP0;$/;"	r
DOUTBP0_stg1	sim/proasic3.v	/^reg DOUTBP8_stg1, DOUTBP7_stg1, DOUTBP6_stg1, DOUTBP5_stg1, DOUTBP4_stg1, DOUTBP3_stg1, DOUTBP2_stg1, DOUTBP1_stg1, DOUTBP0_stg1;$/;"	r
DOUTBP1	sim/proasic3.v	/^reg DOUTBP8, DOUTBP7, DOUTBP6, DOUTBP5, DOUTBP4, DOUTBP3, DOUTBP2, DOUTBP1, DOUTBP0;$/;"	r
DOUTBP1_stg1	sim/proasic3.v	/^reg DOUTBP8_stg1, DOUTBP7_stg1, DOUTBP6_stg1, DOUTBP5_stg1, DOUTBP4_stg1, DOUTBP3_stg1, DOUTBP2_stg1, DOUTBP1_stg1, DOUTBP0_stg1;$/;"	r
DOUTBP2	sim/proasic3.v	/^reg DOUTBP8, DOUTBP7, DOUTBP6, DOUTBP5, DOUTBP4, DOUTBP3, DOUTBP2, DOUTBP1, DOUTBP0;$/;"	r
DOUTBP2_stg1	sim/proasic3.v	/^reg DOUTBP8_stg1, DOUTBP7_stg1, DOUTBP6_stg1, DOUTBP5_stg1, DOUTBP4_stg1, DOUTBP3_stg1, DOUTBP2_stg1, DOUTBP1_stg1, DOUTBP0_stg1;$/;"	r
DOUTBP3	sim/proasic3.v	/^reg DOUTBP8, DOUTBP7, DOUTBP6, DOUTBP5, DOUTBP4, DOUTBP3, DOUTBP2, DOUTBP1, DOUTBP0;$/;"	r
DOUTBP3_stg1	sim/proasic3.v	/^reg DOUTBP8_stg1, DOUTBP7_stg1, DOUTBP6_stg1, DOUTBP5_stg1, DOUTBP4_stg1, DOUTBP3_stg1, DOUTBP2_stg1, DOUTBP1_stg1, DOUTBP0_stg1;$/;"	r
DOUTBP4	sim/proasic3.v	/^reg DOUTBP8, DOUTBP7, DOUTBP6, DOUTBP5, DOUTBP4, DOUTBP3, DOUTBP2, DOUTBP1, DOUTBP0;$/;"	r
DOUTBP4_stg1	sim/proasic3.v	/^reg DOUTBP8_stg1, DOUTBP7_stg1, DOUTBP6_stg1, DOUTBP5_stg1, DOUTBP4_stg1, DOUTBP3_stg1, DOUTBP2_stg1, DOUTBP1_stg1, DOUTBP0_stg1;$/;"	r
DOUTBP5	sim/proasic3.v	/^reg DOUTBP8, DOUTBP7, DOUTBP6, DOUTBP5, DOUTBP4, DOUTBP3, DOUTBP2, DOUTBP1, DOUTBP0;$/;"	r
DOUTBP5_stg1	sim/proasic3.v	/^reg DOUTBP8_stg1, DOUTBP7_stg1, DOUTBP6_stg1, DOUTBP5_stg1, DOUTBP4_stg1, DOUTBP3_stg1, DOUTBP2_stg1, DOUTBP1_stg1, DOUTBP0_stg1;$/;"	r
DOUTBP6	sim/proasic3.v	/^reg DOUTBP8, DOUTBP7, DOUTBP6, DOUTBP5, DOUTBP4, DOUTBP3, DOUTBP2, DOUTBP1, DOUTBP0;$/;"	r
DOUTBP6_stg1	sim/proasic3.v	/^reg DOUTBP8_stg1, DOUTBP7_stg1, DOUTBP6_stg1, DOUTBP5_stg1, DOUTBP4_stg1, DOUTBP3_stg1, DOUTBP2_stg1, DOUTBP1_stg1, DOUTBP0_stg1;$/;"	r
DOUTBP7	sim/proasic3.v	/^reg DOUTBP8, DOUTBP7, DOUTBP6, DOUTBP5, DOUTBP4, DOUTBP3, DOUTBP2, DOUTBP1, DOUTBP0;$/;"	r
DOUTBP7_stg1	sim/proasic3.v	/^reg DOUTBP8_stg1, DOUTBP7_stg1, DOUTBP6_stg1, DOUTBP5_stg1, DOUTBP4_stg1, DOUTBP3_stg1, DOUTBP2_stg1, DOUTBP1_stg1, DOUTBP0_stg1;$/;"	r
DOUTBP8	sim/proasic3.v	/^reg DOUTBP8, DOUTBP7, DOUTBP6, DOUTBP5, DOUTBP4, DOUTBP3, DOUTBP2, DOUTBP1, DOUTBP0;$/;"	r
DOUTBP8_stg1	sim/proasic3.v	/^reg DOUTBP8_stg1, DOUTBP7_stg1, DOUTBP6_stg1, DOUTBP5_stg1, DOUTBP4_stg1, DOUTBP3_stg1, DOUTBP2_stg1, DOUTBP1_stg1, DOUTBP0_stg1;$/;"	r
DR	sim/proasic3.v	/^input CLK,CLR,DR,DF;$/;"	p
DR	sim/proasic3.v	/^input DR, DF, CLR, E, OCLK, YIN;$/;"	p
DR	sim/proasic3.v	/^input E,OCLK,CLR,DR,DF,YIN,ICLK;$/;"	p
DR	sim/proasic3.v	/^input E,OCLK,CLR,DR,DF;$/;"	p
DR	sim/proasic3.v	/^input YIN,E,OCLK,CLR,DR,DF,ICLK;$/;"	p
DTDELAY	sim/proasic3.v	/^  time            DTDELAY;$/;"	r
DYNASEL	sim/proasic3.v	/^wire DYNASEL;$/;"	n
DYNBSEL	sim/proasic3.v	/^wire DYNBSEL;$/;"	n
DYNCCC	sim/proasic3.v	/^module DYNCCC ( $/;"	m
DYNCSEL	sim/proasic3.v	/^wire DYNCSEL;$/;"	n
DYNSYNC	sim/proasic3.v	/^  input  DYNSYNC;$/;"	p
DYNSYNC	sim/proasic3.v	/^reg     DYNSYNC;$/;"	r
Dac1_sck	apes_top.v	/^output        Dac1_sck;$/;"	p
Dac1_sck	dac_adc_top.v	/^output        Dac1_sck;$/;"	p
Dac1_sdi	apes_top.v	/^output        Dac1_sdi;$/;"	p
Dac1_sdi	dac_adc_top.v	/^output        Dac1_sdi;$/;"	p
Dac1_sdi	tb_apes_top.v	/^    wire Dac1_sdi;$/;"	n
Dac1_sync_n	apes_top.v	/^output        Dac1_sync_n;$/;"	p
Dac1_sync_n	dac_adc_top.v	/^output        Dac1_sync_n;$/;"	p
Dac1_sync_n	tb_apes_top.v	/^    wire Dac1_sync_n,$/;"	n
Dac_clk	apes_dac.v	/^  Dac_clk, Dac_dat, CTRL_ENn, $/;"	c
Dac_clk	apes_dac.v	/^output        Dac_clk;                 \/\/ DAC Clock$/;"	p
Dac_clk	apes_dac1.v	/^  Dac_clk, Dac_dat, CTRL_ENn, $/;"	c
Dac_clk	apes_dac1.v	/^output        Dac_clk;                 \/\/ DAC Clock$/;"	p
Dac_dat	apes_dac.v	/^  Dac_clk, Dac_dat, CTRL_ENn, $/;"	c
Dac_dat	apes_dac.v	/^output        Dac_dat;                 \/\/ DAC Data$/;"	p
Dac_dat	apes_dac1.v	/^  Dac_clk, Dac_dat, CTRL_ENn, $/;"	c
Dac_dat	apes_dac1.v	/^output        Dac_dat;                 \/\/ DAC Data$/;"	p
DelayVal1	sim/proasic3.v	/^  integer         DelayVal1;$/;"	r
DelayVal2	sim/proasic3.v	/^  integer         DelayVal2;$/;"	r
DelayVal3	sim/proasic3.v	/^  integer         DelayVal3;$/;"	r
DelayVal4	sim/proasic3.v	/^  integer         DelayVal4;$/;"	r
DelayVal5	sim/proasic3.v	/^  integer         DelayVal5;$/;"	r
DelayVal6	sim/proasic3.v	/^  integer         DelayVal6;$/;"	r
DivVal	sim/proasic3.v	/^  integer         DivVal;$/;"	r
DivVal1	sim/proasic3.v	/^  integer         DivVal1;$/;"	r
DivVal2	sim/proasic3.v	/^  integer         DivVal2;$/;"	r
DivVal3	sim/proasic3.v	/^  integer         DivVal3;$/;"	r
DivVal4	sim/proasic3.v	/^  integer         DivVal4;$/;"	r
E	sim/proasic3.v	/^  input  D, CLK, E, CLR, PRE;$/;"	p
E	sim/proasic3.v	/^ input D,CLK,CLR,E,YIN;$/;"	p
E	sim/proasic3.v	/^ input D,CLK,CLR,E;$/;"	p
E	sim/proasic3.v	/^ input D,CLK,PRE,E,YIN;$/;"	p
E	sim/proasic3.v	/^ input D,CLK,PRE,E;$/;"	p
E	sim/proasic3.v	/^ input D,CLR,E,CLK;$/;"	p
E	sim/proasic3.v	/^ input D,CLR,E,YIN,CLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,CLK,CLR,YIN;$/;"	p
E	sim/proasic3.v	/^ input D,E,CLK,PRE,YIN;$/;"	p
E	sim/proasic3.v	/^ input D,E,CLK,YIN;$/;"	p
E	sim/proasic3.v	/^ input D,E,CLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,CLR,CLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,CLR,OCE,OCLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,CLR,OCLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,CLR,YIN,CLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,N2PIN;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCE,OCLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK,OCE,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK,OCE,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK,YIN;$/;"	p
E	sim/proasic3.v	/^ input D,E,OCLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,PRE,CLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,PRE,OCE,OCLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,PRE,OCLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,PRE,YIN,CLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,YIN,CLK,CLR;$/;"	p
E	sim/proasic3.v	/^ input D,E,YIN,CLK,PRE;$/;"	p
E	sim/proasic3.v	/^ input D,E,YIN,CLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,YIN,ICLK,CLR,ICE;$/;"	p
E	sim/proasic3.v	/^ input D,E,YIN,ICLK,CLR;$/;"	p
E	sim/proasic3.v	/^ input D,E,YIN,ICLK,ICE,PRE;$/;"	p
E	sim/proasic3.v	/^ input D,E,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input D,E,YIN,ICLK,PRE;$/;"	p
E	sim/proasic3.v	/^ input D,E,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input D,E,YIN;$/;"	p
E	sim/proasic3.v	/^ input D,E;$/;"	p
E	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN;$/;"	p
E	sim/proasic3.v	/^ input D,OCLK,CLR,E;$/;"	p
E	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN;$/;"	p
E	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E;$/;"	p
E	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN;$/;"	p
E	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E;$/;"	p
E	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN;$/;"	p
E	sim/proasic3.v	/^ input D,OCLK,PRE,E;$/;"	p
E	sim/proasic3.v	/^ input D,PRE,E,CLK;$/;"	p
E	sim/proasic3.v	/^ input D,PRE,E,YIN,CLK;$/;"	p
E	sim/proasic3.v	/^ input D,YIN,E,CLK;$/;"	p
E	sim/proasic3.v	/^ input D,YIN,E,OCLK,OCE;$/;"	p
E	sim/proasic3.v	/^ input D,YIN,E,OCLK;$/;"	p
E	sim/proasic3.v	/^ input DB,E;$/;"	p
E	sim/proasic3.v	/^ input E,CLK,D;$/;"	p
E	sim/proasic3.v	/^ input E,D,CLK,CLR,YIN;$/;"	p
E	sim/proasic3.v	/^ input E,D,CLK,PRE,YIN;$/;"	p
E	sim/proasic3.v	/^ input E,D,CLK;$/;"	p
E	sim/proasic3.v	/^ input E,D,CLR,CLK;$/;"	p
E	sim/proasic3.v	/^ input E,D,CLR,OCE,OCLK;$/;"	p
E	sim/proasic3.v	/^ input E,D,CLR,OCLK;$/;"	p
E	sim/proasic3.v	/^ input E,D,CLR,YIN,CLK;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCE,OCLK;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCLK,OCE,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCLK,OCE,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCLK,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCLK,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input E,D,OCLK;$/;"	p
E	sim/proasic3.v	/^ input E,D,PRE,CLK;$/;"	p
E	sim/proasic3.v	/^ input E,D,PRE,OCE,OCLK;$/;"	p
E	sim/proasic3.v	/^ input E,D,PRE,OCLK;$/;"	p
E	sim/proasic3.v	/^ input E,D,PRE,YIN,CLK;$/;"	p
E	sim/proasic3.v	/^ input E,D,YIN,CLK;$/;"	p
E	sim/proasic3.v	/^ input E,OCLK,D,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input E,OCLK,D,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input E,OCLK,D;$/;"	p
E	sim/proasic3.v	/^ input E,OCLK,OCE,D,YIN,ICLK,ICE;$/;"	p
E	sim/proasic3.v	/^ input E,OCLK,OCE,D,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^ input E,OCLK,OCE,D;$/;"	p
E	sim/proasic3.v	/^ input E,YIN,D,OCLK,OCE;$/;"	p
E	sim/proasic3.v	/^ input YIN,D,CLK,E;$/;"	p
E	sim/proasic3.v	/^ input YIN,D,OCLK,E;$/;"	p
E	sim/proasic3.v	/^ input YIN,D,OCLK,OCE,E;$/;"	p
E	sim/proasic3.v	/^input  D, E;$/;"	p
E	sim/proasic3.v	/^input  DB, E;$/;"	p
E	sim/proasic3.v	/^input D, CLR, E, ICLK, YIN;$/;"	p
E	sim/proasic3.v	/^input DR, DF, CLR, E, OCLK, YIN;$/;"	p
E	sim/proasic3.v	/^input E,OCLK,CLR,DR,DF,YIN,ICLK;$/;"	p
E	sim/proasic3.v	/^input E,OCLK,CLR,DR,DF;$/;"	p
E	sim/proasic3.v	/^input YIN,E,OCLK,CLR,DR,DF,ICLK;$/;"	p
EMPTY	sim/proasic3.v	/^output FULL, AFULL, EMPTY, AEMPTY;$/;"	p
EMPTYP	sim/proasic3.v	/^reg FULLP, AFULLP, EMPTYP, AEMPTYP;$/;"	r
EMULATED_SYSTEM_DELAY	sim/proasic3.v	/^  parameter       EMULATED_SYSTEM_DELAY = 2290;$/;"	c
EOUT	sim/proasic3.v	/^ output DOUT,EOUT,Y;$/;"	p
EOUT	sim/proasic3.v	/^ output DOUT,EOUT;$/;"	p
EOUT	sim/proasic3.v	/^ output DOUT,Y,EOUT;$/;"	p
EOUT	sim/proasic3.v	/^ output EOUT,DOUT,Y;$/;"	p
EOUT	sim/proasic3.v	/^ output EOUT,DOUT;$/;"	p
EOUT	sim/proasic3.v	/^ output EOUT,Y,DOUT;$/;"	p
EOUT	sim/proasic3.v	/^ output Y,DOUT,EOUT;$/;"	p
EOUT	sim/proasic3.v	/^output DOUT, EOUT, Y;$/;"	p
EOUT	sim/proasic3.v	/^output DOUT, EOUT, YR, YF;$/;"	p
EOUT	sim/proasic3.v	/^output DOUT, EOUT;$/;"	p
EOUT	sim/proasic3.v	/^output DOUT,EOUT,YR,YF;$/;"	p
ESTOP	sim/proasic3.v	/^input RW2, RW1, RW0, WW2, WW1, WW0, ESTOP, FSTOP;$/;"	p
ESTOP_int	sim/proasic3.v	/^wire ESTOP_int, FSTOP_int;  $/;"	n
EXTFB	sim/proasic3.v	/^  input  POWERDOWN, EXTFB, CLKA;$/;"	p
EXTFB	sim/proasic3.v	/^  input  POWERDOWN, EXTFB, INTFB, CLKA;$/;"	p
EXTFB	sim/proasic3.v	/^input EXTFB;$/;"	p
EXTFBIN	sim/proasic3.v	/^   input YBIN, YCIN, VCOIN, LOCKIN, EXTFBIN;$/;"	p
EXTFBOUT	sim/proasic3.v	/^   output  YB, YC, PLLOUT, LOCK, EXTFBOUT;$/;"	p
EXTFB_CLKA_edge	sim/proasic3.v	/^  time       EXTFB_CLKA_edge;$/;"	r
EXTFB_delay_dtrmd	sim/proasic3.v	/^  reg        EXTFB_delay_dtrmd;$/;"	r
EXTFB_ipd	sim/proasic3.v	/^  wire       EXTFB_ipd;$/;"	n
EXTFB_ipd	sim/proasic3.v	/^  wire    EXTFB_ipd;$/;"	n
EXTFB_ipd	sim/proasic3.v	/^wire EXTFB_ipd;$/;"	n
EXTFB_last_value	sim/proasic3.v	/^  reg        EXTFB_last_value;$/;"	r
EXTFB_num_re_stable	sim/proasic3.v	/^  integer    EXTFB_num_re_stable=-1;  $/;"	r
EXTFB_period	sim/proasic3.v	/^   time      EXTFB_period=0;$/;"	r
EXTFB_period	sim/proasic3.v	/^  time       EXTFB_period;$/;"	r
EXTFB_period_stable	sim/proasic3.v	/^  reg        EXTFB_period_stable;$/;"	r
EXTFB_re	sim/proasic3.v	/^   time      EXTFB_re;$/;"	r
EXTFB_re	sim/proasic3.v	/^  time       EXTFB_re;$/;"	r
Exit1_DR	sim/proasic3.v	/^`define Exit1_DR          4'h1$/;"	c
Exit1_IR	sim/proasic3.v	/^`define Exit1_IR          4'h9$/;"	c
Exit2_DR	sim/proasic3.v	/^`define Exit2_DR          4'h0$/;"	c
Exit2_IR	sim/proasic3.v	/^`define Exit2_IR          4'h8$/;"	c
Ext_clk_50mhz	apes_top.v	/^input         Ext_clk_50mhz;           $/;"	p
Ext_clk_50mhz	tb_apes_top.v	/^    reg Ext_clk_50mhz;$/;"	r
FBDELAY	sim/proasic3.v	/^  time            FBDELAY;$/;"	r
FBDIV	sim/proasic3.v	/^   wire [6:0] 	  FBDIV = {  FBDIV6, FBDIV5, FBDIV4, FBDIV3,$/;"	n
FBDIV0	sim/proasic3.v	/^  input  FBDIV2, FBDIV1, FBDIV0;$/;"	p
FBDIV0	sim/proasic3.v	/^input FBDIV0;$/;"	p
FBDIV1	sim/proasic3.v	/^  input  FBDIV2, FBDIV1, FBDIV0;$/;"	p
FBDIV1	sim/proasic3.v	/^input FBDIV1;$/;"	p
FBDIV2	sim/proasic3.v	/^  input  FBDIV2, FBDIV1, FBDIV0;$/;"	p
FBDIV2	sim/proasic3.v	/^input FBDIV2;$/;"	p
FBDIV3	sim/proasic3.v	/^  input  FBDIV6, FBDIV5, FBDIV4, FBDIV3;$/;"	p
FBDIV3	sim/proasic3.v	/^input FBDIV3;$/;"	p
FBDIV4	sim/proasic3.v	/^  input  FBDIV6, FBDIV5, FBDIV4, FBDIV3;$/;"	p
FBDIV4	sim/proasic3.v	/^input FBDIV4;$/;"	p
FBDIV5	sim/proasic3.v	/^  input  FBDIV6, FBDIV5, FBDIV4, FBDIV3;$/;"	p
FBDIV5	sim/proasic3.v	/^input FBDIV5;$/;"	p
FBDIV6	sim/proasic3.v	/^  input  FBDIV6, FBDIV5, FBDIV4, FBDIV3;$/;"	p
FBDIV6	sim/proasic3.v	/^input FBDIV6;$/;"	p
FBDIV_ipd	sim/proasic3.v	/^  wire [6:0] FBDIV_ipd;$/;"	n
FBDLY0	sim/proasic3.v	/^  input  FBDLY4, FBDLY3, FBDLY2, FBDLY1, FBDLY0;$/;"	p
FBDLY0	sim/proasic3.v	/^input FBDLY0;$/;"	p
FBDLY1	sim/proasic3.v	/^  input  FBDLY4, FBDLY3, FBDLY2, FBDLY1, FBDLY0;$/;"	p
FBDLY1	sim/proasic3.v	/^input FBDLY1;$/;"	p
FBDLY2	sim/proasic3.v	/^  input  FBDLY4, FBDLY3, FBDLY2, FBDLY1, FBDLY0;$/;"	p
FBDLY2	sim/proasic3.v	/^input FBDLY2;$/;"	p
FBDLY3	sim/proasic3.v	/^  input  FBDLY4, FBDLY3, FBDLY2, FBDLY1, FBDLY0;$/;"	p
FBDLY3	sim/proasic3.v	/^input FBDLY3;$/;"	p
FBDLY4	sim/proasic3.v	/^  input  FBDLY4, FBDLY3, FBDLY2, FBDLY1, FBDLY0;$/;"	p
FBDLY4	sim/proasic3.v	/^input FBDLY4;$/;"	p
FBDLY_ipd	sim/proasic3.v	/^  wire [4:0] FBDLY_ipd;$/;"	n
FBSEL	sim/proasic3.v	/^   wire [1:0] 	  FBSEL = { FBSEL1, FBSEL0};$/;"	n
FBSEL0	sim/proasic3.v	/^  input  VCOSEL2, VCOSEL1, VCOSEL0, XDLYSEL, FBSEL1, FBSEL0; $/;"	p
FBSEL0	sim/proasic3.v	/^input FBSEL0;$/;"	p
FBSEL1	sim/proasic3.v	/^  input  VCOSEL2, VCOSEL1, VCOSEL0, XDLYSEL, FBSEL1, FBSEL0; $/;"	p
FBSEL1	sim/proasic3.v	/^input FBSEL1;$/;"	p
FBSEL_illegal	sim/proasic3.v	/^  integer         FBSEL_illegal;$/;"	r
FBSEL_ipd	sim/proasic3.v	/^  wire [1:0] FBSEL_ipd;$/;"	n
FB_MUX_DELAY	sim/proasic3.v	/^  parameter       FB_MUX_DELAY   =  145; \/\/ FBSEL MUX intrinsic delay$/;"	c
FIFO	sim/proasic3.v	/^reg [18:0] FIFO[0:512];$/;"	r
FIFO4K18	sim/proasic3.v	/^module FIFO4K18 (AEVAL11, AEVAL10, AEVAL9, AEVAL8, AEVAL7, AEVAL6, $/;"	m
FINDIV	sim/proasic3.v	/^   wire [6:0] 	  FINDIV = { FINDIV6, FINDIV5, FINDIV4, FINDIV3,$/;"	n
FINDIV0	sim/proasic3.v	/^  input  FINDIV6, FINDIV5, FINDIV4, FINDIV3, FINDIV2, FINDIV1, FINDIV0;$/;"	p
FINDIV0	sim/proasic3.v	/^input FINDIV0;$/;"	p
FINDIV1	sim/proasic3.v	/^  input  FINDIV6, FINDIV5, FINDIV4, FINDIV3, FINDIV2, FINDIV1, FINDIV0;$/;"	p
FINDIV1	sim/proasic3.v	/^input FINDIV1;$/;"	p
FINDIV2	sim/proasic3.v	/^  input  FINDIV6, FINDIV5, FINDIV4, FINDIV3, FINDIV2, FINDIV1, FINDIV0;$/;"	p
FINDIV2	sim/proasic3.v	/^input FINDIV2;$/;"	p
FINDIV3	sim/proasic3.v	/^  input  FINDIV6, FINDIV5, FINDIV4, FINDIV3, FINDIV2, FINDIV1, FINDIV0;$/;"	p
FINDIV3	sim/proasic3.v	/^input FINDIV3;$/;"	p
FINDIV4	sim/proasic3.v	/^  input  FINDIV6, FINDIV5, FINDIV4, FINDIV3, FINDIV2, FINDIV1, FINDIV0;$/;"	p
FINDIV4	sim/proasic3.v	/^input FINDIV4;$/;"	p
FINDIV5	sim/proasic3.v	/^  input  FINDIV6, FINDIV5, FINDIV4, FINDIV3, FINDIV2, FINDIV1, FINDIV0;$/;"	p
FINDIV5	sim/proasic3.v	/^input FINDIV5;$/;"	p
FINDIV6	sim/proasic3.v	/^  input  FINDIV6, FINDIV5, FINDIV4, FINDIV3, FINDIV2, FINDIV1, FINDIV0;$/;"	p
FINDIV6	sim/proasic3.v	/^input FINDIV6;$/;"	p
FINDIV_ipd	sim/proasic3.v	/^  wire [6:0] FINDIV_ipd;$/;"	n
FIN_LOCK_DELAY	sim/proasic3.v	/^  parameter       FIN_LOCK_DELAY = 300; \/\/ FIN to LOCK propagation delay$/;"	c
FSTOP	sim/proasic3.v	/^input RW2, RW1, RW0, WW2, WW1, WW0, ESTOP, FSTOP;$/;"	p
FSTOP_int	sim/proasic3.v	/^wire ESTOP_int, FSTOP_int;  $/;"	n
FULL	sim/proasic3.v	/^output FULL, AFULL, EMPTY, AEMPTY;$/;"	p
FULLP	sim/proasic3.v	/^reg FULLP, AFULLP, EMPTYP, AEMPTYP;$/;"	r
G	sim/proasic3.v	/^ input D,CLR,G;$/;"	p
G	sim/proasic3.v	/^ input D,G;$/;"	p
G	sim/proasic3.v	/^ input D,PRE,CLR,G;$/;"	p
G	sim/proasic3.v	/^ input D,PRE,G;$/;"	p
GL	sim/proasic3.v	/^  output GL;$/;"	p
GLA	sim/proasic3.v	/^   output  GLA, GLB, GLC;$/;"	p
GLA	sim/proasic3.v	/^  output GLA, LOCK, GLB, YB, GLC, YC;$/;"	p
GLA	sim/proasic3.v	/^  reg             GLA;$/;"	r
GLA	sim/proasic3.v	/^output GLA;$/;"	p
GLADELAY	sim/proasic3.v	/^  time            GLADELAY;$/;"	r
GLAIN	sim/proasic3.v	/^   input GLAIN, GLBIN, GLCIN;$/;"	p
GLAOUT	sim/proasic3.v	/^    output GLAOUT, LOCKOUT, GLBOUT, YBOUT, GLCOUT, YCOUT;$/;"	p
GLAOUT	sim/proasic3.v	/^    reg GLAOUT,  GLBOUT, YBOUT, GLCOUT, YCOUT;$/;"	r
GLA_EXTFB_fall_dly	sim/proasic3.v	/^  time       GLA_EXTFB_fall_dly;$/;"	r
GLA_EXTFB_rise_dly	sim/proasic3.v	/^  time       GLA_EXTFB_rise_dly;$/;"	r
GLA_free_running	sim/proasic3.v	/^   reg 	  GLA_free_running;$/;"	r
GLA_free_running	sim/proasic3.v	/^  reg        GLA_free_running;$/;"	r
GLA_pw	sim/proasic3.v	/^  time       GLA_pw;$/;"	r
GLB	sim/proasic3.v	/^   output  GLA, GLB, GLC;$/;"	p
GLB	sim/proasic3.v	/^  output GLA, LOCK, GLB, YB, GLC, YC;$/;"	p
GLB	sim/proasic3.v	/^  reg             GLB;$/;"	r
GLB	sim/proasic3.v	/^output GLB;$/;"	p
GLBDELAY	sim/proasic3.v	/^  time            GLBDELAY;$/;"	r
GLBIN	sim/proasic3.v	/^   input GLAIN, GLBIN, GLCIN;$/;"	p
GLBOUT	sim/proasic3.v	/^    output GLAOUT, LOCKOUT, GLBOUT, YBOUT, GLCOUT, YCOUT;$/;"	p
GLBOUT	sim/proasic3.v	/^    reg GLAOUT,  GLBOUT, YBOUT, GLCOUT, YCOUT;$/;"	r
GLC	sim/proasic3.v	/^   output  GLA, GLB, GLC;$/;"	p
GLC	sim/proasic3.v	/^  output GLA, LOCK, GLB, YB, GLC, YC;$/;"	p
GLC	sim/proasic3.v	/^  reg             GLC;$/;"	r
GLC	sim/proasic3.v	/^output GLC;$/;"	p
GLCDELAY	sim/proasic3.v	/^  time            GLCDELAY;$/;"	r
GLCIN	sim/proasic3.v	/^   input GLAIN, GLBIN, GLCIN;$/;"	p
GLCOUT	sim/proasic3.v	/^    output GLAOUT, LOCKOUT, GLBOUT, YBOUT, GLCOUT, YCOUT;$/;"	p
GLCOUT	sim/proasic3.v	/^    reg GLAOUT,  GLBOUT, YBOUT, GLCOUT, YCOUT;$/;"	r
GLDELAY	sim/proasic3.v	/^  time            GLDELAY;$/;"	r
GL_DRVR_DELAY	sim/proasic3.v	/^  parameter       GL_DRVR_DELAY  =   60; \/\/ Global Driver intrinsic delay$/;"	c
GND	sim/proasic3.v	/^  supply0 GND;$/;"	n
GND	sim/proasic3.v	/^ supply0 GND;$/;"	n
GND	sim/proasic3.v	/^module GND(Y);$/;"	m
GND	sim/proasic3.v	/^supply0 GND;$/;"	n
GND_0	sim/proasic3.v	/^ supply0 GND_0;$/;"	n
GND_1	sim/proasic3.v	/^ supply0 GND_1;$/;"	n
GND_2	sim/proasic3.v	/^ supply0 GND_2;$/;"	n
Gse_reset	apes_top.v	/^input         Gse_reset;               \/\/ External Reset             $/;"	p
Gse_reset	tb_apes_top.v	/^    reg Gse_reset;$/;"	r
Hk_Data	apes_top.v	/^output        Hk_Data;               \/\/ HK Data output   $/;"	p
Hk_Data	rocket_readout.v	/^output        Hk_Data;      $/;"	p
Hk_Data	tb_apes_top.v	/^          Hk_Data,                 \/\/ Serial Data output 2       (B14)$/;"	n
Hk_Gtclk	apes_top.v	/^input         Hk_Gtclk;              \/\/ HK Gated Clock               $/;"	p
Hk_Gtclk	rocket_readout.v	/^input         Hk_Gtclk;        $/;"	p
Hk_Gtclk	tb_apes_top.v	/^        Hk_Gtclk,                \/\/ Gated Clock 2              $/;"	r
Hk_Invload	apes_top.v	/^input         Hk_Invload;            \/\/ HK Inverted Load           $/;"	p
Hk_Invload	rocket_readout.v	/^input         Hk_Invload;     $/;"	p
Hk_Invload	tb_apes_top.v	/^        Hk_Invload;              \/\/ Gated Clock 2              $/;"	r
Hk_words	apes_top.v	/^wire [9:0]  Hk_words[9:0];$/;"	n
Hk_words	rocket_readout.v	/^input  [9:0]  Hk_words[9:0];$/;"	p
Hven	apes_top.v	/^output        Hven;                    \/\/ High Voltage Enable        $/;"	p
Hven	tb_apes_top.v	/^          Hven;                    \/\/ High Voltage Enable        ( R9);$/;"	n
Hven_cmd_n	apes_top.v	/^input         Hven_cmd_n;              \/\/ HV En command              $/;"	p
Hven_cmd_n	tb_apes_top.v	/^        Hven_cmd_n,              \/\/ HV En command              $/;"	r
ICE	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input D,E,OCLK,OCE,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input D,E,OCLK,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input D,E,YIN,ICLK,CLR,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input D,E,YIN,ICLK,ICE,PRE;$/;"	p
ICE	sim/proasic3.v	/^ input D,E,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input E,D,OCLK,OCE,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input E,D,OCLK,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input E,OCLK,D,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input E,OCLK,OCE,D,YIN,ICLK,ICE;$/;"	p
ICE	sim/proasic3.v	/^ input YIN,CLR,ICE,ICLK;$/;"	p
ICE	sim/proasic3.v	/^ input YIN,ICE,ICLK;$/;"	p
ICE	sim/proasic3.v	/^ input YIN,PRE,ICE,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,OCLK,OCE,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,OCLK,OCE,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,OCLK,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,OCLK,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,YIN,ICLK,CLR,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,YIN,ICLK,CLR;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,YIN,ICLK,ICE,PRE;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,YIN,ICLK,PRE;$/;"	p
ICLK	sim/proasic3.v	/^ input D,E,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input E,D,OCLK,OCE,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input E,D,OCLK,OCE,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input E,D,OCLK,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input E,D,OCLK,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input E,OCLK,D,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input E,OCLK,D,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input E,OCLK,OCE,D,YIN,ICLK,ICE;$/;"	p
ICLK	sim/proasic3.v	/^ input E,OCLK,OCE,D,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input YIN,CLR,ICE,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input YIN,CLR,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input YIN,ICE,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input YIN,PRE,ICE,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^ input YIN,PRE,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^input D, CLR, E, ICLK, YIN;$/;"	p
ICLK	sim/proasic3.v	/^input E,OCLK,CLR,DR,DF,YIN,ICLK;$/;"	p
ICLK	sim/proasic3.v	/^input YIN, CLR, ICLK;$/;"	p
ICLK	sim/proasic3.v	/^input YIN,E,OCLK,CLR,DR,DF,ICLK;$/;"	p
INBUF	sim/proasic3.v	/^module INBUF(Y,PAD);$/;"	m
INBUF_LVCMOS15	sim/proasic3.v	/^module INBUF_LVCMOS15(Y,PAD);$/;"	m
INBUF_LVCMOS15D	sim/proasic3.v	/^module INBUF_LVCMOS15D(Y,PAD);$/;"	m
INBUF_LVCMOS15U	sim/proasic3.v	/^module INBUF_LVCMOS15U(Y,PAD);$/;"	m
INBUF_LVCMOS18	sim/proasic3.v	/^module INBUF_LVCMOS18(Y,PAD);$/;"	m
INBUF_LVCMOS18D	sim/proasic3.v	/^module INBUF_LVCMOS18D(Y,PAD);$/;"	m
INBUF_LVCMOS18U	sim/proasic3.v	/^module INBUF_LVCMOS18U(Y,PAD);$/;"	m
INBUF_LVCMOS25	sim/proasic3.v	/^module INBUF_LVCMOS25(Y,PAD);$/;"	m
INBUF_LVCMOS25D	sim/proasic3.v	/^module INBUF_LVCMOS25D(Y,PAD);$/;"	m
INBUF_LVCMOS25U	sim/proasic3.v	/^module INBUF_LVCMOS25U(Y,PAD);$/;"	m
INBUF_LVCMOS33	sim/proasic3.v	/^module INBUF_LVCMOS33(Y,PAD);$/;"	m
INBUF_LVCMOS33D	sim/proasic3.v	/^module INBUF_LVCMOS33D(Y,PAD);$/;"	m
INBUF_LVCMOS33U	sim/proasic3.v	/^module INBUF_LVCMOS33U(Y,PAD);$/;"	m
INBUF_LVCMOS5	sim/proasic3.v	/^module INBUF_LVCMOS5(Y,PAD);$/;"	m
INBUF_LVCMOS5D	sim/proasic3.v	/^module INBUF_LVCMOS5D(Y,PAD);$/;"	m
INBUF_LVCMOS5U	sim/proasic3.v	/^module INBUF_LVCMOS5U(Y,PAD);$/;"	m
INBUF_LVDS	sim/proasic3.v	/^module INBUF_LVDS (PADP,PADN,Y);$/;"	m
INBUF_LVPECL	sim/proasic3.v	/^module INBUF_LVPECL (PADP,PADN,Y);$/;"	m
INBUF_PCI	sim/proasic3.v	/^module INBUF_PCI(Y,PAD);$/;"	m
INBUF_PCIX	sim/proasic3.v	/^module INBUF_PCIX(Y,PAD);$/;"	m
INTFB	sim/proasic3.v	/^  input  POWERDOWN, EXTFB, INTFB, CLKA;$/;"	p
INTFB_ipd	sim/proasic3.v	/^   wire      INTFB_ipd;$/;"	n
INTFB_last_value	sim/proasic3.v	/^  reg        INTFB_last_value;$/;"	r
INTFB_num_re_stable	sim/proasic3.v	/^  integer    INTFB_num_re_stable=-1;$/;"	r
INTFB_period	sim/proasic3.v	/^   time      INTFB_period=0;$/;"	r
INTFB_period_stable	sim/proasic3.v	/^  reg        INTFB_period_stable;$/;"	r
INTFB_re	sim/proasic3.v	/^   time      INTFB_re;$/;"	r
INTRINSIC_DELAY	sim/proasic3.v	/^  parameter       INTRINSIC_DELAY     = 200;$/;"	c
INV	sim/proasic3.v	/^module INV(Y,A);$/;"	m
INVD	sim/proasic3.v	/^module INVD(Y,A);$/;"	m
IN_DELAY_BYP1	sim/proasic3.v	/^  parameter       IN_DELAY_BYP1  = 1523; \/\/ Instrinsic delay for CLKDIVDLY bypass mode$/;"	c
IN_DIV_DELAY	sim/proasic3.v	/^  parameter       IN_DIV_DELAY   =  335; \/\/ Input dividers intrinsic delay$/;"	c
IOBI_IB_OB_EB	sim/proasic3.v	/^module IOBI_IB_OB_EB(DOUT,EOUT,Y,D,E,YIN);$/;"	m
IOBI_IB_OB_EB_ST	sim/proasic3.v	/^module IOBI_IB_OB_EB_ST(DOUT,EOUT,Y,D,E,YIN);$/;"	m
IOBI_IB_OB_ER	sim/proasic3.v	/^module IOBI_IB_OB_ER(DOUT,Y,EOUT,D,YIN,E,OCLK);$/;"	m
IOBI_IB_OB_ERC	sim/proasic3.v	/^module IOBI_IB_OB_ERC(DOUT,EOUT,Y,D,E,OCLK,CLR,YIN);$/;"	m
IOBI_IB_OB_ERC_ST	sim/proasic3.v	/^module IOBI_IB_OB_ERC_ST(DOUT,EOUT,Y,D,E,CLK,CLR,YIN);$/;"	m
IOBI_IB_OB_ERE	sim/proasic3.v	/^module IOBI_IB_OB_ERE(DOUT,Y,EOUT,D,YIN,E,OCLK,OCE);$/;"	m
IOBI_IB_OB_EREC	sim/proasic3.v	/^module IOBI_IB_OB_EREC(DOUT,EOUT,Y,D,E,OCLK,CLR,OCE,YIN);$/;"	m
IOBI_IB_OB_EREP	sim/proasic3.v	/^module IOBI_IB_OB_EREP(DOUT,EOUT,Y,D,E,OCLK,OCE,PRE,YIN);$/;"	m
IOBI_IB_OB_ERP	sim/proasic3.v	/^module IOBI_IB_OB_ERP(DOUT,EOUT,Y,D,E,OCLK,PRE,YIN);$/;"	m
IOBI_IB_OB_ERP_ST	sim/proasic3.v	/^module IOBI_IB_OB_ERP_ST(DOUT,EOUT,Y,D,E,CLK,PRE,YIN);$/;"	m
IOBI_IB_OB_ER_ST	sim/proasic3.v	/^module IOBI_IB_OB_ER_ST(DOUT,Y,EOUT,D,YIN,E,CLK);$/;"	m
IOBI_IB_OD_EB	sim/proasic3.v	/^module IOBI_IB_OD_EB(DR, DF, CLR, E, OCLK, YIN, DOUT, EOUT, Y);$/;"	m
IOBI_IB_ORC_EB	sim/proasic3.v	/^module IOBI_IB_ORC_EB(EOUT,DOUT,Y,E,D,OCLK,CLR,YIN);$/;"	m
IOBI_IB_ORC_EB_ST	sim/proasic3.v	/^module IOBI_IB_ORC_EB_ST(EOUT,DOUT,Y,E,D,CLK,CLR,YIN);$/;"	m
IOBI_IB_ORC_ERC	sim/proasic3.v	/^module IOBI_IB_ORC_ERC(DOUT,EOUT,Y,D,OCLK,CLR,E,YIN);$/;"	m
IOBI_IB_ORC_ERC_ST	sim/proasic3.v	/^module IOBI_IB_ORC_ERC_ST(DOUT,EOUT,Y,D,CLK,CLR,E,YIN);$/;"	m
IOBI_IB_OREC_EB	sim/proasic3.v	/^module IOBI_IB_OREC_EB(EOUT,DOUT,Y,E,D,OCLK,CLR,OCE,YIN);$/;"	m
IOBI_IB_OREC_EREC	sim/proasic3.v	/^module IOBI_IB_OREC_EREC(DOUT,EOUT,Y,D,OCLK,CLR,OCE,E,YIN);$/;"	m
IOBI_IB_OREP_EB	sim/proasic3.v	/^module IOBI_IB_OREP_EB(EOUT,DOUT,Y,E,D,OCLK,OCE,PRE,YIN);$/;"	m
IOBI_IB_OREP_EREP	sim/proasic3.v	/^module IOBI_IB_OREP_EREP(DOUT,EOUT,Y,D,OCLK,OCE,PRE,E,YIN);$/;"	m
IOBI_IB_ORE_EB	sim/proasic3.v	/^module IOBI_IB_ORE_EB(EOUT,Y,DOUT,E,YIN,D,OCLK,OCE);$/;"	m
IOBI_IB_ORE_ERE	sim/proasic3.v	/^module IOBI_IB_ORE_ERE(Y,DOUT,EOUT,YIN,D,OCLK,OCE,E);$/;"	m
IOBI_IB_ORP_EB	sim/proasic3.v	/^module IOBI_IB_ORP_EB(EOUT,DOUT,Y,E,D,OCLK,PRE,YIN);$/;"	m
IOBI_IB_ORP_EB_ST	sim/proasic3.v	/^module IOBI_IB_ORP_EB_ST(EOUT,DOUT,Y,E,D,CLK,PRE,YIN);$/;"	m
IOBI_IB_ORP_ERP	sim/proasic3.v	/^module IOBI_IB_ORP_ERP(DOUT,EOUT,Y,D,OCLK,PRE,E,YIN);$/;"	m
IOBI_IB_ORP_ERP_ST	sim/proasic3.v	/^module IOBI_IB_ORP_ERP_ST(DOUT,EOUT,Y,D,CLK,PRE,E,YIN);$/;"	m
IOBI_IB_OR_EB	sim/proasic3.v	/^module IOBI_IB_OR_EB(OCLK, DOUT,Y, EOUT,D,E, YIN);$/;"	m
IOBI_IB_OR_EB_ST	sim/proasic3.v	/^module IOBI_IB_OR_EB_ST(CLK, DOUT,Y, EOUT,D,E, YIN);$/;"	m
IOBI_IB_OR_ER	sim/proasic3.v	/^module IOBI_IB_OR_ER(Y,DOUT,EOUT,YIN,D,OCLK,E);$/;"	m
IOBI_IB_OR_ER_ST	sim/proasic3.v	/^module IOBI_IB_OR_ER_ST(Y,DOUT,EOUT,YIN,D,CLK,E);$/;"	m
IOBI_ID_OB_EB	sim/proasic3.v	/^module IOBI_ID_OB_EB(D, CLR, E, ICLK, YIN, DOUT, EOUT, YR, YF);$/;"	m
IOBI_ID_OD_EB	sim/proasic3.v	/^module IOBI_ID_OD_EB(E,DOUT,OCLK,CLR,DR,DF,YR,YF,ICLK,YIN,EOUT);$/;"	m
IOBI_ID_OD_ERC	sim/proasic3.v	/^module IOBI_ID_OD_ERC(E,DOUT,OCLK,CLR,DR,DF,YR,YF,ICLK,YIN,EOUT);$/;"	m
IOBI_IRC_OB_EB	sim/proasic3.v	/^module IOBI_IRC_OB_EB(DOUT,EOUT,Y,D,E,YIN,ICLK,CLR);$/;"	m
IOBI_IRC_OB_EB_ST	sim/proasic3.v	/^module IOBI_IRC_OB_EB_ST(DOUT,EOUT,Y,D,E,YIN,CLK,CLR);$/;"	m
IOBI_IRC_OB_ERC	sim/proasic3.v	/^module IOBI_IRC_OB_ERC(DOUT,EOUT,Y,D,E,OCLK,CLR,YIN,ICLK);$/;"	m
IOBI_IRC_OB_ERC_ST	sim/proasic3.v	/^module IOBI_IRC_OB_ERC_ST(DOUT,EOUT,Y,D,E,CLR,YIN,CLK);$/;"	m
IOBI_IRC_OB_EREC	sim/proasic3.v	/^module IOBI_IRC_OB_EREC(DOUT,EOUT,Y,D,E,OCLK,CLR,OCE,YIN,ICLK);$/;"	m
IOBI_IRC_ORC_EB	sim/proasic3.v	/^module IOBI_IRC_ORC_EB(EOUT,DOUT,Y,E,D,OCLK,CLR,YIN,ICLK);$/;"	m
IOBI_IRC_ORC_EB_ST	sim/proasic3.v	/^module IOBI_IRC_ORC_EB_ST(EOUT,DOUT,Y,E,D,CLR,YIN,CLK);$/;"	m
IOBI_IRC_ORC_ERC	sim/proasic3.v	/^module IOBI_IRC_ORC_ERC(DOUT,EOUT,Y,D,OCLK,CLR,E,YIN,ICLK);$/;"	m
IOBI_IRC_ORC_ERC_ST	sim/proasic3.v	/^module IOBI_IRC_ORC_ERC_ST(DOUT,EOUT,Y,D,CLR,E,YIN,CLK);$/;"	m
IOBI_IRC_OREC_EB	sim/proasic3.v	/^module IOBI_IRC_OREC_EB(EOUT,DOUT,Y,E,D,OCLK,CLR,OCE,YIN,ICLK);$/;"	m
IOBI_IRC_OREC_EREC	sim/proasic3.v	/^module IOBI_IRC_OREC_EREC(DOUT,EOUT,Y,D,OCLK,CLR,OCE,E,YIN,ICLK);$/;"	m
IOBI_IREC_OB_EB	sim/proasic3.v	/^module IOBI_IREC_OB_EB(DOUT,EOUT,Y,D,E,YIN,ICLK,CLR,ICE);$/;"	m
IOBI_IREC_OB_ERC	sim/proasic3.v	/^module IOBI_IREC_OB_ERC(DOUT,EOUT,Y,D,E,OCLK,CLR,YIN,ICLK,ICE);$/;"	m
IOBI_IREC_OB_EREC	sim/proasic3.v	/^module IOBI_IREC_OB_EREC(DOUT,EOUT,Y,D,E,OCLK,CLR,OCE,YIN,ICLK,ICE);$/;"	m
IOBI_IREC_ORC_EB	sim/proasic3.v	/^module IOBI_IREC_ORC_EB(EOUT,DOUT,Y,E,D,OCLK,CLR,YIN,ICLK,ICE);$/;"	m
IOBI_IREC_ORC_ERC	sim/proasic3.v	/^module IOBI_IREC_ORC_ERC(DOUT,EOUT,Y,D,OCLK,CLR,E,YIN,ICLK,ICE);$/;"	m
IOBI_IREC_OREC_EB	sim/proasic3.v	/^module IOBI_IREC_OREC_EB(EOUT,DOUT,Y,E,D,OCLK,CLR,OCE,YIN,ICLK,ICE);$/;"	m
IOBI_IREC_OREC_EREC	sim/proasic3.v	/^module IOBI_IREC_OREC_EREC(DOUT,EOUT,Y,D,OCLK,CLR,OCE,E,YIN,ICLK,ICE);$/;"	m
IOBI_IREP_OB_EB	sim/proasic3.v	/^module IOBI_IREP_OB_EB(DOUT,EOUT,Y,D,E,YIN,ICLK,ICE,PRE);$/;"	m
IOBI_IREP_OB_EREP	sim/proasic3.v	/^module IOBI_IREP_OB_EREP(DOUT,EOUT,Y,D,E,OCLK,OCE,PRE,YIN,ICLK,ICE);$/;"	m
IOBI_IREP_OB_ERP	sim/proasic3.v	/^module IOBI_IREP_OB_ERP(DOUT,EOUT,Y,D,E,OCLK,PRE,YIN,ICLK,ICE);$/;"	m
IOBI_IREP_OREP_EB	sim/proasic3.v	/^module IOBI_IREP_OREP_EB(EOUT,DOUT,Y,E,D,OCLK,OCE,PRE,YIN,ICLK,ICE);$/;"	m
IOBI_IREP_OREP_EREP	sim/proasic3.v	/^module IOBI_IREP_OREP_EREP(DOUT,EOUT,Y,D,OCLK,OCE,PRE,E,YIN,ICLK,ICE);$/;"	m
IOBI_IREP_ORP_EB	sim/proasic3.v	/^module IOBI_IREP_ORP_EB(EOUT,DOUT,Y,E,D,OCLK,PRE,YIN,ICLK,ICE);$/;"	m
IOBI_IREP_ORP_ERP	sim/proasic3.v	/^module IOBI_IREP_ORP_ERP(DOUT,EOUT,Y,D,OCLK,PRE,E,YIN,ICLK,ICE);$/;"	m
IOBI_IRE_OB_EB	sim/proasic3.v	/^module IOBI_IRE_OB_EB(DOUT,EOUT,Y,D,E,YIN,ICLK,ICE);$/;"	m
IOBI_IRE_OB_ER	sim/proasic3.v	/^module IOBI_IRE_OB_ER(DOUT,EOUT,Y,D,E,OCLK,YIN,ICLK,ICE);$/;"	m
IOBI_IRE_OB_ERE	sim/proasic3.v	/^module IOBI_IRE_OB_ERE(DOUT,EOUT,Y,D,E,OCLK,OCE,YIN,ICLK,ICE);$/;"	m
IOBI_IRE_ORE_EB	sim/proasic3.v	/^module IOBI_IRE_ORE_EB(EOUT,DOUT,Y,E,D,OCLK,OCE,YIN,ICLK,ICE);$/;"	m
IOBI_IRE_ORE_ERE	sim/proasic3.v	/^module IOBI_IRE_ORE_ERE(EOUT,DOUT,Y,E,OCLK,OCE,D,YIN,ICLK,ICE);$/;"	m
IOBI_IRE_OR_EB	sim/proasic3.v	/^module IOBI_IRE_OR_EB(EOUT,DOUT,Y,E,D,OCLK,YIN,ICLK,ICE);$/;"	m
IOBI_IRE_OR_ER	sim/proasic3.v	/^module IOBI_IRE_OR_ER(EOUT,DOUT,Y,E,OCLK,D,YIN,ICLK,ICE);$/;"	m
IOBI_IRP_OB_EB	sim/proasic3.v	/^module IOBI_IRP_OB_EB(DOUT,EOUT,Y,D,E,YIN,ICLK,PRE);$/;"	m
IOBI_IRP_OB_EB_ST	sim/proasic3.v	/^module IOBI_IRP_OB_EB_ST(DOUT,EOUT,Y,D,E,YIN,CLK,PRE);$/;"	m
IOBI_IRP_OB_EREP	sim/proasic3.v	/^module IOBI_IRP_OB_EREP(DOUT,EOUT,Y,D,E,OCLK,OCE,PRE,YIN,ICLK);$/;"	m
IOBI_IRP_OB_ERP	sim/proasic3.v	/^module IOBI_IRP_OB_ERP(DOUT,EOUT,Y,D,E,OCLK,PRE,YIN,ICLK);$/;"	m
IOBI_IRP_OB_ERP_ST	sim/proasic3.v	/^module IOBI_IRP_OB_ERP_ST(DOUT,EOUT,Y,D,E,PRE,YIN,CLK);$/;"	m
IOBI_IRP_OREP_EB	sim/proasic3.v	/^module IOBI_IRP_OREP_EB(EOUT,DOUT,Y,E,D,OCLK,OCE,PRE,YIN,ICLK);$/;"	m
IOBI_IRP_OREP_EREP	sim/proasic3.v	/^module IOBI_IRP_OREP_EREP(DOUT,EOUT,Y,D,OCLK,OCE,PRE,E,YIN,ICLK);$/;"	m
IOBI_IRP_ORP_EB	sim/proasic3.v	/^module IOBI_IRP_ORP_EB(EOUT,DOUT,Y,E,D,OCLK,PRE,YIN,ICLK);$/;"	m
IOBI_IRP_ORP_EB_ST	sim/proasic3.v	/^module IOBI_IRP_ORP_EB_ST(EOUT,DOUT,Y,E,D,PRE,YIN,CLK);$/;"	m
IOBI_IRP_ORP_ERP	sim/proasic3.v	/^module IOBI_IRP_ORP_ERP(DOUT,EOUT,Y,D,OCLK,PRE,E,YIN,ICLK);$/;"	m
IOBI_IRP_ORP_ERP_ST	sim/proasic3.v	/^module IOBI_IRP_ORP_ERP_ST(DOUT,EOUT,Y,D,PRE,E,YIN,CLK);$/;"	m
IOBI_IR_OB_EB	sim/proasic3.v	/^module IOBI_IR_OB_EB(DOUT,EOUT,Y,D,E,YIN,ICLK);$/;"	m
IOBI_IR_OB_EB_ST	sim/proasic3.v	/^module IOBI_IR_OB_EB_ST(DOUT,EOUT,Y,D,E,YIN,CLK);$/;"	m
IOBI_IR_OB_ER	sim/proasic3.v	/^module IOBI_IR_OB_ER(DOUT,EOUT,Y,D,E,OCLK,YIN,ICLK);$/;"	m
IOBI_IR_OB_ERE	sim/proasic3.v	/^module IOBI_IR_OB_ERE(DOUT,EOUT,Y,D,E,OCLK,OCE,YIN,ICLK);$/;"	m
IOBI_IR_OB_ER_ST	sim/proasic3.v	/^module IOBI_IR_OB_ER_ST(DOUT,EOUT,Y,D,E,YIN,CLK);$/;"	m
IOBI_IR_ORE_EB	sim/proasic3.v	/^module IOBI_IR_ORE_EB(EOUT,DOUT,Y,E,D,OCLK,OCE,YIN,ICLK);$/;"	m
IOBI_IR_ORE_ERE	sim/proasic3.v	/^module IOBI_IR_ORE_ERE(EOUT,DOUT,Y,E,OCLK,OCE,D,YIN,ICLK);$/;"	m
IOBI_IR_OR_EB	sim/proasic3.v	/^module IOBI_IR_OR_EB(EOUT,DOUT,Y,E,D,OCLK,YIN,ICLK);$/;"	m
IOBI_IR_OR_EB_ST	sim/proasic3.v	/^module IOBI_IR_OR_EB_ST(EOUT,DOUT,Y,E,D,YIN,CLK);$/;"	m
IOBI_IR_OR_ER	sim/proasic3.v	/^module IOBI_IR_OR_ER(EOUT,DOUT,Y,E,OCLK,D,YIN,ICLK);$/;"	m
IOBI_IR_OR_ER_ST	sim/proasic3.v	/^module IOBI_IR_OR_ER_ST(EOUT,DOUT,Y,E,D,YIN,CLK);$/;"	m
IOIN_IB	sim/proasic3.v	/^module IOIN_IB(Y,YIN);$/;"	m
IOIN_IB_ST	sim/proasic3.v	/^module IOIN_IB_ST(Y,YIN);$/;"	m
IOIN_ID	sim/proasic3.v	/^module IOIN_ID(YIN,ICLK,CLR,YR,YF);$/;"	m
IOIN_IR	sim/proasic3.v	/^module IOIN_IR(ICLK, Y,YIN);$/;"	m
IOIN_IRC	sim/proasic3.v	/^module IOIN_IRC(CLR, ICLK, Y,YIN);$/;"	m
IOIN_IRC_ST	sim/proasic3.v	/^module IOIN_IRC_ST(CLR, CLK, Y,YIN);$/;"	m
IOIN_IRE	sim/proasic3.v	/^module IOIN_IRE(ICE, ICLK, Y,YIN);$/;"	m
IOIN_IREC	sim/proasic3.v	/^module IOIN_IREC(CLR, ICE, ICLK, Y,YIN);$/;"	m
IOIN_IREP	sim/proasic3.v	/^module IOIN_IREP(PRE, ICE, ICLK, Y,YIN);$/;"	m
IOIN_IRP	sim/proasic3.v	/^module IOIN_IRP(PRE, ICLK, Y,YIN);$/;"	m
IOIN_IRP_ST	sim/proasic3.v	/^module IOIN_IRP_ST(PRE, CLK, Y,YIN);$/;"	m
IOIN_IR_ST	sim/proasic3.v	/^module IOIN_IR_ST(CLK, Y,YIN);$/;"	m
IOPADN_BI	sim/proasic3.v	/^module IOPADN_BI(N2POUT,PAD,DB,E);$/;"	m
IOPADN_IN	sim/proasic3.v	/^module IOPADN_IN(PAD,N2POUT);$/;"	m
IOPADN_OUT	sim/proasic3.v	/^module IOPADN_OUT(PAD,DB);$/;"	m
IOPADN_TRI	sim/proasic3.v	/^module IOPADN_TRI(DB, E, PAD);$/;"	m
IOPADP_BI	sim/proasic3.v	/^module IOPADP_BI(Y,PAD,N2PIN,D,E);$/;"	m
IOPADP_IN	sim/proasic3.v	/^module IOPADP_IN(PAD,N2PIN,Y);$/;"	m
IOPADP_TRI	sim/proasic3.v	/^module IOPADP_TRI(D, E, PAD);$/;"	m
IOPAD_BI	sim/proasic3.v	/^module IOPAD_BI(Y,D,E,PAD);$/;"	m
IOPAD_BI_D	sim/proasic3.v	/^module IOPAD_BI_D(Y,D,E,PAD);$/;"	m
IOPAD_BI_U	sim/proasic3.v	/^module IOPAD_BI_U(Y,D,E,PAD);$/;"	m
IOPAD_IN	sim/proasic3.v	/^module IOPAD_IN(Y,PAD);$/;"	m
IOPAD_IN_D	sim/proasic3.v	/^module IOPAD_IN_D(Y,PAD);$/;"	m
IOPAD_IN_U	sim/proasic3.v	/^module IOPAD_IN_U(Y,PAD);$/;"	m
IOPAD_TRI	sim/proasic3.v	/^module IOPAD_TRI(PAD,D,E);$/;"	m
IOPAD_TRI_D	sim/proasic3.v	/^module IOPAD_TRI_D(PAD,D,E);$/;"	m
IOPAD_TRI_U	sim/proasic3.v	/^module IOPAD_TRI_U(PAD,D,E);$/;"	m
IOTRI_OB_EB	sim/proasic3.v	/^module IOTRI_OB_EB(DOUT,EOUT,D,E);$/;"	m
IOTRI_OB_EB_ST	sim/proasic3.v	/^module IOTRI_OB_EB_ST(DOUT,EOUT,D,E);$/;"	m
IOTRI_OB_ER	sim/proasic3.v	/^module IOTRI_OB_ER(OCLK, EOUT,DOUT,E,D);$/;"	m
IOTRI_OB_ERC	sim/proasic3.v	/^module IOTRI_OB_ERC(CLR, OCLK, EOUT,DOUT,E,D);$/;"	m
IOTRI_OB_ERC_ST	sim/proasic3.v	/^module IOTRI_OB_ERC_ST(CLR, CLK, EOUT,DOUT,E,D);$/;"	m
IOTRI_OB_ERE	sim/proasic3.v	/^module IOTRI_OB_ERE(OCE, OCLK, EOUT,DOUT,E,D);$/;"	m
IOTRI_OB_EREC	sim/proasic3.v	/^module IOTRI_OB_EREC(CLR, OCE, OCLK, EOUT,DOUT,E,D);$/;"	m
IOTRI_OB_EREP	sim/proasic3.v	/^module IOTRI_OB_EREP(PRE, OCE, OCLK, EOUT,DOUT,E,D);$/;"	m
IOTRI_OB_ERP	sim/proasic3.v	/^module IOTRI_OB_ERP(PRE, OCLK, EOUT,DOUT,E,D);$/;"	m
IOTRI_OB_ERP_ST	sim/proasic3.v	/^module IOTRI_OB_ERP_ST(PRE, CLK, EOUT,DOUT,E,D);$/;"	m
IOTRI_OB_ER_ST	sim/proasic3.v	/^module IOTRI_OB_ER_ST(CLK, EOUT,DOUT,E,D);$/;"	m
IOTRI_OD_EB	sim/proasic3.v	/^module IOTRI_OD_EB(E,EOUT,DOUT,OCLK,CLR,DR,DF);$/;"	m
IOTRI_OD_ERC	sim/proasic3.v	/^module IOTRI_OD_ERC(E,EOUT,DOUT,OCLK,CLR,DR,DF);$/;"	m
IOTRI_ORC_EB	sim/proasic3.v	/^module IOTRI_ORC_EB(CLR, OCLK, DOUT,EOUT,D,E);$/;"	m
IOTRI_ORC_EB_ST	sim/proasic3.v	/^module IOTRI_ORC_EB_ST(CLR, CLK, DOUT,EOUT,D,E);$/;"	m
IOTRI_ORC_ERC	sim/proasic3.v	/^module IOTRI_ORC_ERC(DOUT,EOUT,D,OCLK,CLR,E);$/;"	m
IOTRI_ORC_ERC_ST	sim/proasic3.v	/^module IOTRI_ORC_ERC_ST(DOUT,EOUT,D,CLK,CLR,E);$/;"	m
IOTRI_OREC_EB	sim/proasic3.v	/^module IOTRI_OREC_EB(CLR, OCE, OCLK, DOUT,EOUT,D,E);$/;"	m
IOTRI_OREC_EREC	sim/proasic3.v	/^module IOTRI_OREC_EREC(DOUT,EOUT,D,OCLK,CLR,OCE,E);$/;"	m
IOTRI_OREP_EB	sim/proasic3.v	/^module IOTRI_OREP_EB(PRE, OCE, OCLK, DOUT,EOUT,D,E);$/;"	m
IOTRI_OREP_EREP	sim/proasic3.v	/^module IOTRI_OREP_EREP(DOUT,EOUT,D,OCLK,OCE,PRE,E);$/;"	m
IOTRI_ORE_EB	sim/proasic3.v	/^module IOTRI_ORE_EB(OCE, OCLK, DOUT,EOUT,D,E);$/;"	m
IOTRI_ORE_ERE	sim/proasic3.v	/^module IOTRI_ORE_ERE(EOUT,DOUT,E,OCLK,OCE,D);$/;"	m
IOTRI_ORP_EB	sim/proasic3.v	/^module IOTRI_ORP_EB(PRE, OCLK, DOUT,EOUT,D,E);$/;"	m
IOTRI_ORP_EB_ST	sim/proasic3.v	/^module IOTRI_ORP_EB_ST(PRE, CLK, DOUT,EOUT,D,E);$/;"	m
IOTRI_ORP_ERP	sim/proasic3.v	/^module IOTRI_ORP_ERP(DOUT,EOUT,D,OCLK,PRE,E);$/;"	m
IOTRI_ORP_ERP_ST	sim/proasic3.v	/^module IOTRI_ORP_ERP_ST(DOUT,EOUT,D,CLK,PRE,E);$/;"	m
IOTRI_OR_EB	sim/proasic3.v	/^module IOTRI_OR_EB(OCLK, DOUT,EOUT,D,E);$/;"	m
IOTRI_OR_EB_ST	sim/proasic3.v	/^module IOTRI_OR_EB_ST(CLK, DOUT,EOUT,D,E);$/;"	m
IOTRI_OR_ER	sim/proasic3.v	/^module IOTRI_OR_ER(EOUT,DOUT,E,OCLK,D);$/;"	m
IOTRI_OR_ER_ST	sim/proasic3.v	/^module IOTRI_OR_ER_ST(EOUT,DOUT,E,CLK,D);$/;"	m
IR	sim/proasic3.v	/^reg [7:0] IR, SHREG;$/;"	r
Inpulse	apes_top.v	/^input  [49:0] Inpulse;$/;"	p
Inpulse	pulse_counters.v	/^input  [49:0] Inpulse;$/;"	p
Inpulse	tb_apes_top.v	/^    reg [49:0] Inpulse;$/;"	r
InputLoad	sim/proasic3.v	/^	specparam    InputLoad$D = 0.0;$/;"	c
InputLoad	sim/proasic3.v	/^	specparam    InputLoad$G = 0.0;$/;"	c
InputLoad	sim/proasic3.v	/^	specparam    InputLoad$PRE = 0.0;$/;"	c
InputLoad	sim/proasic3.v	/^         specparam   InputLoad$CLK = 2;$/;"	c
InputLoad	sim/proasic3.v	/^         specparam   InputLoad$CLR = 6;$/;"	c
InputLoad	sim/proasic3.v	/^         specparam   InputLoad$D    = 1;$/;"	c
InputLoad	sim/proasic3.v	/^         specparam   InputLoad$D = 1;$/;"	c
InputLoad	sim/proasic3.v	/^         specparam   InputLoad$DB = 1;$/;"	c
InputLoad	sim/proasic3.v	/^         specparam   InputLoad$DF = 2;$/;"	c
InputLoad	sim/proasic3.v	/^         specparam   InputLoad$DR = 2;$/;"	c
InputLoad	sim/proasic3.v	/^         specparam   InputLoad$E = 1;$/;"	c
InputLoad	sim/proasic3.v	/^         specparam   InputLoad$ICLK = 2;$/;"	c
InputLoad	sim/proasic3.v	/^         specparam   InputLoad$OCLK = 2;$/;"	c
InputLoad	sim/proasic3.v	/^         specparam   InputLoad$PADN = 0;$/;"	c
InputLoad	sim/proasic3.v	/^         specparam   InputLoad$PADP = 0;$/;"	c
InputLoad	sim/proasic3.v	/^         specparam   InputLoad$YIN = 2;$/;"	c
InputLoad	sim/proasic3.v	/^    specparam   InputLoad$PAD = 1;$/;"	c
J	sim/proasic3.v	/^           J,K,$/;"	p
K	sim/proasic3.v	/^           J,K,$/;"	p
LOCK	sim/proasic3.v	/^   output  YB, YC, PLLOUT, LOCK, EXTFBOUT;$/;"	p
LOCK	sim/proasic3.v	/^  output GLA, LOCK, GLB, YB, GLC, YC;$/;"	p
LOCK	sim/proasic3.v	/^output LOCK;$/;"	p
LOCKIN	sim/proasic3.v	/^   input YBIN, YCIN, VCOIN, LOCKIN, EXTFBIN;$/;"	p
LOCKOUT	sim/proasic3.v	/^    output GLAOUT, LOCKOUT, GLBOUT, YBOUT, GLCOUT, YCOUT;$/;"	p
LOCK_OUT_DELAY	sim/proasic3.v	/^  parameter       LOCK_OUT_DELAY = 120; \/\/ LOCK to OUT propagation delay$/;"	c
LOCK_re	sim/proasic3.v	/^  time            LOCK_re;$/;"	r
LSICC	sim/proasic3.v	/^ input LSICC; $/;"	p
Lcla	apes_adc.v	/^input  [ 8:0] Lcla;                    \/\/ Register Address$/;"	p
Lcla	apes_dac.v	/^  regw_pls, Lcla, Lcld, $/;"	c
Lcla	apes_dac.v	/^input  [ 8:0] Lcla;                    \/\/ Register Address$/;"	p
Lcla	apes_dac1.v	/^  regw_pls, Lcla, Lcld, $/;"	c
Lcla	apes_dac1.v	/^input  [ 8:0] Lcla;                    \/\/ Register Address$/;"	p
Lcld	apes_adc.v	/^input  [31:0] Lcld;                    \/\/ Local Write Data$/;"	p
Lcld	apes_dac.v	/^  regw_pls, Lcla, Lcld, $/;"	c
Lcld	apes_dac.v	/^input  [31:0] Lcld;                    \/\/ Local Write Data$/;"	p
Lcld	apes_dac1.v	/^  regw_pls, Lcla, Lcld, $/;"	c
Lcld	apes_dac1.v	/^input  [31:0] Lcld;                    \/\/ Local Write Data$/;"	p
LibName	sim/proasic3.v	/^	specparam    LibName	="proasic3";$/;"	c
LibName	sim/proasic3.v	/^         specparam   LibName        = "proasic3";$/;"	c
LibName	sim/proasic3.v	/^         specparam   LibName       = "proasic3";$/;"	c
LibName	sim/proasic3.v	/^         specparam   LibName     = "proasic3";$/;"	c
LibName	sim/proasic3.v	/^      specparam   LibName     = "proasic3";$/;"	c
LibName	sim/proasic3.v	/^    specparam   LibName       = "proasic3";$/;"	c
LibName	sim/proasic3.v	/^    specparam   LibName     = "proasic3";$/;"	c
MAJ3	sim/proasic3.v	/^module MAJ3(Y,A,B,C);$/;"	m
MAJ3X	sim/proasic3.v	/^module MAJ3X(Y,A,B,C);$/;"	m
MAJ3XI	sim/proasic3.v	/^module MAJ3XI(Y,A,B,C);$/;"	m
MAXADD	sim/proasic3.v	/^integer MAXADD;$/;"	r
MAX_ADDR	sim/proasic3.v	/^integer MAX_ADDR;$/;"	r
MAX_DEPTH	sim/proasic3.v	/^integer MAX_DEPTH;$/;"	r
MEM	sim/proasic3.v	/^reg [4095:0] MEM;$/;"	r
MEM9	sim/proasic3.v	/^reg [511 :0] MEM9;$/;"	r
MEMORYFILE	sim/proasic3.v	/^parameter MEMORYFILE = "";$/;"	c
MEM_512_9	sim/proasic3.v	/^reg [8:0] MEM_512_9 [0:511];$/;"	r
MIN3	sim/proasic3.v	/^module MIN3(Y,A,B,C);$/;"	m
MIN3X	sim/proasic3.v	/^module MIN3X(Y,A,B,C);$/;"	m
MIN3XI	sim/proasic3.v	/^module MIN3XI(Y,A,B,C);$/;"	m
MODE	sim/proasic3.v	/^input MODE;$/;"	p
MODE_ipd	sim/proasic3.v	/^wire MODE_ipd;$/;"	n
MUX_DELAY	sim/proasic3.v	/^  parameter       MUX_DELAY      = 1200; \/\/ MUXA\/MUXB\/MUXC intrinsic delay$/;"	c
MX2	sim/proasic3.v	/^module MX2(Y,A,S,B);$/;"	m
MX2A	sim/proasic3.v	/^module MX2A(Y,A,S,B);$/;"	m
MX2B	sim/proasic3.v	/^module MX2B(Y,A,S,B);$/;"	m
MX2C	sim/proasic3.v	/^module MX2C(Y,A,S,B);$/;"	m
MacroType	sim/proasic3.v	/^		specparam MacroType = "comb";$/;"	c
MacroType	sim/proasic3.v	/^		specparam MacroType = "multi";$/;"	c
MacroType	sim/proasic3.v	/^	specparam MacroType = "multi";$/;"	c
MacroType	sim/proasic3.v	/^                specparam MacroType = "comb";$/;"	c
MacroType	sim/proasic3.v	/^         specparam   MacroType      = "io";$/;"	c
MacroType	sim/proasic3.v	/^         specparam   MacroType = "clkbuf_lvds";$/;"	c
MacroType	sim/proasic3.v	/^         specparam   MacroType = "clkbuf_lvpecl";$/;"	c
MacroType	sim/proasic3.v	/^         specparam   MacroType = "ddr";$/;"	c
MacroType	sim/proasic3.v	/^         specparam   MacroType = "ddr_out";$/;"	c
MacroType	sim/proasic3.v	/^         specparam   MacroType = "inbuf_lvds";$/;"	c
MacroType	sim/proasic3.v	/^         specparam   MacroType = "inbuf_lvpecl";$/;"	c
MacroType	sim/proasic3.v	/^         specparam   MacroType = "io";$/;"	c
MacroType	sim/proasic3.v	/^        specparam MacroType = "comb";$/;"	c
MacroType	sim/proasic3.v	/^    specparam   MacroType     = "io";$/;"	c
Mcp_dac_clk	apes_top.v	/^output        Mcp_dac_clk;                 \/\/ DAC Clock input            $/;"	p
Mcp_dac_clk	dac_adc_top.v	/^output        Mcp_dac_clk;        \/\/ DAC Clock input            $/;"	p
Mcp_dac_clk	tb_apes_top.v	/^          Mcp_dac_clk,             \/\/ DAC Clock input            ( T5)$/;"	n
Mcp_dac_cs	apes_top.v	/^output        Mcp_dac_cs;                  \/\/ DAC Chip Select $/;"	p
Mcp_dac_cs	dac_adc_top.v	/^output        Mcp_dac_cs;        \/\/ DAC Chip Select  $/;"	p
Mcp_dac_cs	tb_apes_top.v	/^          Mcp_dac_cs,             \/\/ DAC Chip Select 1 (U2)     ( T6)$/;"	n
Mcp_dac_sdi	apes_top.v	/^output        Mcp_dac_sdi;                 \/\/ DAC Serial Data input      $/;"	p
Mcp_dac_sdi	dac_adc_top.v	/^output        Mcp_dac_sdi;        \/\/ DAC Serial Data input      $/;"	p
Mcp_dac_sdi	tb_apes_top.v	/^          Mcp_dac_sdi,             \/\/ DAC Serial Data input      ( R7)$/;"	n
N2PIN	sim/proasic3.v	/^ input D,E,N2PIN;$/;"	p
N2PIN	sim/proasic3.v	/^input  PAD,N2PIN;$/;"	p
N2POUT	sim/proasic3.v	/^ output N2POUT;$/;"	p
N2POUT	sim/proasic3.v	/^output  N2POUT;$/;"	p
NAND2	sim/proasic3.v	/^module NAND2(Y,A,B);$/;"	m
NAND2A	sim/proasic3.v	/^module NAND2A(Y,A,B);$/;"	m
NAND2B	sim/proasic3.v	/^module NAND2B(Y,A,B);$/;"	m
NAND3	sim/proasic3.v	/^module NAND3(Y,A,B,C);$/;"	m
NAND3A	sim/proasic3.v	/^module NAND3A(Y,A,B,C);$/;"	m
NAND3B	sim/proasic3.v	/^module NAND3B(Y,A,B,C);$/;"	m
NAND3C	sim/proasic3.v	/^module NAND3C(Y,A,B,C);$/;"	m
NET_0_0	sim/proasic3.v	/^ wire NET_0_0, NET_0_1, NET_0_2, NET_0_3, NET_0_4, NET_0_5;$/;"	n
NET_0_0	sim/proasic3.v	/^ wire NET_0_0, NET_0_1, NET_0_2, NET_0_3;$/;"	n
NET_0_0	sim/proasic3.v	/^ wire NET_0_0, NET_0_1;$/;"	n
NET_0_0	sim/proasic3.v	/^ wire NET_0_0;$/;"	n
NET_0_1	sim/proasic3.v	/^ wire NET_0_0, NET_0_1, NET_0_2, NET_0_3, NET_0_4, NET_0_5;$/;"	n
NET_0_1	sim/proasic3.v	/^ wire NET_0_0, NET_0_1, NET_0_2, NET_0_3;$/;"	n
NET_0_1	sim/proasic3.v	/^ wire NET_0_0, NET_0_1;$/;"	n
NET_0_2	sim/proasic3.v	/^ wire NET_0_0, NET_0_1, NET_0_2, NET_0_3, NET_0_4, NET_0_5;$/;"	n
NET_0_2	sim/proasic3.v	/^ wire NET_0_0, NET_0_1, NET_0_2, NET_0_3;$/;"	n
NET_0_3	sim/proasic3.v	/^ wire NET_0_0, NET_0_1, NET_0_2, NET_0_3, NET_0_4, NET_0_5;$/;"	n
NET_0_3	sim/proasic3.v	/^ wire NET_0_0, NET_0_1, NET_0_2, NET_0_3;$/;"	n
NET_0_4	sim/proasic3.v	/^ wire NET_0_0, NET_0_1, NET_0_2, NET_0_3, NET_0_4, NET_0_5;$/;"	n
NET_0_5	sim/proasic3.v	/^ wire NET_0_0, NET_0_1, NET_0_2, NET_0_3, NET_0_4, NET_0_5;$/;"	n
NET_0_6	sim/proasic3.v	/^ wire NET_0_6;$/;"	n
NOR2	sim/proasic3.v	/^module NOR2(Y,A,B);$/;"	m
NOR2A	sim/proasic3.v	/^module NOR2A(Y,A,B);$/;"	m
NOR2B	sim/proasic3.v	/^module NOR2B(Y,A,B);$/;"	m
NOR3	sim/proasic3.v	/^module NOR3(Y,A,B,C);$/;"	m
NOR3A	sim/proasic3.v	/^module NOR3A(Y,A,B,C);$/;"	m
NOR3B	sim/proasic3.v	/^module NOR3B(Y,A,B,C);$/;"	m
NOR3C	sim/proasic3.v	/^module NOR3C(Y,A,B,C);$/;"	m
NOTIFIER_REG	sim/proasic3.v	/^        NOTIFIER_REG;$/;"	p
NOTIFIER_REG	sim/proasic3.v	/^    input  NOTIFIER_REG,$/;"	p
NOTIFIER_REG	sim/proasic3.v	/^  input  NOTIFIER_REG;$/;"	p
NOTIFY_REG	sim/proasic3.v	/^  reg             NOTIFY_REG;$/;"	r
NOTIFY_REG	sim/proasic3.v	/^ reg NOTIFY_REG;$/;"	r
NOTIFY_REG	sim/proasic3.v	/^reg       NOTIFY_REG;$/;"	r
NOTIFY_REG	sim/proasic3.v	/^reg  NOTIFY_REG;$/;"	r
NOTIFY_REG	sim/proasic3.v	/^reg NOTIFY_REG;$/;"	r
O	sim/adc128s102.v	/^parameter     O=1'b0, l=1'b1, X=1'bx, Z=1'bz;    \/\/ onetickbeemyass$/;"	c
O	utils.v	/^parameter O=1'b0, l=1'b1;    \/\/ onetickbeemyass$/;"	c
OA1	sim/proasic3.v	/^module OA1(Y,A,B,C);$/;"	m
OA1A	sim/proasic3.v	/^module OA1A(Y,A,B,C);$/;"	m
OA1B	sim/proasic3.v	/^module OA1B(Y,C,A,B);$/;"	m
OA1C	sim/proasic3.v	/^module OA1C(Y,A,B,C);$/;"	m
OADIV	sim/proasic3.v	/^   wire [4:0] 	  OADIV = {  OADIV4, OADIV3,$/;"	n
OADIV0	sim/proasic3.v	/^  input  OADIV4, OADIV3, OADIV2, OADIV1, OADIV0;$/;"	p
OADIV0	sim/proasic3.v	/^input OADIV0;$/;"	p
OADIV1	sim/proasic3.v	/^  input  OADIV4, OADIV3, OADIV2, OADIV1, OADIV0;$/;"	p
OADIV1	sim/proasic3.v	/^input OADIV1;$/;"	p
OADIV2	sim/proasic3.v	/^  input  OADIV4, OADIV3, OADIV2, OADIV1, OADIV0;$/;"	p
OADIV2	sim/proasic3.v	/^input OADIV2;$/;"	p
OADIV3	sim/proasic3.v	/^  input  OADIV4, OADIV3, OADIV2, OADIV1, OADIV0;$/;"	p
OADIV3	sim/proasic3.v	/^input OADIV3;$/;"	p
OADIV4	sim/proasic3.v	/^  input  OADIV4, OADIV3, OADIV2, OADIV1, OADIV0;$/;"	p
OADIV4	sim/proasic3.v	/^input OADIV4;$/;"	p
OADIVHALF	sim/proasic3.v	/^  input  OADIVHALF;$/;"	p
OADIVHALF_ipd	sim/proasic3.v	/^  wire       OADIVHALF_ipd;$/;"	n
OADIVRST	sim/proasic3.v	/^  input  OADIVRST;$/;"	p
OADIVRST_ipd	sim/proasic3.v	/^  wire       OADIVRST_ipd;$/;"	n
OADIVRST_ipd_last_value	sim/proasic3.v	/^  reg        OADIVRST_ipd_last_value;$/;"	r
OADIV_ipd	sim/proasic3.v	/^  wire [4:0] OADIV_ipd;$/;"	n
OAI1	sim/proasic3.v	/^module OAI1(Y,A,B,C);$/;"	m
OAMUX	sim/proasic3.v	/^   wire [2:0] 	  OAMUX = { OAMUX2, OAMUX1, OAMUX0};$/;"	n
OAMUX0	sim/proasic3.v	/^  input  OAMUX2, OAMUX1, OAMUX0;$/;"	p
OAMUX0	sim/proasic3.v	/^input OAMUX0;$/;"	p
OAMUX1	sim/proasic3.v	/^  input  OAMUX2, OAMUX1, OAMUX0;$/;"	p
OAMUX1	sim/proasic3.v	/^input OAMUX1;$/;"	p
OAMUX2	sim/proasic3.v	/^  input  OAMUX2, OAMUX1, OAMUX0;$/;"	p
OAMUX2	sim/proasic3.v	/^input OAMUX2;$/;"	p
OAMUX_ipd	sim/proasic3.v	/^  wire [2:0] OAMUX_ipd;$/;"	n
OBDIV	sim/proasic3.v	/^   wire [4:0] 	  OBDIV = {  OBDIV4, OBDIV3,$/;"	n
OBDIV0	sim/proasic3.v	/^  input  OBDIV4, OBDIV3, OBDIV2, OBDIV1, OBDIV0;$/;"	p
OBDIV0	sim/proasic3.v	/^input OBDIV0;$/;"	p
OBDIV1	sim/proasic3.v	/^  input  OBDIV4, OBDIV3, OBDIV2, OBDIV1, OBDIV0;$/;"	p
OBDIV1	sim/proasic3.v	/^input OBDIV1;$/;"	p
OBDIV2	sim/proasic3.v	/^  input  OBDIV4, OBDIV3, OBDIV2, OBDIV1, OBDIV0;$/;"	p
OBDIV2	sim/proasic3.v	/^input OBDIV2;$/;"	p
OBDIV3	sim/proasic3.v	/^  input  OBDIV4, OBDIV3, OBDIV2, OBDIV1, OBDIV0;$/;"	p
OBDIV3	sim/proasic3.v	/^input OBDIV3;$/;"	p
OBDIV4	sim/proasic3.v	/^  input  OBDIV4, OBDIV3, OBDIV2, OBDIV1, OBDIV0;$/;"	p
OBDIV4	sim/proasic3.v	/^input OBDIV4;$/;"	p
OBDIVHALF	sim/proasic3.v	/^  input  OBDIVHALF;$/;"	p
OBDIVHALF_ipd	sim/proasic3.v	/^  wire       OBDIVHALF_ipd;$/;"	n
OBDIVRST	sim/proasic3.v	/^  input  OBDIVRST;$/;"	p
OBDIVRST_ipd	sim/proasic3.v	/^  wire       OBDIVRST_ipd;$/;"	n
OBDIVRST_ipd_last_value	sim/proasic3.v	/^  reg        OBDIVRST_ipd_last_value;$/;"	r
OBDIV_ipd	sim/proasic3.v	/^  wire [4:0] OBDIV_ipd;$/;"	n
OBMUX	sim/proasic3.v	/^   wire [2:0] 	  OBMUX = { OBMUX2, OBMUX1, OBMUX0};$/;"	n
OBMUX0	sim/proasic3.v	/^  input  OBMUX2, OBMUX1, OBMUX0;$/;"	p
OBMUX0	sim/proasic3.v	/^input OBMUX0;$/;"	p
OBMUX1	sim/proasic3.v	/^  input  OBMUX2, OBMUX1, OBMUX0;$/;"	p
OBMUX1	sim/proasic3.v	/^input OBMUX1;$/;"	p
OBMUX2	sim/proasic3.v	/^  input  OBMUX2, OBMUX1, OBMUX0;$/;"	p
OBMUX2	sim/proasic3.v	/^input OBMUX2;$/;"	p
OBMUX_ipd	sim/proasic3.v	/^  wire [2:0] OBMUX_ipd;$/;"	n
OCDIV	sim/proasic3.v	/^   wire [4:0] 	  OCDIV = {  OCDIV4, OCDIV3,$/;"	n
OCDIV0	sim/proasic3.v	/^  input  OCMUX2, OCMUX1, OCMUX0, OCDIV4, OCDIV3, OCDIV2, OCDIV1, OCDIV0;$/;"	p
OCDIV0	sim/proasic3.v	/^input OCDIV0;$/;"	p
OCDIV1	sim/proasic3.v	/^  input  OCMUX2, OCMUX1, OCMUX0, OCDIV4, OCDIV3, OCDIV2, OCDIV1, OCDIV0;$/;"	p
OCDIV1	sim/proasic3.v	/^input OCDIV1;$/;"	p
OCDIV2	sim/proasic3.v	/^  input  OCMUX2, OCMUX1, OCMUX0, OCDIV4, OCDIV3, OCDIV2, OCDIV1, OCDIV0;$/;"	p
OCDIV2	sim/proasic3.v	/^input OCDIV2;$/;"	p
OCDIV3	sim/proasic3.v	/^  input  OCMUX2, OCMUX1, OCMUX0, OCDIV4, OCDIV3, OCDIV2, OCDIV1, OCDIV0;$/;"	p
OCDIV3	sim/proasic3.v	/^input OCDIV3;$/;"	p
OCDIV4	sim/proasic3.v	/^  input  OCMUX2, OCMUX1, OCMUX0, OCDIV4, OCDIV3, OCDIV2, OCDIV1, OCDIV0;$/;"	p
OCDIV4	sim/proasic3.v	/^input OCDIV4;$/;"	p
OCDIVHALF	sim/proasic3.v	/^  input  OCDIVHALF;$/;"	p
OCDIVHALF_ipd	sim/proasic3.v	/^  wire       OCDIVHALF_ipd;$/;"	n
OCDIVRST	sim/proasic3.v	/^  input  OCDIVRST;$/;"	p
OCDIVRST_ipd	sim/proasic3.v	/^  wire       OCDIVRST_ipd;$/;"	n
OCDIVRST_ipd_last_value	sim/proasic3.v	/^  reg        OCDIVRST_ipd_last_value;$/;"	r
OCDIV_ipd	sim/proasic3.v	/^  wire [4:0] OCDIV_ipd;$/;"	n
OCE	sim/proasic3.v	/^ input D,E,CLR,OCE,OCLK;$/;"	p
OCE	sim/proasic3.v	/^ input D,E,OCE,OCLK;$/;"	p
OCE	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN,ICLK,ICE;$/;"	p
OCE	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN,ICLK;$/;"	p
OCE	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN;$/;"	p
OCE	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN,ICLK,ICE;$/;"	p
OCE	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN,ICLK;$/;"	p
OCE	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN;$/;"	p
OCE	sim/proasic3.v	/^ input D,E,OCLK,OCE,YIN,ICLK,ICE;$/;"	p
OCE	sim/proasic3.v	/^ input D,E,OCLK,OCE,YIN,ICLK;$/;"	p
OCE	sim/proasic3.v	/^ input D,E,PRE,OCE,OCLK;$/;"	p
OCE	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN,ICLK,ICE;$/;"	p
OCE	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN,ICLK;$/;"	p
OCE	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN;$/;"	p
OCE	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E;$/;"	p
OCE	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN,ICLK,ICE;$/;"	p
OCE	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN,ICLK;$/;"	p
OCE	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN;$/;"	p
OCE	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E;$/;"	p
OCE	sim/proasic3.v	/^ input D,YIN,E,OCLK,OCE;$/;"	p
OCE	sim/proasic3.v	/^ input E,D,CLR,OCE,OCLK;$/;"	p
OCE	sim/proasic3.v	/^ input E,D,OCE,OCLK;$/;"	p
OCE	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN,ICLK,ICE;$/;"	p
OCE	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN,ICLK;$/;"	p
OCE	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN;$/;"	p
OCE	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN,ICLK,ICE;$/;"	p
OCE	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN,ICLK;$/;"	p
OCE	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN;$/;"	p
OCE	sim/proasic3.v	/^ input E,D,OCLK,OCE,YIN,ICLK,ICE;$/;"	p
OCE	sim/proasic3.v	/^ input E,D,OCLK,OCE,YIN,ICLK;$/;"	p
OCE	sim/proasic3.v	/^ input E,D,PRE,OCE,OCLK;$/;"	p
OCE	sim/proasic3.v	/^ input E,OCLK,OCE,D,YIN,ICLK,ICE;$/;"	p
OCE	sim/proasic3.v	/^ input E,OCLK,OCE,D,YIN,ICLK;$/;"	p
OCE	sim/proasic3.v	/^ input E,OCLK,OCE,D;$/;"	p
OCE	sim/proasic3.v	/^ input E,YIN,D,OCLK,OCE;$/;"	p
OCE	sim/proasic3.v	/^ input YIN,D,OCLK,OCE,E;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,CLR,OCE,OCLK;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,CLR,OCLK;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCE,OCLK;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK,OCE,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK,OCE,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK,YIN;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,OCLK;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,PRE,OCE,OCLK;$/;"	p
OCLK	sim/proasic3.v	/^ input D,E,PRE,OCLK;$/;"	p
OCLK	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN;$/;"	p
OCLK	sim/proasic3.v	/^ input D,OCLK,CLR,E;$/;"	p
OCLK	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN;$/;"	p
OCLK	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E;$/;"	p
OCLK	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN;$/;"	p
OCLK	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E;$/;"	p
OCLK	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN;$/;"	p
OCLK	sim/proasic3.v	/^ input D,OCLK,PRE,E;$/;"	p
OCLK	sim/proasic3.v	/^ input D,YIN,E,OCLK,OCE;$/;"	p
OCLK	sim/proasic3.v	/^ input D,YIN,E,OCLK;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,CLR,OCE,OCLK;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,CLR,OCLK;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCE,OCLK;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCLK,OCE,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCLK,OCE,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCLK,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCLK,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,OCLK;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,PRE,OCE,OCLK;$/;"	p
OCLK	sim/proasic3.v	/^ input E,D,PRE,OCLK;$/;"	p
OCLK	sim/proasic3.v	/^ input E,OCLK,D,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input E,OCLK,D,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input E,OCLK,D;$/;"	p
OCLK	sim/proasic3.v	/^ input E,OCLK,OCE,D,YIN,ICLK,ICE;$/;"	p
OCLK	sim/proasic3.v	/^ input E,OCLK,OCE,D,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^ input E,OCLK,OCE,D;$/;"	p
OCLK	sim/proasic3.v	/^ input E,YIN,D,OCLK,OCE;$/;"	p
OCLK	sim/proasic3.v	/^ input YIN,D,OCLK,E;$/;"	p
OCLK	sim/proasic3.v	/^ input YIN,D,OCLK,OCE,E;$/;"	p
OCLK	sim/proasic3.v	/^input DR, DF, CLR, E, OCLK, YIN;$/;"	p
OCLK	sim/proasic3.v	/^input E,OCLK,CLR,DR,DF,YIN,ICLK;$/;"	p
OCLK	sim/proasic3.v	/^input E,OCLK,CLR,DR,DF;$/;"	p
OCLK	sim/proasic3.v	/^input YIN,E,OCLK,CLR,DR,DF,ICLK;$/;"	p
OCMUX	sim/proasic3.v	/^   wire [2:0] 	  OCMUX = { OCMUX2, OCMUX1, OCMUX0};$/;"	n
OCMUX0	sim/proasic3.v	/^  input  OCMUX2, OCMUX1, OCMUX0, OCDIV4, OCDIV3, OCDIV2, OCDIV1, OCDIV0;$/;"	p
OCMUX0	sim/proasic3.v	/^input OCMUX0;$/;"	p
OCMUX1	sim/proasic3.v	/^  input  OCMUX2, OCMUX1, OCMUX0, OCDIV4, OCDIV3, OCDIV2, OCDIV1, OCDIV0;$/;"	p
OCMUX1	sim/proasic3.v	/^input OCMUX1;$/;"	p
OCMUX2	sim/proasic3.v	/^  input  OCMUX2, OCMUX1, OCMUX0, OCDIV4, OCDIV3, OCDIV2, OCDIV1, OCDIV0;$/;"	p
OCMUX2	sim/proasic3.v	/^input OCMUX2;$/;"	p
OCMUX_ipd	sim/proasic3.v	/^  wire [2:0] OCMUX_ipd;$/;"	n
OR2	sim/proasic3.v	/^module OR2(Y,A,B);$/;"	m
OR2A	sim/proasic3.v	/^module OR2A(Y,A,B);$/;"	m
OR2B	sim/proasic3.v	/^module OR2B(Y,A,B);$/;"	m
OR3	sim/proasic3.v	/^module OR3(Y,A,B,C);$/;"	m
OR3A	sim/proasic3.v	/^module OR3A(Y,A,B,C);$/;"	m
OR3B	sim/proasic3.v	/^module OR3B(Y,A,B,C);$/;"	m
OR3C	sim/proasic3.v	/^module OR3C(Y,A,B,C);$/;"	m
OUTBUF	sim/proasic3.v	/^module OUTBUF(PAD,D);$/;"	m
OUTBUF_F_12	sim/proasic3.v	/^module OUTBUF_F_12(PAD,D);$/;"	m
OUTBUF_F_16	sim/proasic3.v	/^module OUTBUF_F_16(PAD,D);$/;"	m
OUTBUF_F_2	sim/proasic3.v	/^module OUTBUF_F_2(PAD,D);$/;"	m
OUTBUF_F_24	sim/proasic3.v	/^module OUTBUF_F_24(PAD,D);$/;"	m
OUTBUF_F_4	sim/proasic3.v	/^module OUTBUF_F_4(PAD,D);$/;"	m
OUTBUF_F_6	sim/proasic3.v	/^module OUTBUF_F_6(PAD,D);$/;"	m
OUTBUF_F_8	sim/proasic3.v	/^module OUTBUF_F_8(PAD,D);$/;"	m
OUTBUF_LVCMOS15	sim/proasic3.v	/^module OUTBUF_LVCMOS15(PAD,D);$/;"	m
OUTBUF_LVCMOS18	sim/proasic3.v	/^module OUTBUF_LVCMOS18(PAD,D);$/;"	m
OUTBUF_LVCMOS25	sim/proasic3.v	/^module OUTBUF_LVCMOS25(PAD,D);$/;"	m
OUTBUF_LVCMOS33	sim/proasic3.v	/^module OUTBUF_LVCMOS33(PAD,D);$/;"	m
OUTBUF_LVCMOS5	sim/proasic3.v	/^module OUTBUF_LVCMOS5(PAD,D);$/;"	m
OUTBUF_LVDS	sim/proasic3.v	/^module OUTBUF_LVDS(D, PADP,PADN);$/;"	m
OUTBUF_LVPECL	sim/proasic3.v	/^module OUTBUF_LVPECL(D, PADP,PADN);$/;"	m
OUTBUF_PCI	sim/proasic3.v	/^module OUTBUF_PCI(PAD,D);$/;"	m
OUTBUF_PCIX	sim/proasic3.v	/^module OUTBUF_PCIX(PAD,D);$/;"	m
OUTBUF_S_12	sim/proasic3.v	/^module OUTBUF_S_12(PAD,D);$/;"	m
OUTBUF_S_16	sim/proasic3.v	/^module OUTBUF_S_16(PAD,D);$/;"	m
OUTBUF_S_2	sim/proasic3.v	/^module OUTBUF_S_2(PAD,D);$/;"	m
OUTBUF_S_24	sim/proasic3.v	/^module OUTBUF_S_24(PAD,D);$/;"	m
OUTBUF_S_4	sim/proasic3.v	/^module OUTBUF_S_4(PAD,D);$/;"	m
OUTBUF_S_6	sim/proasic3.v	/^module OUTBUF_S_6(PAD,D);$/;"	m
OUTBUF_S_8	sim/proasic3.v	/^module OUTBUF_S_8(PAD,D);$/;"	m
OUT_DIV_DELAY	sim/proasic3.v	/^  parameter       OUT_DIV_DELAY  =  770; \/\/ Output dividers intrinsic delay$/;"	c
OutputLoad	sim/proasic3.v	/^         specparam   OutputLoad$DOUT = 2;$/;"	c
OutputLoad	sim/proasic3.v	/^         specparam   OutputLoad$PAD = 0;$/;"	c
OutputLoad	sim/proasic3.v	/^         specparam   OutputLoad$PADN = 0;$/;"	c
OutputLoad	sim/proasic3.v	/^         specparam   OutputLoad$PADP = 0;$/;"	c
OutputLoad	sim/proasic3.v	/^         specparam   OutputLoad$Q = 2;$/;"	c
OutputLoad	sim/proasic3.v	/^         specparam   OutputLoad$Y  = 0;$/;"	c
OutputLoad	sim/proasic3.v	/^         specparam   OutputLoad$YF = 2;$/;"	c
OutputLoad	sim/proasic3.v	/^         specparam   OutputLoad$YR = 2;$/;"	c
OutputLoad	sim/proasic3.v	/^    specparam   OutputLoad$Y  = 0;$/;"	c
PAD	sim/proasic3.v	/^ inout PAD;$/;"	p
PAD	sim/proasic3.v	/^ input PAD;$/;"	p
PAD	sim/proasic3.v	/^ output PAD;$/;"	p
PAD	sim/proasic3.v	/^ tri0 PAD;$/;"	n
PAD	sim/proasic3.v	/^ tri1 PAD;$/;"	n
PAD	sim/proasic3.v	/^input  PAD,N2PIN;$/;"	p
PAD	sim/proasic3.v	/^input  PAD;$/;"	p
PAD	sim/proasic3.v	/^output  PAD;$/;"	p
PADN	sim/proasic3.v	/^    input PADP,PADN;$/;"	p
PADN	sim/proasic3.v	/^ inout PADP,PADN;$/;"	p
PADN	sim/proasic3.v	/^ output PADP,PADN;$/;"	p
PADN	sim/proasic3.v	/^output  PADP,PADN;$/;"	p
PADP	sim/proasic3.v	/^    input PADP,PADN;$/;"	p
PADP	sim/proasic3.v	/^ inout PADP,PADN;$/;"	p
PADP	sim/proasic3.v	/^ output PADP,PADN;$/;"	p
PADP	sim/proasic3.v	/^output  PADP,PADN;$/;"	p
PATHPULSE	sim/proasic3.v	/^                specparam PATHPULSE$D$PAD = (0.1, 0.1);$/;"	c
PATHPULSE	sim/proasic3.v	/^                specparam PATHPULSE$D$Y = (0.1, 0.1);$/;"	c
PATHPULSE	sim/proasic3.v	/^                specparam PATHPULSE$DB$PAD = (0.1, 0.1);$/;"	c
PATHPULSE	sim/proasic3.v	/^                specparam PATHPULSE$E$PAD = (0.1, 0.1);$/;"	c
PATHPULSE	sim/proasic3.v	/^                specparam PATHPULSE$E$Y = (0.1, 0.1);$/;"	c
PATHPULSE	sim/proasic3.v	/^                specparam PATHPULSE$N2PIN$Y = (0.1, 0.1);$/;"	c
PATHPULSE	sim/proasic3.v	/^                specparam PATHPULSE$PAD$N2POUT = (0.1, 0.1);$/;"	c
PATHPULSE	sim/proasic3.v	/^                specparam PATHPULSE$PAD$Y = (0.1, 0.1);$/;"	c
PATHPULSE	sim/proasic3.v	/^        specparam PATHPULSE$D$PAD = (0.1, 0.1);$/;"	c
PATHPULSE	sim/proasic3.v	/^        specparam PATHPULSE$D$Y   = (0.1, 0.1);$/;"	c
PATHPULSE	sim/proasic3.v	/^        specparam PATHPULSE$DB$PAD     = (0.1, 0.1);$/;"	c
PATHPULSE	sim/proasic3.v	/^        specparam PATHPULSE$E$PAD      = (0.1, 0.1);$/;"	c
PATHPULSE	sim/proasic3.v	/^        specparam PATHPULSE$E$PAD = (0.1, 0.1);$/;"	c
PATHPULSE	sim/proasic3.v	/^        specparam PATHPULSE$E$Y   = (0.1, 0.1);$/;"	c
PATHPULSE	sim/proasic3.v	/^        specparam PATHPULSE$PAD$N2POUT = (0.1, 0.1);$/;"	c
PATHPULSE	sim/proasic3.v	/^        specparam PATHPULSE$PAD$Y = (0.1, 0.1);$/;"	c
PATHPULSE	sim/proasic3.v	/^    specparam PATHPULSE$CLK$DO0 = ( 0.1 , 0.1 );$/;"	c
PATHPULSE	sim/proasic3.v	/^    specparam PATHPULSE$CLK$DO1 = ( 0.1 , 0.1 );$/;"	c
PATHPULSE	sim/proasic3.v	/^    specparam PATHPULSE$CLK$DO2 = ( 0.1 , 0.1 );$/;"	c
PATHPULSE	sim/proasic3.v	/^    specparam PATHPULSE$CLK$DO3 = ( 0.1 , 0.1 );$/;"	c
PATHPULSE	sim/proasic3.v	/^    specparam PATHPULSE$CLK$DO4 = ( 0.1 , 0.1 );$/;"	c
PATHPULSE	sim/proasic3.v	/^    specparam PATHPULSE$CLK$DO5 = ( 0.1 , 0.1 );$/;"	c
PATHPULSE	sim/proasic3.v	/^    specparam PATHPULSE$CLK$DO6 = ( 0.1 , 0.1 );$/;"	c
PATHPULSE	sim/proasic3.v	/^    specparam PATHPULSE$CLK$DO7 = ( 0.1 , 0.1 );$/;"	c
PATHPULSE	sim/proasic3.v	/^    specparam PATHPULSE$EXTFBIN$EXTFBOUT = (0.0, 0.0); $/;"	c
PATHPULSE	sim/proasic3.v	/^    specparam PATHPULSE$GLAIN$GLA = (0.0, 0.0);$/;"	c
PATHPULSE	sim/proasic3.v	/^    specparam PATHPULSE$GLBIN$GLB = (0.0, 0.0);$/;"	c
PATHPULSE	sim/proasic3.v	/^    specparam PATHPULSE$GLCIN$GLC = (0.0, 0.0);$/;"	c
PATHPULSE	sim/proasic3.v	/^    specparam PATHPULSE$LOCKIN$LOCK = (0.0, 0.0);$/;"	c
PATHPULSE	sim/proasic3.v	/^    specparam PATHPULSE$VCOIN$PLLOUT = (0.0, 0.0);$/;"	c
PATHPULSE	sim/proasic3.v	/^    specparam PATHPULSE$YBIN$YB = (0.0, 0.0);$/;"	c
PATHPULSE	sim/proasic3.v	/^    specparam PATHPULSE$YCIN$YC = (0.0, 0.0);$/;"	c
PC	sim/proasic3.v	/^wire [ 79 : 0 ] PC;$/;"	n
PERIOD	tb_apes_top.v	/^parameter PERIOD = 10;$/;"	c
PIPE	sim/proasic3.v	/^input RW1,WW1,RW0, WW0,REN,RCLK,WEN,WCLK,RESET,PIPE;$/;"	p
PIPEA	sim/proasic3.v	/^input WIDTHA1, WIDTHA0, PIPEA, WMODEA, BLKA, WENA, CLKA;$/;"	p
PIPEA_int	sim/proasic3.v	/^wire BLKA_int, BLKB_int, RESET_int,  PIPEA_int, PIPEB_int;$/;"	n
PIPEB	sim/proasic3.v	/^input WIDTHB1, WIDTHB0, PIPEB, WMODEB, BLKB, WENB, CLKB, RESET;$/;"	p
PIPEB_int	sim/proasic3.v	/^wire BLKA_int, BLKB_int, RESET_int,  PIPEA_int, PIPEB_int;$/;"	n
PIPE_int	sim/proasic3.v	/^wire REN_int,RCLK_int,WEN_int,WCLK_int,RESET_int,PIPE_int;$/;"	n
PLL	sim/proasic3.v	/^module PLL ($/;"	m
PLLCLK	sim/proasic3.v	/^  reg             PLLCLK;$/;"	r
PLLCLK_period	sim/proasic3.v	/^  time            PLLCLK_period;$/;"	r
PLLCLK_pw	sim/proasic3.v	/^  time            PLLCLK_pw;$/;"	r
PLLDELAY	sim/proasic3.v	/^  time            PLLDELAY;$/;"	r
PLLINT	sim/proasic3.v	/^module PLLINT(Y,A);$/;"	m
PLLOUT	sim/proasic3.v	/^   output  YB, YC, PLLOUT, LOCK, EXTFBOUT;$/;"	p
PLLPRIM	sim/proasic3.v	/^module PLLPRIM ($/;"	m
PLL_DLY_SDF	sim/proasic3.v	/^module PLL_DLY_SDF(GLAIN, GLBIN, GLCIN,$/;"	m
PLL_SDF	sim/proasic3.v	/^module PLL_SDF ($/;"	m
POWERDOWN	sim/proasic3.v	/^  input  POWERDOWN, EXTFB, CLKA;$/;"	p
POWERDOWN	sim/proasic3.v	/^  input  POWERDOWN, EXTFB, INTFB, CLKA;$/;"	p
POWERDOWN	sim/proasic3.v	/^input POWERDOWN;$/;"	p
POWERDOWNA_ipd_last_value	sim/proasic3.v	/^  reg        POWERDOWNA_ipd_last_value;$/;"	r
POWERDOWNB_ipd_last_value	sim/proasic3.v	/^  reg        POWERDOWNB_ipd_last_value;$/;"	r
POWERDOWNC_ipd_last_value	sim/proasic3.v	/^  reg        POWERDOWNC_ipd_last_value;$/;"	r
POWERDOWN_ipd	sim/proasic3.v	/^  wire       POWERDOWN_ipd;$/;"	n
POWERDOWN_ipd	sim/proasic3.v	/^  wire    POWERDOWN_ipd;$/;"	n
POWERDOWN_ipd	sim/proasic3.v	/^wire POWERDOWN_ipd;$/;"	n
PRE	sim/proasic3.v	/^  input  D, CLK, E, CLR, PRE;$/;"	p
PRE	sim/proasic3.v	/^ input D,CLK,PRE,E,YIN;$/;"	p
PRE	sim/proasic3.v	/^ input D,CLK,PRE,E;$/;"	p
PRE	sim/proasic3.v	/^ input D,E,CLK,PRE,YIN;$/;"	p
PRE	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN,ICLK,ICE;$/;"	p
PRE	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN,ICLK;$/;"	p
PRE	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN;$/;"	p
PRE	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN,ICLK,ICE;$/;"	p
PRE	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN,ICLK;$/;"	p
PRE	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN;$/;"	p
PRE	sim/proasic3.v	/^ input D,E,PRE,CLK;$/;"	p
PRE	sim/proasic3.v	/^ input D,E,PRE,OCE,OCLK;$/;"	p
PRE	sim/proasic3.v	/^ input D,E,PRE,OCLK;$/;"	p
PRE	sim/proasic3.v	/^ input D,E,PRE,YIN,CLK;$/;"	p
PRE	sim/proasic3.v	/^ input D,E,YIN,CLK,PRE;$/;"	p
PRE	sim/proasic3.v	/^ input D,E,YIN,ICLK,ICE,PRE;$/;"	p
PRE	sim/proasic3.v	/^ input D,E,YIN,ICLK,PRE;$/;"	p
PRE	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN,ICLK,ICE;$/;"	p
PRE	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN,ICLK;$/;"	p
PRE	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN;$/;"	p
PRE	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E;$/;"	p
PRE	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN,ICLK,ICE;$/;"	p
PRE	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN,ICLK;$/;"	p
PRE	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN;$/;"	p
PRE	sim/proasic3.v	/^ input D,OCLK,PRE,E;$/;"	p
PRE	sim/proasic3.v	/^ input D,PRE,CLK;$/;"	p
PRE	sim/proasic3.v	/^ input D,PRE,CLR,CLK;$/;"	p
PRE	sim/proasic3.v	/^ input D,PRE,CLR,G;$/;"	p
PRE	sim/proasic3.v	/^ input D,PRE,E,CLK;$/;"	p
PRE	sim/proasic3.v	/^ input D,PRE,E,YIN,CLK;$/;"	p
PRE	sim/proasic3.v	/^ input D,PRE,G;$/;"	p
PRE	sim/proasic3.v	/^ input E,D,CLK,PRE,YIN;$/;"	p
PRE	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN,ICLK,ICE;$/;"	p
PRE	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN,ICLK;$/;"	p
PRE	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN;$/;"	p
PRE	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN,ICLK,ICE;$/;"	p
PRE	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN,ICLK;$/;"	p
PRE	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN;$/;"	p
PRE	sim/proasic3.v	/^ input E,D,PRE,CLK;$/;"	p
PRE	sim/proasic3.v	/^ input E,D,PRE,OCE,OCLK;$/;"	p
PRE	sim/proasic3.v	/^ input E,D,PRE,OCLK;$/;"	p
PRE	sim/proasic3.v	/^ input E,D,PRE,YIN,CLK;$/;"	p
PRE	sim/proasic3.v	/^ input YIN,PRE,CLK;$/;"	p
PRE	sim/proasic3.v	/^ input YIN,PRE,ICE,ICLK;$/;"	p
PRE	sim/proasic3.v	/^ input YIN,PRE,ICLK;$/;"	p
PROG_INIT_DELAY	sim/proasic3.v	/^  parameter       PROG_INIT_DELAY      = 535;$/;"	c
PROG_INIT_DELAY	sim/proasic3.v	/^  parameter       PROG_INIT_DELAY     = 535;$/;"	c
PROG_STEP_INCREMENT	sim/proasic3.v	/^  parameter       PROG_STEP_INCREMENT  = 200;$/;"	c
PROG_STEP_INCREMENT	sim/proasic3.v	/^  parameter       PROG_STEP_INCREMENT = 200;$/;"	c
Pause_DR	sim/proasic3.v	/^`define Pause_DR          4'h3$/;"	c
Pause_IR	sim/proasic3.v	/^`define Pause_IR          4'hb$/;"	c
Q	sim/proasic3.v	/^    output Q;$/;"	p
Q	sim/proasic3.v	/^    reg    Q; $/;"	r
Q	sim/proasic3.v	/^    reg    Q;$/;"	r
Q	sim/proasic3.v	/^  output Q;$/;"	p
Q	sim/proasic3.v	/^  reg Q;$/;"	r
Q	sim/proasic3.v	/^ output Q;$/;"	p
Q	sim/proasic3.v	/^output Q;$/;"	p
QF	sim/proasic3.v	/^output QR,QF;$/;"	p
QN	sim/proasic3.v	/^ output QN;$/;"	p
QR	sim/proasic3.v	/^output QR,QF;$/;"	p
RADDR	sim/proasic3.v	/^integer RADDR;           $/;"	r
RADDR	sim/proasic3.v	/^integer RADDR;$/;"	r
RADDR0	sim/proasic3.v	/^input RADDR8,RADDR7,RADDR6,RADDR5,RADDR4,RADDR3,RADDR2,RADDR1,RADDR0;$/;"	p
RADDR0_int	sim/proasic3.v	/^wire RADDR8_int,RADDR7_int,RADDR6_int,RADDR5_int,RADDR4_int,RADDR3_int,RADDR2_int,RADDR1_int,RADDR0_int;$/;"	n
RADDR1	sim/proasic3.v	/^input RADDR8,RADDR7,RADDR6,RADDR5,RADDR4,RADDR3,RADDR2,RADDR1,RADDR0;$/;"	p
RADDR1_int	sim/proasic3.v	/^wire RADDR8_int,RADDR7_int,RADDR6_int,RADDR5_int,RADDR4_int,RADDR3_int,RADDR2_int,RADDR1_int,RADDR0_int;$/;"	n
RADDR2	sim/proasic3.v	/^input RADDR8,RADDR7,RADDR6,RADDR5,RADDR4,RADDR3,RADDR2,RADDR1,RADDR0;$/;"	p
RADDR2_int	sim/proasic3.v	/^wire RADDR8_int,RADDR7_int,RADDR6_int,RADDR5_int,RADDR4_int,RADDR3_int,RADDR2_int,RADDR1_int,RADDR0_int;$/;"	n
RADDR3	sim/proasic3.v	/^input RADDR8,RADDR7,RADDR6,RADDR5,RADDR4,RADDR3,RADDR2,RADDR1,RADDR0;$/;"	p
RADDR3_int	sim/proasic3.v	/^wire RADDR8_int,RADDR7_int,RADDR6_int,RADDR5_int,RADDR4_int,RADDR3_int,RADDR2_int,RADDR1_int,RADDR0_int;$/;"	n
RADDR4	sim/proasic3.v	/^input RADDR8,RADDR7,RADDR6,RADDR5,RADDR4,RADDR3,RADDR2,RADDR1,RADDR0;$/;"	p
RADDR4_int	sim/proasic3.v	/^wire RADDR8_int,RADDR7_int,RADDR6_int,RADDR5_int,RADDR4_int,RADDR3_int,RADDR2_int,RADDR1_int,RADDR0_int;$/;"	n
RADDR5	sim/proasic3.v	/^input RADDR8,RADDR7,RADDR6,RADDR5,RADDR4,RADDR3,RADDR2,RADDR1,RADDR0;$/;"	p
RADDR5_int	sim/proasic3.v	/^wire RADDR8_int,RADDR7_int,RADDR6_int,RADDR5_int,RADDR4_int,RADDR3_int,RADDR2_int,RADDR1_int,RADDR0_int;$/;"	n
RADDR6	sim/proasic3.v	/^input RADDR8,RADDR7,RADDR6,RADDR5,RADDR4,RADDR3,RADDR2,RADDR1,RADDR0;$/;"	p
RADDR6_int	sim/proasic3.v	/^wire RADDR8_int,RADDR7_int,RADDR6_int,RADDR5_int,RADDR4_int,RADDR3_int,RADDR2_int,RADDR1_int,RADDR0_int;$/;"	n
RADDR7	sim/proasic3.v	/^input RADDR8,RADDR7,RADDR6,RADDR5,RADDR4,RADDR3,RADDR2,RADDR1,RADDR0;$/;"	p
RADDR7_int	sim/proasic3.v	/^wire RADDR8_int,RADDR7_int,RADDR6_int,RADDR5_int,RADDR4_int,RADDR3_int,RADDR2_int,RADDR1_int,RADDR0_int;$/;"	n
RADDR8	sim/proasic3.v	/^input RADDR8,RADDR7,RADDR6,RADDR5,RADDR4,RADDR3,RADDR2,RADDR1,RADDR0;$/;"	p
RADDR8_int	sim/proasic3.v	/^wire RADDR8_int,RADDR7_int,RADDR6_int,RADDR5_int,RADDR4_int,RADDR3_int,RADDR2_int,RADDR1_int,RADDR0_int;$/;"	n
RADDR_BUS	sim/proasic3.v	/^`define RADDR_BUS {RADDR8_int,RADDR7_int,RADDR6_int,RADDR5_int,RADDR4_int,RADDR3_int,RADDR2_int,RADDR1_int,RADDR0_int}$/;"	c
RADDR_P1	sim/proasic3.v	/^integer RADDR_P1;$/;"	r
RADDR_P2	sim/proasic3.v	/^integer RADDR_P2;$/;"	r
RADDR_VALID	sim/proasic3.v	/^reg RADDR_VALID;$/;"	r
RADDR_wrap	sim/proasic3.v	/^integer RADDR_wrap;$/;"	r
RADDR_wrap_P1	sim/proasic3.v	/^integer RADDR_wrap_P1;$/;"	r
RADDR_wrap_P2	sim/proasic3.v	/^integer RADDR_wrap_P2;$/;"	r
RAM4K9	sim/proasic3.v	/^module RAM4K9 (ADDRA11, ADDRA10, ADDRA9, ADDRA8, ADDRA7, ADDRA6, ADDRA5,$/;"	m
RAM512X18	sim/proasic3.v	/^module RAM512X18(RADDR8,RADDR7,RADDR6,RADDR5,RADDR4,RADDR3,RADDR2,RADDR1,RADDR0,$/;"	m
RB	sim/proasic3.v	/^            RB,                                  \/\/ Clear input$/;"	p
RB	sim/proasic3.v	/^           D, CP, RB;$/;"	p
RB	sim/proasic3.v	/^           RB,                                  \/\/ Clear input$/;"	p
RBLK	sim/proasic3.v	/^input REN, RBLK, RCLK, RESET, RPIPE, WEN, WBLK, WCLK;$/;"	p
RBLK_hold	sim/proasic3.v	/^reg RBLK_lastvalue = 1, RBLK_hold = 1;$/;"	r
RBLK_int	sim/proasic3.v	/^wire REN_int, RBLK_int, RCLK_int, RESET_int, RPIPE_int;$/;"	n
RBLK_lastvalue	sim/proasic3.v	/^reg RBLK_lastvalue = 1, RBLK_hold = 1;$/;"	r
RCLK	sim/proasic3.v	/^input REN, RBLK, RCLK, RESET, RPIPE, WEN, WBLK, WCLK;$/;"	p
RCLK	sim/proasic3.v	/^input RW1,WW1,RW0, WW0,REN,RCLK,WEN,WCLK,RESET,PIPE;$/;"	p
RCLK_int	sim/proasic3.v	/^wire REN_int, RBLK_int, RCLK_int, RESET_int, RPIPE_int;$/;"	n
RCLK_int	sim/proasic3.v	/^wire REN_int,RCLK_int,WEN_int,WCLK_int,RESET_int,PIPE_int;$/;"	n
RCLK_prev	sim/proasic3.v	/^reg RCLK_prev, WCLK_prev;  $/;"	r
RCLK_re	sim/proasic3.v	/^time RCLK_re;$/;"	r
RD0	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD0	sim/proasic3.v	/^output RD9, RD8, RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0;$/;"	p
RD0_stg	sim/proasic3.v	/^reg RD6_stg, RD5_stg, RD4_stg, RD3_stg, RD2_stg, RD1_stg, RD0_stg;$/;"	r
RD1	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD1	sim/proasic3.v	/^output RD9, RD8, RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0;$/;"	p
RD10	sim/proasic3.v	/^output RD17, RD16, RD15, RD14, RD13, RD12, RD11, RD10;$/;"	p
RD10	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD10_stg	sim/proasic3.v	/^reg RD11_stg, RD10_stg, RD9_stg, RD8_stg, RD7_stg;$/;"	r
RD11	sim/proasic3.v	/^output RD17, RD16, RD15, RD14, RD13, RD12, RD11, RD10;$/;"	p
RD11	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD11_stg	sim/proasic3.v	/^reg RD11_stg, RD10_stg, RD9_stg, RD8_stg, RD7_stg;$/;"	r
RD12	sim/proasic3.v	/^output RD17, RD16, RD15, RD14, RD13, RD12, RD11, RD10;$/;"	p
RD12	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD12_stg	sim/proasic3.v	/^reg RD17_stg, RD16_stg, RD15_stg, RD14_stg, RD13_stg, RD12_stg;$/;"	r
RD13	sim/proasic3.v	/^output RD17, RD16, RD15, RD14, RD13, RD12, RD11, RD10;$/;"	p
RD13	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD13_stg	sim/proasic3.v	/^reg RD17_stg, RD16_stg, RD15_stg, RD14_stg, RD13_stg, RD12_stg;$/;"	r
RD14	sim/proasic3.v	/^output RD17, RD16, RD15, RD14, RD13, RD12, RD11, RD10;$/;"	p
RD14	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD14_stg	sim/proasic3.v	/^reg RD17_stg, RD16_stg, RD15_stg, RD14_stg, RD13_stg, RD12_stg;$/;"	r
RD15	sim/proasic3.v	/^output RD17, RD16, RD15, RD14, RD13, RD12, RD11, RD10;$/;"	p
RD15	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD15_stg	sim/proasic3.v	/^reg RD17_stg, RD16_stg, RD15_stg, RD14_stg, RD13_stg, RD12_stg;$/;"	r
RD16	sim/proasic3.v	/^output RD17, RD16, RD15, RD14, RD13, RD12, RD11, RD10;$/;"	p
RD16	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD16_stg	sim/proasic3.v	/^reg RD17_stg, RD16_stg, RD15_stg, RD14_stg, RD13_stg, RD12_stg;$/;"	r
RD17	sim/proasic3.v	/^output RD17, RD16, RD15, RD14, RD13, RD12, RD11, RD10;$/;"	p
RD17	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD17_stg	sim/proasic3.v	/^reg RD17_stg, RD16_stg, RD15_stg, RD14_stg, RD13_stg, RD12_stg;$/;"	r
RD1_stg	sim/proasic3.v	/^reg RD6_stg, RD5_stg, RD4_stg, RD3_stg, RD2_stg, RD1_stg, RD0_stg;$/;"	r
RD2	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD2	sim/proasic3.v	/^output RD9, RD8, RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0;$/;"	p
RD2_stg	sim/proasic3.v	/^reg RD6_stg, RD5_stg, RD4_stg, RD3_stg, RD2_stg, RD1_stg, RD0_stg;$/;"	r
RD3	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD3	sim/proasic3.v	/^output RD9, RD8, RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0;$/;"	p
RD3_stg	sim/proasic3.v	/^reg RD6_stg, RD5_stg, RD4_stg, RD3_stg, RD2_stg, RD1_stg, RD0_stg;$/;"	r
RD4	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD4	sim/proasic3.v	/^output RD9, RD8, RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0;$/;"	p
RD4_stg	sim/proasic3.v	/^reg RD6_stg, RD5_stg, RD4_stg, RD3_stg, RD2_stg, RD1_stg, RD0_stg;$/;"	r
RD5	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD5	sim/proasic3.v	/^output RD9, RD8, RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0;$/;"	p
RD5_stg	sim/proasic3.v	/^reg RD6_stg, RD5_stg, RD4_stg, RD3_stg, RD2_stg, RD1_stg, RD0_stg;$/;"	r
RD6	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD6	sim/proasic3.v	/^output RD9, RD8, RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0;$/;"	p
RD6_stg	sim/proasic3.v	/^reg RD6_stg, RD5_stg, RD4_stg, RD3_stg, RD2_stg, RD1_stg, RD0_stg;$/;"	r
RD7	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD7	sim/proasic3.v	/^output RD9, RD8, RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0;$/;"	p
RD7_stg	sim/proasic3.v	/^reg RD11_stg, RD10_stg, RD9_stg, RD8_stg, RD7_stg;$/;"	r
RD8	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD8	sim/proasic3.v	/^output RD9, RD8, RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0;$/;"	p
RD8_stg	sim/proasic3.v	/^reg RD11_stg, RD10_stg, RD9_stg, RD8_stg, RD7_stg;$/;"	r
RD9	sim/proasic3.v	/^output RD17,RD16,RD15,RD14,RD13,RD12,RD11,RD10,RD9,RD8,RD7,RD6,RD5,RD4,RD3,RD2,RD1,RD0;$/;"	p
RD9	sim/proasic3.v	/^output RD9, RD8, RD7, RD6, RD5, RD4, RD3, RD2, RD1, RD0;$/;"	p
RD9_stg	sim/proasic3.v	/^reg RD11_stg, RD10_stg, RD9_stg, RD8_stg, RD7_stg;$/;"	r
RDATAP_WIDTH_18	sim/proasic3.v	/^`define RDATAP_WIDTH_18 {RDP17, RDP16, RDP15, RDP14, RDP13, RDP12, RDP11, RDP10, RDP9, RDP8, RDP7, RDP6, RDP5, RDP4, RDP3, RDP2, RDP1, RDP0}$/;"	c
RDP0	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP0	sim/proasic3.v	/^reg RDP8, RDP7, RDP6, RDP5, RDP4, RDP3, RDP2, RDP1, RDP0;$/;"	r
RDP0_stg	sim/proasic3.v	/^reg RDP8_stg,RDP7_stg,RDP6_stg,RDP5_stg,RDP4_stg,RDP3_stg,RDP2_stg,RDP1_stg,RDP0_stg;$/;"	r
RDP1	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP1	sim/proasic3.v	/^reg RDP8, RDP7, RDP6, RDP5, RDP4, RDP3, RDP2, RDP1, RDP0;$/;"	r
RDP10	sim/proasic3.v	/^reg RDP17, RDP16, RDP15, RDP14, RDP13, RDP12, RDP11, RDP10, RDP9;$/;"	r
RDP10	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP10_stg	sim/proasic3.v	/^reg RDP17_stg,RDP16_stg,RDP15_stg,RDP14_stg,RDP13_stg,RDP12_stg,RDP11_stg,RDP10_stg,RDP9_stg;$/;"	r
RDP11	sim/proasic3.v	/^reg RDP17, RDP16, RDP15, RDP14, RDP13, RDP12, RDP11, RDP10, RDP9;$/;"	r
RDP11	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP11_stg	sim/proasic3.v	/^reg RDP17_stg,RDP16_stg,RDP15_stg,RDP14_stg,RDP13_stg,RDP12_stg,RDP11_stg,RDP10_stg,RDP9_stg;$/;"	r
RDP12	sim/proasic3.v	/^reg RDP17, RDP16, RDP15, RDP14, RDP13, RDP12, RDP11, RDP10, RDP9;$/;"	r
RDP12	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP12_stg	sim/proasic3.v	/^reg RDP17_stg,RDP16_stg,RDP15_stg,RDP14_stg,RDP13_stg,RDP12_stg,RDP11_stg,RDP10_stg,RDP9_stg;$/;"	r
RDP13	sim/proasic3.v	/^reg RDP17, RDP16, RDP15, RDP14, RDP13, RDP12, RDP11, RDP10, RDP9;$/;"	r
RDP13	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP13_stg	sim/proasic3.v	/^reg RDP17_stg,RDP16_stg,RDP15_stg,RDP14_stg,RDP13_stg,RDP12_stg,RDP11_stg,RDP10_stg,RDP9_stg;$/;"	r
RDP14	sim/proasic3.v	/^reg RDP17, RDP16, RDP15, RDP14, RDP13, RDP12, RDP11, RDP10, RDP9;$/;"	r
RDP14	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP14_stg	sim/proasic3.v	/^reg RDP17_stg,RDP16_stg,RDP15_stg,RDP14_stg,RDP13_stg,RDP12_stg,RDP11_stg,RDP10_stg,RDP9_stg;$/;"	r
RDP15	sim/proasic3.v	/^reg RDP17, RDP16, RDP15, RDP14, RDP13, RDP12, RDP11, RDP10, RDP9;$/;"	r
RDP15	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP15_stg	sim/proasic3.v	/^reg RDP17_stg,RDP16_stg,RDP15_stg,RDP14_stg,RDP13_stg,RDP12_stg,RDP11_stg,RDP10_stg,RDP9_stg;$/;"	r
RDP16	sim/proasic3.v	/^reg RDP17, RDP16, RDP15, RDP14, RDP13, RDP12, RDP11, RDP10, RDP9;$/;"	r
RDP16	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP16_stg	sim/proasic3.v	/^reg RDP17_stg,RDP16_stg,RDP15_stg,RDP14_stg,RDP13_stg,RDP12_stg,RDP11_stg,RDP10_stg,RDP9_stg;$/;"	r
RDP17	sim/proasic3.v	/^reg RDP17, RDP16, RDP15, RDP14, RDP13, RDP12, RDP11, RDP10, RDP9;$/;"	r
RDP17	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP17_stg	sim/proasic3.v	/^reg RDP17_stg,RDP16_stg,RDP15_stg,RDP14_stg,RDP13_stg,RDP12_stg,RDP11_stg,RDP10_stg,RDP9_stg;$/;"	r
RDP1_stg	sim/proasic3.v	/^reg RDP8_stg,RDP7_stg,RDP6_stg,RDP5_stg,RDP4_stg,RDP3_stg,RDP2_stg,RDP1_stg,RDP0_stg;$/;"	r
RDP2	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP2	sim/proasic3.v	/^reg RDP8, RDP7, RDP6, RDP5, RDP4, RDP3, RDP2, RDP1, RDP0;$/;"	r
RDP2_stg	sim/proasic3.v	/^reg RDP8_stg,RDP7_stg,RDP6_stg,RDP5_stg,RDP4_stg,RDP3_stg,RDP2_stg,RDP1_stg,RDP0_stg;$/;"	r
RDP3	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP3	sim/proasic3.v	/^reg RDP8, RDP7, RDP6, RDP5, RDP4, RDP3, RDP2, RDP1, RDP0;$/;"	r
RDP3_stg	sim/proasic3.v	/^reg RDP8_stg,RDP7_stg,RDP6_stg,RDP5_stg,RDP4_stg,RDP3_stg,RDP2_stg,RDP1_stg,RDP0_stg;$/;"	r
RDP4	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP4	sim/proasic3.v	/^reg RDP8, RDP7, RDP6, RDP5, RDP4, RDP3, RDP2, RDP1, RDP0;$/;"	r
RDP4_stg	sim/proasic3.v	/^reg RDP8_stg,RDP7_stg,RDP6_stg,RDP5_stg,RDP4_stg,RDP3_stg,RDP2_stg,RDP1_stg,RDP0_stg;$/;"	r
RDP5	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP5	sim/proasic3.v	/^reg RDP8, RDP7, RDP6, RDP5, RDP4, RDP3, RDP2, RDP1, RDP0;$/;"	r
RDP5_stg	sim/proasic3.v	/^reg RDP8_stg,RDP7_stg,RDP6_stg,RDP5_stg,RDP4_stg,RDP3_stg,RDP2_stg,RDP1_stg,RDP0_stg;$/;"	r
RDP6	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP6	sim/proasic3.v	/^reg RDP8, RDP7, RDP6, RDP5, RDP4, RDP3, RDP2, RDP1, RDP0;$/;"	r
RDP6_stg	sim/proasic3.v	/^reg RDP8_stg,RDP7_stg,RDP6_stg,RDP5_stg,RDP4_stg,RDP3_stg,RDP2_stg,RDP1_stg,RDP0_stg;$/;"	r
RDP7	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP7	sim/proasic3.v	/^reg RDP8, RDP7, RDP6, RDP5, RDP4, RDP3, RDP2, RDP1, RDP0;$/;"	r
RDP7_stg	sim/proasic3.v	/^reg RDP8_stg,RDP7_stg,RDP6_stg,RDP5_stg,RDP4_stg,RDP3_stg,RDP2_stg,RDP1_stg,RDP0_stg;$/;"	r
RDP8	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP8	sim/proasic3.v	/^reg RDP8, RDP7, RDP6, RDP5, RDP4, RDP3, RDP2, RDP1, RDP0;$/;"	r
RDP8_stg	sim/proasic3.v	/^reg RDP8_stg,RDP7_stg,RDP6_stg,RDP5_stg,RDP4_stg,RDP3_stg,RDP2_stg,RDP1_stg,RDP0_stg;$/;"	r
RDP9	sim/proasic3.v	/^reg RDP17, RDP16, RDP15, RDP14, RDP13, RDP12, RDP11, RDP10, RDP9;$/;"	r
RDP9	sim/proasic3.v	/^reg RDP17,RDP16,RDP15,RDP14,RDP13,RDP12,RDP11,RDP10,RDP9,RDP8,RDP7,RDP6,RDP5,RDP4,RDP3,RDP2,RDP1,RDP0;$/;"	r
RDP9_stg	sim/proasic3.v	/^reg RDP17_stg,RDP16_stg,RDP15_stg,RDP14_stg,RDP13_stg,RDP12_stg,RDP11_stg,RDP10_stg,RDP9_stg;$/;"	r
REN	sim/proasic3.v	/^input REN, RBLK, RCLK, RESET, RPIPE, WEN, WBLK, WCLK;$/;"	p
REN	sim/proasic3.v	/^input RW1,WW1,RW0, WW0,REN,RCLK,WEN,WCLK,RESET,PIPE;$/;"	p
RENABLE	sim/proasic3.v	/^wire RENABLE;$/;"	n
REN_hold	sim/proasic3.v	/^reg REN_lastvalue = 0, REN_hold=0;$/;"	r
REN_int	sim/proasic3.v	/^wire REN_int, RBLK_int, RCLK_int, RESET_int, RPIPE_int;$/;"	n
REN_int	sim/proasic3.v	/^wire REN_int,RCLK_int,WEN_int,WCLK_int,RESET_int,PIPE_int;$/;"	n
REN_lastvalue	sim/proasic3.v	/^reg REN_lastvalue = 0, REN_hold=0;$/;"	r
REN_lat	sim/proasic3.v	/^reg WEN_lat, REN_lat;$/;"	r
RESET	sim/proasic3.v	/^input REN, RBLK, RCLK, RESET, RPIPE, WEN, WBLK, WCLK;$/;"	p
RESET	sim/proasic3.v	/^input RW1,WW1,RW0, WW0,REN,RCLK,WEN,WCLK,RESET,PIPE;$/;"	p
RESET	sim/proasic3.v	/^input WIDTHB1, WIDTHB0, PIPEB, WMODEB, BLKB, WENB, CLKB, RESET;$/;"	p
RESET1	sim/proasic3.v	/^  reg             RESET1;$/;"	r
RESET2	sim/proasic3.v	/^  reg             RESET2;$/;"	r
RESET3	sim/proasic3.v	/^  reg             RESET3;$/;"	r
RESETENA_latched	sim/proasic3.v	/^reg     RESETENA_latched;$/;"	r
RESET_int	sim/proasic3.v	/^wire BLKA_int, BLKB_int, RESET_int,  PIPEA_int, PIPEB_int;$/;"	n
RESET_int	sim/proasic3.v	/^wire REN_int, RBLK_int, RCLK_int, RESET_int, RPIPE_int;$/;"	n
RESET_int	sim/proasic3.v	/^wire REN_int,RCLK_int,WEN_int,WCLK_int,RESET_int,PIPE_int;$/;"	n
ROM_DO_BUS	sim/proasic3.v	/^`define   ROM_DO_BUS  {DO7_int, DO6_int, DO5_int, DO4_int, DO3_int, DO2_int, DO1_int, DO0_int}$/;"	c
RPIPE	sim/proasic3.v	/^input REN, RBLK, RCLK, RESET, RPIPE, WEN, WBLK, WCLK;$/;"	p
RPIPE_int	sim/proasic3.v	/^wire REN_int, RBLK_int, RCLK_int, RESET_int, RPIPE_int;$/;"	n
RW0	sim/proasic3.v	/^input RW1,WW1,RW0, WW0,REN,RCLK,WEN,WCLK,RESET,PIPE;$/;"	p
RW0	sim/proasic3.v	/^input RW2, RW1, RW0, WW2, WW1, WW0, ESTOP, FSTOP;$/;"	p
RW0_int	sim/proasic3.v	/^wire RW2_int, RW1_int, RW0_int;$/;"	n
RW1	sim/proasic3.v	/^input RW1,WW1,RW0, WW0,REN,RCLK,WEN,WCLK,RESET,PIPE;$/;"	p
RW1	sim/proasic3.v	/^input RW2, RW1, RW0, WW2, WW1, WW0, ESTOP, FSTOP;$/;"	p
RW1_int	sim/proasic3.v	/^wire RW2_int, RW1_int, RW0_int;$/;"	n
RW2	sim/proasic3.v	/^input RW2, RW1, RW0, WW2, WW1, WW0, ESTOP, FSTOP;$/;"	p
RW2_int	sim/proasic3.v	/^wire RW2_int, RW1_int, RW0_int;$/;"	n
RWIDTH_CFG_VECTOR	sim/proasic3.v	/^`define RWIDTH_CFG_VECTOR {RW2_int, RW1_int, RW0_int}$/;"	c
Reset_cmd_n	apes_top.v	/^input         Reset_cmd_n;             \/\/ Reset command              $/;"	p
Reset_cmd_n	tb_apes_top.v	/^        Reset_cmd_n,             \/\/ Reset command              $/;"	r
Reset_cmd_n_sync	apes_top.v	/^wire        Reset_cmd_n_sync;$/;"	n
Run_Test_Idle	sim/proasic3.v	/^`define Run_Test_Idle     4'hc$/;"	c
S	sim/proasic3.v	/^ input A,S,B;$/;"	p
S00	sim/proasic3.v	/^input D0, D1, D2, DB, S00, S01, S11;$/;"	p
S00	sim/proasic3.v	/^input D0,D1,DB,D3,S00,S01,S11;$/;"	p
S01	sim/proasic3.v	/^input D0, D1, D2, DB, S00, S01, S11;$/;"	p
S01	sim/proasic3.v	/^input D0, D2,  D3, DB, S01, S11;$/;"	p
S01	sim/proasic3.v	/^input D0,D1,DB,D3,S00,S01,S11;$/;"	p
S01	sim/proasic3.v	/^input D0,D1,DB,D3,S01,S10,S11;$/;"	p
S01	sim/proasic3.v	/^input D0,DB, D3,S01,S11;$/;"	p
S01	sim/proasic3.v	/^input DB, D1, D2, D3, S01,S10, S11;$/;"	p
S01	sim/proasic3.v	/^input DB,D1,D3,S01,S10,S11;$/;"	p
S10	sim/proasic3.v	/^input D0,D1,DB,D3,S01,S10,S11;$/;"	p
S10	sim/proasic3.v	/^input DB, D1, D2, D3, S01,S10, S11;$/;"	p
S10	sim/proasic3.v	/^input DB,D1,D3,S01,S10,S11;$/;"	p
S11	sim/proasic3.v	/^input D0, D1, D2, DB, S00, S01, S11;$/;"	p
S11	sim/proasic3.v	/^input D0, D2,  D3, DB, S01, S11;$/;"	p
S11	sim/proasic3.v	/^input D0,D1,DB,D3,S00,S01,S11;$/;"	p
S11	sim/proasic3.v	/^input D0,D1,DB,D3,S01,S10,S11;$/;"	p
S11	sim/proasic3.v	/^input D0,DB, D3,S01,S11;$/;"	p
S11	sim/proasic3.v	/^input DB, D1, D2, D3, S01,S10, S11;$/;"	p
S11	sim/proasic3.v	/^input DB,D1,D3,S01,S10,S11;$/;"	p
SB	sim/proasic3.v	/^            SB;                                  \/\/ Set input$/;"	p
SB	sim/proasic3.v	/^           SB;                                  \/\/ Set input$/;"	p
SCLK	sim/adc128s102.v	/^input         SCLK,                    \/\/ SCLK$/;"	p
SCLK	sim/dac121s101.v	/^              SCLK,                    \/\/ Serial Clock$/;"	p
SCLK	sim/dac121s101.v	/^  SYNCn, SCLK, DIN );$/;"	c
SCLK	sim/proasic3.v	/^input	SCLK;    \/\/ Serial Clock signal for the shift register.$/;"	p
SCLK	sim/proasic3.v	/^input SCLK;$/;"	p
SCLK_ipd	sim/proasic3.v	/^wire SCLK_ipd;$/;"	n
SDIN	sim/proasic3.v	/^input	SDIN;    \/\/ Serial data input.  Applies data to a 81-bit shift register.$/;"	p
SDIN	sim/proasic3.v	/^input SDIN;$/;"	p
SDIN_ipd	sim/proasic3.v	/^wire SDIN_ipd;$/;"	n
SDOUT	sim/proasic3.v	/^output	SDOUT;   \/\/ Serial data output.  Data from LSB of the shift register is shifted out.$/;"	p
SDOUT	sim/proasic3.v	/^output SDOUT;$/;"	p
SDOUT	sim/proasic3.v	/^reg	SDOUT;$/;"	r
SDOUT_int	sim/proasic3.v	/^wire SDOUT_int;$/;"	n
SHREG	sim/proasic3.v	/^module SHREG ($/;"	m
SHREG	sim/proasic3.v	/^reg [7:0] IR, SHREG;$/;"	r
SH_REG	sim/proasic3.v	/^reg	[ 80 : 0 ] SH_REG;       \/\/ 81-bit shift register$/;"	r
SIMBUF	sim/proasic3.v	/^module SIMBUF(PAD,D);$/;"	m
SL	sim/proasic3.v	/^input A, B, SL;$/;"	p
SSHIFT	sim/proasic3.v	/^input	SSHIFT;  \/\/ Serial shift enable signal for the shift register.$/;"	p
SSHIFT	sim/proasic3.v	/^input SSHIFT;$/;"	p
SSHIFT_ipd	sim/proasic3.v	/^wire SSHIFT_ipd;$/;"	n
STATASEL	sim/proasic3.v	/^wire STATASEL;$/;"	n
STATBSEL	sim/proasic3.v	/^wire STATBSEL;$/;"	n
STATCSEL	sim/proasic3.v	/^wire STATCSEL;$/;"	n
STATE	sim/proasic3.v	/^reg [3:0] STATE;$/;"	r
SUPDATE	sim/proasic3.v	/^input	SUPDATE; \/\/ Load data from the shift register into the update latch.$/;"	p
SUPDATE	sim/proasic3.v	/^input SUPDATE;$/;"	p
SUPDATELATCH	sim/proasic3.v	/^output  [ 80 : 0 ] SUPDATELATCH;$/;"	p
SUPDATELATCH	sim/proasic3.v	/^reg	[ 80 : 0 ] SUPDATELATCH; \/\/ 81-bit latch$/;"	r
SUPDATELATCH	sim/proasic3.v	/^wire [ 80 : 0 ] SUPDATELATCH;$/;"	n
SUPDATE_ipd	sim/proasic3.v	/^wire SUPDATE_ipd;$/;"	n
SYNCn	sim/dac121s101.v	/^input         SYNCn,                   \/\/ Sync not$/;"	p
Safe_cmd	apes_top.v	/^input         Safe_cmd;                \/\/ SAFE Command               $/;"	p
Safe_cmd	tb_apes_top.v	/^    reg Safe_cmd,                \/\/ SAFE Command               $/;"	r
Safe_cmd_sync	apes_top.v	/^wire        Safe_cmd_sync;$/;"	n
Select_DR	sim/proasic3.v	/^`define Select_DR         4'h7$/;"	c
Select_IR	sim/proasic3.v	/^`define Select_IR         4'h4$/;"	c
SeqType	sim/proasic3.v	/^         specparam   SeqType   = "flipflop";$/;"	c
Shift_DR	sim/proasic3.v	/^`define Shift_DR          4'h2$/;"	c
Shift_IR	sim/proasic3.v	/^`define Shift_IR          4'ha$/;"	c
Stim_cmd_n	apes_top.v	/^input         Stim_cmd_n;              \/\/ STIM Command               $/;"	p
Stim_cmd_n	tb_apes_top.v	/^        Stim_cmd_n,              \/\/ STIM Command               $/;"	r
Stim_cmd_n_sync	apes_top.v	/^wire        Stim_cmd_n_sync;$/;"	n
Sync	apes_top.v	/^output        Sync;$/;"	p
TC2CRWH	sim/proasic3.v	/^parameter TC2CRWH = 452;$/;"	c
TC2CRWH	sim/proasic3.v	/^parameter TC2CRWH = 503;$/;"	c
TC2CWRH	sim/proasic3.v	/^parameter TC2CWRH = 493;$/;"	c
TC2CWRH	sim/proasic3.v	/^parameter TC2CWRH = 587;$/;"	c
TC2CWWH	sim/proasic3.v	/^parameter TC2CWWH = 303;$/;"	c
TC2CWWL	sim/proasic3.v	/^parameter TC2CWWL = 331;$/;"	c
TCK	sim/proasic3.v	/^input   TMS, TDI, TCK, TRSTB;$/;"	p
TDI	sim/proasic3.v	/^input   TMS, TDI, TCK, TRSTB;$/;"	p
TDO	sim/proasic3.v	/^output  TDO;$/;"	p
TDO_zd	sim/proasic3.v	/^reg       TDO_zd, UDRUPD_zd, UDRCAP_zd, UDRSH_zd, URSTB_zd;$/;"	r
TMS	sim/proasic3.v	/^input   TMS, TDI, TCK, TRSTB;$/;"	p
TRIBUFF	sim/proasic3.v	/^module TRIBUFF(PAD,D,E);$/;"	m
TRIBUFF_F_12	sim/proasic3.v	/^module TRIBUFF_F_12(PAD,D,E);$/;"	m
TRIBUFF_F_12D	sim/proasic3.v	/^module TRIBUFF_F_12D(PAD,D,E);$/;"	m
TRIBUFF_F_12U	sim/proasic3.v	/^module TRIBUFF_F_12U(PAD,D,E);$/;"	m
TRIBUFF_F_16	sim/proasic3.v	/^module TRIBUFF_F_16(PAD,D,E);$/;"	m
TRIBUFF_F_16D	sim/proasic3.v	/^module TRIBUFF_F_16D(PAD,D,E);$/;"	m
TRIBUFF_F_16U	sim/proasic3.v	/^module TRIBUFF_F_16U(PAD,D,E);$/;"	m
TRIBUFF_F_2	sim/proasic3.v	/^module TRIBUFF_F_2(PAD,D,E);$/;"	m
TRIBUFF_F_24	sim/proasic3.v	/^module TRIBUFF_F_24(PAD,D,E);$/;"	m
TRIBUFF_F_24D	sim/proasic3.v	/^module TRIBUFF_F_24D(PAD,D,E);$/;"	m
TRIBUFF_F_24U	sim/proasic3.v	/^module TRIBUFF_F_24U(PAD,D,E);$/;"	m
TRIBUFF_F_2D	sim/proasic3.v	/^module TRIBUFF_F_2D(PAD,D,E);$/;"	m
TRIBUFF_F_2U	sim/proasic3.v	/^module TRIBUFF_F_2U(PAD,D,E);$/;"	m
TRIBUFF_F_4	sim/proasic3.v	/^module TRIBUFF_F_4(PAD,D,E);$/;"	m
TRIBUFF_F_4D	sim/proasic3.v	/^module TRIBUFF_F_4D(PAD,D,E);$/;"	m
TRIBUFF_F_4U	sim/proasic3.v	/^module TRIBUFF_F_4U(PAD,D,E);$/;"	m
TRIBUFF_F_6	sim/proasic3.v	/^module TRIBUFF_F_6(PAD,D,E);$/;"	m
TRIBUFF_F_6D	sim/proasic3.v	/^module TRIBUFF_F_6D(PAD,D,E);$/;"	m
TRIBUFF_F_6U	sim/proasic3.v	/^module TRIBUFF_F_6U(PAD,D,E);$/;"	m
TRIBUFF_F_8	sim/proasic3.v	/^module TRIBUFF_F_8(PAD,D,E);$/;"	m
TRIBUFF_F_8D	sim/proasic3.v	/^module TRIBUFF_F_8D(PAD,D,E);$/;"	m
TRIBUFF_F_8U	sim/proasic3.v	/^module TRIBUFF_F_8U(PAD,D,E);$/;"	m
TRIBUFF_LVCMOS15	sim/proasic3.v	/^module TRIBUFF_LVCMOS15(PAD,D,E);$/;"	m
TRIBUFF_LVCMOS15D	sim/proasic3.v	/^module TRIBUFF_LVCMOS15D(PAD,D,E);$/;"	m
TRIBUFF_LVCMOS15U	sim/proasic3.v	/^module TRIBUFF_LVCMOS15U(PAD,D,E);$/;"	m
TRIBUFF_LVCMOS18	sim/proasic3.v	/^module TRIBUFF_LVCMOS18(PAD,D,E);$/;"	m
TRIBUFF_LVCMOS18D	sim/proasic3.v	/^module TRIBUFF_LVCMOS18D(PAD,D,E);$/;"	m
TRIBUFF_LVCMOS18U	sim/proasic3.v	/^module TRIBUFF_LVCMOS18U(PAD,D,E);$/;"	m
TRIBUFF_LVCMOS25	sim/proasic3.v	/^module TRIBUFF_LVCMOS25(PAD,D,E);$/;"	m
TRIBUFF_LVCMOS25D	sim/proasic3.v	/^module TRIBUFF_LVCMOS25D(PAD,D,E);$/;"	m
TRIBUFF_LVCMOS25U	sim/proasic3.v	/^module TRIBUFF_LVCMOS25U(PAD,D,E);$/;"	m
TRIBUFF_LVCMOS33	sim/proasic3.v	/^module TRIBUFF_LVCMOS33(PAD,D,E);$/;"	m
TRIBUFF_LVCMOS33D	sim/proasic3.v	/^module TRIBUFF_LVCMOS33D(PAD,D,E);$/;"	m
TRIBUFF_LVCMOS33U	sim/proasic3.v	/^module TRIBUFF_LVCMOS33U(PAD,D,E);$/;"	m
TRIBUFF_LVCMOS5	sim/proasic3.v	/^module TRIBUFF_LVCMOS5(PAD,D,E);$/;"	m
TRIBUFF_LVCMOS5D	sim/proasic3.v	/^module TRIBUFF_LVCMOS5D(PAD,D,E);$/;"	m
TRIBUFF_LVCMOS5U	sim/proasic3.v	/^module TRIBUFF_LVCMOS5U(PAD,D,E);$/;"	m
TRIBUFF_LVDS	sim/proasic3.v	/^module TRIBUFF_LVDS(PADP,PADN,D,E);$/;"	m
TRIBUFF_PCI	sim/proasic3.v	/^module TRIBUFF_PCI(PAD,D,E);$/;"	m
TRIBUFF_PCIX	sim/proasic3.v	/^module TRIBUFF_PCIX(PAD,D,E);$/;"	m
TRIBUFF_S_12	sim/proasic3.v	/^module TRIBUFF_S_12(PAD,D,E);$/;"	m
TRIBUFF_S_12D	sim/proasic3.v	/^module TRIBUFF_S_12D(PAD,D,E);$/;"	m
TRIBUFF_S_12U	sim/proasic3.v	/^module TRIBUFF_S_12U(PAD,D,E);$/;"	m
TRIBUFF_S_16	sim/proasic3.v	/^module TRIBUFF_S_16(PAD,D,E);$/;"	m
TRIBUFF_S_16D	sim/proasic3.v	/^module TRIBUFF_S_16D(PAD,D,E);$/;"	m
TRIBUFF_S_16U	sim/proasic3.v	/^module TRIBUFF_S_16U(PAD,D,E);$/;"	m
TRIBUFF_S_2	sim/proasic3.v	/^module TRIBUFF_S_2(PAD,D,E);$/;"	m
TRIBUFF_S_24	sim/proasic3.v	/^module TRIBUFF_S_24(PAD,D,E);$/;"	m
TRIBUFF_S_24D	sim/proasic3.v	/^module TRIBUFF_S_24D(PAD,D,E);$/;"	m
TRIBUFF_S_24U	sim/proasic3.v	/^module TRIBUFF_S_24U(PAD,D,E);$/;"	m
TRIBUFF_S_2D	sim/proasic3.v	/^module TRIBUFF_S_2D(PAD,D,E);$/;"	m
TRIBUFF_S_2U	sim/proasic3.v	/^module TRIBUFF_S_2U(PAD,D,E);$/;"	m
TRIBUFF_S_4	sim/proasic3.v	/^module TRIBUFF_S_4(PAD,D,E);$/;"	m
TRIBUFF_S_4D	sim/proasic3.v	/^module TRIBUFF_S_4D(PAD,D,E);$/;"	m
TRIBUFF_S_4U	sim/proasic3.v	/^module TRIBUFF_S_4U(PAD,D,E);$/;"	m
TRIBUFF_S_6	sim/proasic3.v	/^module TRIBUFF_S_6(PAD,D,E);$/;"	m
TRIBUFF_S_6D	sim/proasic3.v	/^module TRIBUFF_S_6D(PAD,D,E);$/;"	m
TRIBUFF_S_6U	sim/proasic3.v	/^module TRIBUFF_S_6U(PAD,D,E);$/;"	m
TRIBUFF_S_8	sim/proasic3.v	/^module TRIBUFF_S_8(PAD,D,E);$/;"	m
TRIBUFF_S_8D	sim/proasic3.v	/^module TRIBUFF_S_8D(PAD,D,E);$/;"	m
TRIBUFF_S_8U	sim/proasic3.v	/^module TRIBUFF_S_8U(PAD,D,E);$/;"	m
TRSTB	sim/proasic3.v	/^input   TMS, TDI, TCK, TRSTB;$/;"	p
Test_Logic_Reset	sim/proasic3.v	/^`define Test_Logic_Reset  4'hf$/;"	c
UDRCAP	sim/proasic3.v	/^output  UTDI, URSTB, UDRCK, UDRCAP, UDRSH, UDRUPD;$/;"	p
UDRCAP_zd	sim/proasic3.v	/^reg       TDO_zd, UDRUPD_zd, UDRCAP_zd, UDRSH_zd, URSTB_zd;$/;"	r
UDRCK	sim/proasic3.v	/^output  UTDI, URSTB, UDRCK, UDRCAP, UDRSH, UDRUPD;$/;"	p
UDRSH	sim/proasic3.v	/^output  UTDI, URSTB, UDRCK, UDRCAP, UDRSH, UDRUPD;$/;"	p
UDRSH_zd	sim/proasic3.v	/^reg       TDO_zd, UDRUPD_zd, UDRCAP_zd, UDRSH_zd, URSTB_zd;$/;"	r
UDRUPD	sim/proasic3.v	/^output  UTDI, URSTB, UDRCK, UDRCAP, UDRSH, UDRUPD;$/;"	p
UDRUPD_zd	sim/proasic3.v	/^reg       TDO_zd, UDRUPD_zd, UDRCAP_zd, UDRSH_zd, URSTB_zd;$/;"	r
UFROM	sim/proasic3.v	/^module UFROM( ADDR6, ADDR5, ADDR4, ADDR3, ADDR2, ADDR1, ADDR0, CLK,$/;"	m
UFROMH	sim/proasic3.v	/^module UFROMH( ADDR6, ADDR5, ADDR4, ADDR3, ADDR2, ADDR1, ADDR0, CLK,$/;"	m
UIN	sim/proasic3.v	/^  wire            UIN;$/;"	n
UIN_last_value	sim/proasic3.v	/^  reg        UIN_last_value;$/;"	r
UIN_num_fes	sim/proasic3.v	/^  integer         UIN_num_fes;$/;"	r
UIN_num_res	sim/proasic3.v	/^  integer         UIN_num_res;$/;"	r
UIN_period	sim/proasic3.v	/^  integer         UIN_period;$/;"	r
UIN_prev_re	sim/proasic3.v	/^  time            UIN_prev_re;$/;"	r
UIN_re	sim/proasic3.v	/^  time            UIN_re;$/;"	r
UIREG0	sim/proasic3.v	/^output  UIREG0, UIREG1, UIREG2, UIREG3, UIREG4, UIREG5, UIREG6, UIREG7;$/;"	p
UIREG1	sim/proasic3.v	/^output  UIREG0, UIREG1, UIREG2, UIREG3, UIREG4, UIREG5, UIREG6, UIREG7;$/;"	p
UIREG2	sim/proasic3.v	/^output  UIREG0, UIREG1, UIREG2, UIREG3, UIREG4, UIREG5, UIREG6, UIREG7;$/;"	p
UIREG3	sim/proasic3.v	/^output  UIREG0, UIREG1, UIREG2, UIREG3, UIREG4, UIREG5, UIREG6, UIREG7;$/;"	p
UIREG4	sim/proasic3.v	/^output  UIREG0, UIREG1, UIREG2, UIREG3, UIREG4, UIREG5, UIREG6, UIREG7;$/;"	p
UIREG5	sim/proasic3.v	/^output  UIREG0, UIREG1, UIREG2, UIREG3, UIREG4, UIREG5, UIREG6, UIREG7;$/;"	p
UIREG6	sim/proasic3.v	/^output  UIREG0, UIREG1, UIREG2, UIREG3, UIREG4, UIREG5, UIREG6, UIREG7;$/;"	p
UIREG7	sim/proasic3.v	/^output  UIREG0, UIREG1, UIREG2, UIREG3, UIREG4, UIREG5, UIREG6, UIREG7;$/;"	p
UJTAG	sim/proasic3.v	/^module UJTAG ( UIREG0, UIREG1, UIREG2, UIREG3, UIREG4, UIREG5, UIREG6, UIREG7,$/;"	m
ULSICC	sim/proasic3.v	/^module ULSICC(LSICC);$/;"	m
URSTB	sim/proasic3.v	/^output  UTDI, URSTB, UDRCK, UDRCAP, UDRSH, UDRUPD;$/;"	p
URSTB_zd	sim/proasic3.v	/^reg       TDO_zd, UDRUPD_zd, UDRCAP_zd, UDRSH_zd, URSTB_zd;$/;"	r
UTDI	sim/proasic3.v	/^output  UTDI, URSTB, UDRCK, UDRCAP, UDRSH, UDRUPD;$/;"	p
UTDO	sim/proasic3.v	/^input   UTDO;$/;"	p
Update_DR	sim/proasic3.v	/^`define Update_DR         4'h5$/;"	c
Update_IR	sim/proasic3.v	/^`define Update_IR         4'hd$/;"	c
VCC	sim/proasic3.v	/^ supply1 VCC;$/;"	n
VCC	sim/proasic3.v	/^module VCC(Y);$/;"	m
VCC	sim/proasic3.v	/^supply1 VCC;$/;"	n
VCC_0	sim/proasic3.v	/^ supply1 VCC_0;$/;"	n
VCC_1	sim/proasic3.v	/^ supply1 VCC_1;$/;"	n
VCC_2	sim/proasic3.v	/^ supply1 VCC_2;$/;"	n
VCOFREQUENCY	sim/proasic3.v	/^   parameter VCOFREQUENCY = 0.0;$/;"	c
VCOFREQUENCY	sim/proasic3.v	/^   parameter VCOFREQUENCY = 0;$/;"	c
VCOFREQUENCY	sim/proasic3.v	/^  parameter       VCOFREQUENCY   = 0.0;$/;"	c
VCOFREQUENCY	sim/proasic3.v	/^  parameter       VCOFREQUENCY = 0;$/;"	c
VCOIN	sim/proasic3.v	/^   input YBIN, YCIN, VCOIN, LOCKIN, EXTFBIN;$/;"	p
VCOOUT	sim/proasic3.v	/^   output VCOOUT;\/\/pll output- vcofrequency$/;"	p
VCOSEL	sim/proasic3.v	/^   wire [2:0] 	  VCOSEL = { VCOSEL2, VCOSEL1, VCOSEL0};$/;"	n
VCOSEL0	sim/proasic3.v	/^  input  VCOSEL2, VCOSEL1, VCOSEL0, XDLYSEL, FBSEL1, FBSEL0; $/;"	p
VCOSEL0	sim/proasic3.v	/^input VCOSEL0;$/;"	p
VCOSEL1	sim/proasic3.v	/^  input  VCOSEL2, VCOSEL1, VCOSEL0, XDLYSEL, FBSEL1, FBSEL0; $/;"	p
VCOSEL1	sim/proasic3.v	/^input VCOSEL1;$/;"	p
VCOSEL2	sim/proasic3.v	/^  input  VCOSEL2, VCOSEL1, VCOSEL0, XDLYSEL, FBSEL1, FBSEL0; $/;"	p
VCOSEL2	sim/proasic3.v	/^input VCOSEL2;$/;"	p
VCOSEL_ipd	sim/proasic3.v	/^  wire [2:0] VCOSEL_ipd;$/;"	n
VIN	sim/proasic3.v	/^  wire            VIN;$/;"	n
VIN_last_value	sim/proasic3.v	/^  reg        VIN_last_value;$/;"	r
VIN_num_fes	sim/proasic3.v	/^  integer         VIN_num_fes;$/;"	r
VIN_num_res	sim/proasic3.v	/^  integer         VIN_num_res;$/;"	r
VIN_period	sim/proasic3.v	/^  integer         VIN_period;$/;"	r
VIN_prev_re	sim/proasic3.v	/^  time            VIN_prev_re;$/;"	r
VIN_re	sim/proasic3.v	/^  time            VIN_re;$/;"	r
WADDR	sim/proasic3.v	/^integer WADDR;           $/;"	r
WADDR	sim/proasic3.v	/^integer WADDR;$/;"	r
WADDR0	sim/proasic3.v	/^input WADDR8,WADDR7,WADDR6,WADDR5,WADDR4,WADDR3,WADDR2,WADDR1,WADDR0;$/;"	p
WADDR0_int	sim/proasic3.v	/^wire WADDR8_int,WADDR7_int,WADDR6_int,WADDR5_int,WADDR4_int,WADDR3_int,WADDR2_int,WADDR1_int,WADDR0_int;$/;"	n
WADDR1	sim/proasic3.v	/^input WADDR8,WADDR7,WADDR6,WADDR5,WADDR4,WADDR3,WADDR2,WADDR1,WADDR0;$/;"	p
WADDR1_int	sim/proasic3.v	/^wire WADDR8_int,WADDR7_int,WADDR6_int,WADDR5_int,WADDR4_int,WADDR3_int,WADDR2_int,WADDR1_int,WADDR0_int;$/;"	n
WADDR2	sim/proasic3.v	/^input WADDR8,WADDR7,WADDR6,WADDR5,WADDR4,WADDR3,WADDR2,WADDR1,WADDR0;$/;"	p
WADDR2_int	sim/proasic3.v	/^wire WADDR8_int,WADDR7_int,WADDR6_int,WADDR5_int,WADDR4_int,WADDR3_int,WADDR2_int,WADDR1_int,WADDR0_int;$/;"	n
WADDR3	sim/proasic3.v	/^input WADDR8,WADDR7,WADDR6,WADDR5,WADDR4,WADDR3,WADDR2,WADDR1,WADDR0;$/;"	p
WADDR3_int	sim/proasic3.v	/^wire WADDR8_int,WADDR7_int,WADDR6_int,WADDR5_int,WADDR4_int,WADDR3_int,WADDR2_int,WADDR1_int,WADDR0_int;$/;"	n
WADDR4	sim/proasic3.v	/^input WADDR8,WADDR7,WADDR6,WADDR5,WADDR4,WADDR3,WADDR2,WADDR1,WADDR0;$/;"	p
WADDR4_int	sim/proasic3.v	/^wire WADDR8_int,WADDR7_int,WADDR6_int,WADDR5_int,WADDR4_int,WADDR3_int,WADDR2_int,WADDR1_int,WADDR0_int;$/;"	n
WADDR5	sim/proasic3.v	/^input WADDR8,WADDR7,WADDR6,WADDR5,WADDR4,WADDR3,WADDR2,WADDR1,WADDR0;$/;"	p
WADDR5_int	sim/proasic3.v	/^wire WADDR8_int,WADDR7_int,WADDR6_int,WADDR5_int,WADDR4_int,WADDR3_int,WADDR2_int,WADDR1_int,WADDR0_int;$/;"	n
WADDR6	sim/proasic3.v	/^input WADDR8,WADDR7,WADDR6,WADDR5,WADDR4,WADDR3,WADDR2,WADDR1,WADDR0;$/;"	p
WADDR6_int	sim/proasic3.v	/^wire WADDR8_int,WADDR7_int,WADDR6_int,WADDR5_int,WADDR4_int,WADDR3_int,WADDR2_int,WADDR1_int,WADDR0_int;$/;"	n
WADDR7	sim/proasic3.v	/^input WADDR8,WADDR7,WADDR6,WADDR5,WADDR4,WADDR3,WADDR2,WADDR1,WADDR0;$/;"	p
WADDR7_int	sim/proasic3.v	/^wire WADDR8_int,WADDR7_int,WADDR6_int,WADDR5_int,WADDR4_int,WADDR3_int,WADDR2_int,WADDR1_int,WADDR0_int;$/;"	n
WADDR8	sim/proasic3.v	/^input WADDR8,WADDR7,WADDR6,WADDR5,WADDR4,WADDR3,WADDR2,WADDR1,WADDR0;$/;"	p
WADDR8_int	sim/proasic3.v	/^wire WADDR8_int,WADDR7_int,WADDR6_int,WADDR5_int,WADDR4_int,WADDR3_int,WADDR2_int,WADDR1_int,WADDR0_int;$/;"	n
WADDR_BUS	sim/proasic3.v	/^`define WADDR_BUS {WADDR8_int,WADDR7_int,WADDR6_int,WADDR5_int,WADDR4_int,WADDR3_int,WADDR2_int,WADDR1_int,WADDR0_int}$/;"	c
WADDR_P1	sim/proasic3.v	/^integer WADDR_P1;$/;"	r
WADDR_P2	sim/proasic3.v	/^integer WADDR_P2;$/;"	r
WADDR_VALID	sim/proasic3.v	/^reg WADDR_VALID;$/;"	r
WADDR_wrap	sim/proasic3.v	/^integer WADDR_wrap;$/;"	r
WADDR_wrap_P1	sim/proasic3.v	/^integer WADDR_wrap_P1;$/;"	r
WADDR_wrap_P2	sim/proasic3.v	/^integer WADDR_wrap_P2;$/;"	r
WAIT_CNT	sim/adc128s102.v	/^parameter     WAIT_CNT = 11;                     \/\/ Wait Count$/;"	c
WARNING_MSGS_ON	sim/proasic3.v	/^parameter WARNING_MSGS_ON = 1; \/\/ Used to turn off warnings about read &$/;"	c
WBLK	sim/proasic3.v	/^input REN, RBLK, RCLK, RESET, RPIPE, WEN, WBLK, WCLK;$/;"	p
WBLK_hold	sim/proasic3.v	/^reg WBLK_lastvalue = 1, WBLK_hold=1;$/;"	r
WBLK_int	sim/proasic3.v	/^wire WEN_int, WBLK_int, WCLK_int;$/;"	n
WBLK_lastvalue	sim/proasic3.v	/^reg WBLK_lastvalue = 1, WBLK_hold=1;$/;"	r
WCLK	sim/proasic3.v	/^input REN, RBLK, RCLK, RESET, RPIPE, WEN, WBLK, WCLK;$/;"	p
WCLK	sim/proasic3.v	/^input RW1,WW1,RW0, WW0,REN,RCLK,WEN,WCLK,RESET,PIPE;$/;"	p
WCLK_int	sim/proasic3.v	/^wire REN_int,RCLK_int,WEN_int,WCLK_int,RESET_int,PIPE_int;$/;"	n
WCLK_int	sim/proasic3.v	/^wire WEN_int, WBLK_int, WCLK_int;$/;"	n
WCLK_prev	sim/proasic3.v	/^reg RCLK_prev, WCLK_prev;  $/;"	r
WCLK_re	sim/proasic3.v	/^time WCLK_re;$/;"	r
WD0	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD0	sim/proasic3.v	/^input WD9, WD8, WD7, WD6, WD5, WD4, WD3, WD2, WD1, WD0;$/;"	p
WD0_int	sim/proasic3.v	/^wire WD5_int, WD4_int, WD3_int, WD2_int, WD1_int, WD0_int;$/;"	n
WD0_int	sim/proasic3.v	/^wire WD7_int,WD6_int,WD5_int,WD4_int,WD3_int,WD2_int,WD1_int,WD0_int;$/;"	n
WD1	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD1	sim/proasic3.v	/^input WD9, WD8, WD7, WD6, WD5, WD4, WD3, WD2, WD1, WD0;$/;"	p
WD10	sim/proasic3.v	/^input WD17, WD16, WD15, WD14, WD13, WD12, WD11, WD10;$/;"	p
WD10	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD10_int	sim/proasic3.v	/^wire WD11_int, WD10_int, WD9_int, WD8_int, WD7_int, WD6_int;$/;"	n
WD10_int	sim/proasic3.v	/^wire WD17_int,WD16_int,WD15_int,WD14_int,WD13_int,WD12_int,WD11_int,WD10_int,WD9_int,WD8_int;$/;"	n
WD11	sim/proasic3.v	/^input WD17, WD16, WD15, WD14, WD13, WD12, WD11, WD10;$/;"	p
WD11	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD11_int	sim/proasic3.v	/^wire WD11_int, WD10_int, WD9_int, WD8_int, WD7_int, WD6_int;$/;"	n
WD11_int	sim/proasic3.v	/^wire WD17_int,WD16_int,WD15_int,WD14_int,WD13_int,WD12_int,WD11_int,WD10_int,WD9_int,WD8_int;$/;"	n
WD12	sim/proasic3.v	/^input WD17, WD16, WD15, WD14, WD13, WD12, WD11, WD10;$/;"	p
WD12	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD12_int	sim/proasic3.v	/^wire WD17_int, WD16_int, WD15_int, WD14_int, WD13_int, WD12_int;$/;"	n
WD12_int	sim/proasic3.v	/^wire WD17_int,WD16_int,WD15_int,WD14_int,WD13_int,WD12_int,WD11_int,WD10_int,WD9_int,WD8_int;$/;"	n
WD13	sim/proasic3.v	/^input WD17, WD16, WD15, WD14, WD13, WD12, WD11, WD10;$/;"	p
WD13	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD13_int	sim/proasic3.v	/^wire WD17_int, WD16_int, WD15_int, WD14_int, WD13_int, WD12_int;$/;"	n
WD13_int	sim/proasic3.v	/^wire WD17_int,WD16_int,WD15_int,WD14_int,WD13_int,WD12_int,WD11_int,WD10_int,WD9_int,WD8_int;$/;"	n
WD14	sim/proasic3.v	/^input WD17, WD16, WD15, WD14, WD13, WD12, WD11, WD10;$/;"	p
WD14	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD14_int	sim/proasic3.v	/^wire WD17_int, WD16_int, WD15_int, WD14_int, WD13_int, WD12_int;$/;"	n
WD14_int	sim/proasic3.v	/^wire WD17_int,WD16_int,WD15_int,WD14_int,WD13_int,WD12_int,WD11_int,WD10_int,WD9_int,WD8_int;$/;"	n
WD15	sim/proasic3.v	/^input WD17, WD16, WD15, WD14, WD13, WD12, WD11, WD10;$/;"	p
WD15	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD15_int	sim/proasic3.v	/^wire WD17_int, WD16_int, WD15_int, WD14_int, WD13_int, WD12_int;$/;"	n
WD15_int	sim/proasic3.v	/^wire WD17_int,WD16_int,WD15_int,WD14_int,WD13_int,WD12_int,WD11_int,WD10_int,WD9_int,WD8_int;$/;"	n
WD16	sim/proasic3.v	/^input WD17, WD16, WD15, WD14, WD13, WD12, WD11, WD10;$/;"	p
WD16	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD16_int	sim/proasic3.v	/^wire WD17_int, WD16_int, WD15_int, WD14_int, WD13_int, WD12_int;$/;"	n
WD16_int	sim/proasic3.v	/^wire WD17_int,WD16_int,WD15_int,WD14_int,WD13_int,WD12_int,WD11_int,WD10_int,WD9_int,WD8_int;$/;"	n
WD17	sim/proasic3.v	/^input WD17, WD16, WD15, WD14, WD13, WD12, WD11, WD10;$/;"	p
WD17	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD17_int	sim/proasic3.v	/^wire WD17_int, WD16_int, WD15_int, WD14_int, WD13_int, WD12_int;$/;"	n
WD17_int	sim/proasic3.v	/^wire WD17_int,WD16_int,WD15_int,WD14_int,WD13_int,WD12_int,WD11_int,WD10_int,WD9_int,WD8_int;$/;"	n
WD1_int	sim/proasic3.v	/^wire WD5_int, WD4_int, WD3_int, WD2_int, WD1_int, WD0_int;$/;"	n
WD1_int	sim/proasic3.v	/^wire WD7_int,WD6_int,WD5_int,WD4_int,WD3_int,WD2_int,WD1_int,WD0_int;$/;"	n
WD2	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD2	sim/proasic3.v	/^input WD9, WD8, WD7, WD6, WD5, WD4, WD3, WD2, WD1, WD0;$/;"	p
WD2_int	sim/proasic3.v	/^wire WD5_int, WD4_int, WD3_int, WD2_int, WD1_int, WD0_int;$/;"	n
WD2_int	sim/proasic3.v	/^wire WD7_int,WD6_int,WD5_int,WD4_int,WD3_int,WD2_int,WD1_int,WD0_int;$/;"	n
WD3	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD3	sim/proasic3.v	/^input WD9, WD8, WD7, WD6, WD5, WD4, WD3, WD2, WD1, WD0;$/;"	p
WD3_int	sim/proasic3.v	/^wire WD5_int, WD4_int, WD3_int, WD2_int, WD1_int, WD0_int;$/;"	n
WD3_int	sim/proasic3.v	/^wire WD7_int,WD6_int,WD5_int,WD4_int,WD3_int,WD2_int,WD1_int,WD0_int;$/;"	n
WD4	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD4	sim/proasic3.v	/^input WD9, WD8, WD7, WD6, WD5, WD4, WD3, WD2, WD1, WD0;$/;"	p
WD4_int	sim/proasic3.v	/^wire WD5_int, WD4_int, WD3_int, WD2_int, WD1_int, WD0_int;$/;"	n
WD4_int	sim/proasic3.v	/^wire WD7_int,WD6_int,WD5_int,WD4_int,WD3_int,WD2_int,WD1_int,WD0_int;$/;"	n
WD5	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD5	sim/proasic3.v	/^input WD9, WD8, WD7, WD6, WD5, WD4, WD3, WD2, WD1, WD0;$/;"	p
WD5_int	sim/proasic3.v	/^wire WD5_int, WD4_int, WD3_int, WD2_int, WD1_int, WD0_int;$/;"	n
WD5_int	sim/proasic3.v	/^wire WD7_int,WD6_int,WD5_int,WD4_int,WD3_int,WD2_int,WD1_int,WD0_int;$/;"	n
WD6	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD6	sim/proasic3.v	/^input WD9, WD8, WD7, WD6, WD5, WD4, WD3, WD2, WD1, WD0;$/;"	p
WD6_int	sim/proasic3.v	/^wire WD11_int, WD10_int, WD9_int, WD8_int, WD7_int, WD6_int;$/;"	n
WD6_int	sim/proasic3.v	/^wire WD7_int,WD6_int,WD5_int,WD4_int,WD3_int,WD2_int,WD1_int,WD0_int;$/;"	n
WD7	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD7	sim/proasic3.v	/^input WD9, WD8, WD7, WD6, WD5, WD4, WD3, WD2, WD1, WD0;$/;"	p
WD7_int	sim/proasic3.v	/^wire WD11_int, WD10_int, WD9_int, WD8_int, WD7_int, WD6_int;$/;"	n
WD7_int	sim/proasic3.v	/^wire WD7_int,WD6_int,WD5_int,WD4_int,WD3_int,WD2_int,WD1_int,WD0_int;$/;"	n
WD8	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD8	sim/proasic3.v	/^input WD9, WD8, WD7, WD6, WD5, WD4, WD3, WD2, WD1, WD0;$/;"	p
WD8_int	sim/proasic3.v	/^wire WD11_int, WD10_int, WD9_int, WD8_int, WD7_int, WD6_int;$/;"	n
WD8_int	sim/proasic3.v	/^wire WD17_int,WD16_int,WD15_int,WD14_int,WD13_int,WD12_int,WD11_int,WD10_int,WD9_int,WD8_int;$/;"	n
WD9	sim/proasic3.v	/^input WD17,WD16,WD15,WD14,WD13,WD12,WD11,WD10,WD9,WD8,WD7,WD6,WD5,WD4,WD3,WD2,WD1,WD0;$/;"	p
WD9	sim/proasic3.v	/^input WD9, WD8, WD7, WD6, WD5, WD4, WD3, WD2, WD1, WD0;$/;"	p
WD9_int	sim/proasic3.v	/^wire WD11_int, WD10_int, WD9_int, WD8_int, WD7_int, WD6_int;$/;"	n
WD9_int	sim/proasic3.v	/^wire WD17_int,WD16_int,WD15_int,WD14_int,WD13_int,WD12_int,WD11_int,WD10_int,WD9_int,WD8_int;$/;"	n
WEN	sim/proasic3.v	/^input REN, RBLK, RCLK, RESET, RPIPE, WEN, WBLK, WCLK;$/;"	p
WEN	sim/proasic3.v	/^input RW1,WW1,RW0, WW0,REN,RCLK,WEN,WCLK,RESET,PIPE;$/;"	p
WENA	sim/proasic3.v	/^input WIDTHA1, WIDTHA0, PIPEA, WMODEA, BLKA, WENA, CLKA;$/;"	p
WENABLE	sim/proasic3.v	/^wire WENABLE; $/;"	n
WENABLE	sim/proasic3.v	/^wire WENABLE;$/;"	n
WENA_int	sim/proasic3.v	/^wire WENA_int, WENB_int, WMODEA_int, WMODEB_int;$/;"	n
WENA_lat	sim/proasic3.v	/^reg  WENA_lat, WENB_lat;$/;"	r
WENB	sim/proasic3.v	/^input WIDTHB1, WIDTHB0, PIPEB, WMODEB, BLKB, WENB, CLKB, RESET;$/;"	p
WENB_int	sim/proasic3.v	/^wire WENA_int, WENB_int, WMODEA_int, WMODEB_int;$/;"	n
WENB_lat	sim/proasic3.v	/^reg  WENA_lat, WENB_lat;$/;"	r
WEN_hold	sim/proasic3.v	/^reg WEN_lastvalue = 1, WEN_hold=1;$/;"	r
WEN_int	sim/proasic3.v	/^wire REN_int,RCLK_int,WEN_int,WCLK_int,RESET_int,PIPE_int;$/;"	n
WEN_int	sim/proasic3.v	/^wire WEN_int, WBLK_int, WCLK_int;$/;"	n
WEN_lastvalue	sim/proasic3.v	/^reg WEN_lastvalue = 1, WEN_hold=1;$/;"	r
WEN_lat	sim/proasic3.v	/^reg WEN_lat, REN_lat;$/;"	r
WIDTHA0	sim/proasic3.v	/^input WIDTHA1, WIDTHA0, PIPEA, WMODEA, BLKA, WENA, CLKA;$/;"	p
WIDTHA1	sim/proasic3.v	/^input WIDTHA1, WIDTHA0, PIPEA, WMODEA, BLKA, WENA, CLKA;$/;"	p
WIDTHB0	sim/proasic3.v	/^input WIDTHB1, WIDTHB0, PIPEB, WMODEB, BLKB, WENB, CLKB, RESET;$/;"	p
WIDTHB1	sim/proasic3.v	/^input WIDTHB1, WIDTHB0, PIPEB, WMODEB, BLKB, WENB, CLKB, RESET;$/;"	p
WIN	sim/proasic3.v	/^  wire            WIN;$/;"	n
WIN_last_value	sim/proasic3.v	/^  reg        WIN_last_value;$/;"	r
WIN_num_fes	sim/proasic3.v	/^  integer         WIN_num_fes;$/;"	r
WIN_num_res	sim/proasic3.v	/^  integer         WIN_num_res;$/;"	r
WIN_period	sim/proasic3.v	/^  integer         WIN_period;$/;"	r
WIN_prev_re	sim/proasic3.v	/^  time            WIN_prev_re;$/;"	r
WIN_re	sim/proasic3.v	/^  time            WIN_re;$/;"	r
WMODEA	sim/proasic3.v	/^input WIDTHA1, WIDTHA0, PIPEA, WMODEA, BLKA, WENA, CLKA;$/;"	p
WMODEA_int	sim/proasic3.v	/^wire WENA_int, WENB_int, WMODEA_int, WMODEB_int;$/;"	n
WMODEB	sim/proasic3.v	/^input WIDTHB1, WIDTHB0, PIPEB, WMODEB, BLKB, WENB, CLKB, RESET;$/;"	p
WMODEB_int	sim/proasic3.v	/^wire WENA_int, WENB_int, WMODEA_int, WMODEB_int;$/;"	n
WW0	sim/proasic3.v	/^input RW1,WW1,RW0, WW0,REN,RCLK,WEN,WCLK,RESET,PIPE;$/;"	p
WW0	sim/proasic3.v	/^input RW2, RW1, RW0, WW2, WW1, WW0, ESTOP, FSTOP;$/;"	p
WW0_int	sim/proasic3.v	/^wire WW2_int, WW1_int, WW0_int;$/;"	n
WW1	sim/proasic3.v	/^input RW1,WW1,RW0, WW0,REN,RCLK,WEN,WCLK,RESET,PIPE;$/;"	p
WW1	sim/proasic3.v	/^input RW2, RW1, RW0, WW2, WW1, WW0, ESTOP, FSTOP;$/;"	p
WW1_int	sim/proasic3.v	/^wire WW2_int, WW1_int, WW0_int;$/;"	n
WW2	sim/proasic3.v	/^input RW2, RW1, RW0, WW2, WW1, WW0, ESTOP, FSTOP;$/;"	p
WW2_int	sim/proasic3.v	/^wire WW2_int, WW1_int, WW0_int;$/;"	n
WWIDTH_CFG_VECTOR	sim/proasic3.v	/^`define WWIDTH_CFG_VECTOR {WW2_int, WW1_int, WW0_int}$/;"	c
X	sim/adc128s102.v	/^parameter     O=1'b0, l=1'b1, X=1'bx, Z=1'bz;    \/\/ onetickbeemyass$/;"	c
XA1	sim/proasic3.v	/^module XA1(Y,A,B,C);$/;"	m
XA1A	sim/proasic3.v	/^module XA1A(Y,A,B,C);$/;"	m
XA1B	sim/proasic3.v	/^module XA1B(Y,A,B,C);$/;"	m
XA1C	sim/proasic3.v	/^module XA1C(Y,A,B,C);$/;"	m
XAI1	sim/proasic3.v	/^module XAI1(Y,A,B,C);$/;"	m
XAI1A	sim/proasic3.v	/^module XAI1A(Y,A,B,C);$/;"	m
XDLYSEL	sim/proasic3.v	/^  input  VCOSEL2, VCOSEL1, VCOSEL0, XDLYSEL, FBSEL1, FBSEL0; $/;"	p
XDLYSEL	sim/proasic3.v	/^input XDLYSEL;$/;"	p
XDLYSEL_ipd	sim/proasic3.v	/^  wire       XDLYSEL_ipd;$/;"	n
XNOR2	sim/proasic3.v	/^module XNOR2(Y,A,B);$/;"	m
XNOR3	sim/proasic3.v	/^module XNOR3(Y,A,B,C);$/;"	m
XO1	sim/proasic3.v	/^module XO1(Y,A,B,C);$/;"	m
XO1A	sim/proasic3.v	/^module XO1A(Y,A,B,C);$/;"	m
XOR2	sim/proasic3.v	/^module XOR2(Y,A,B);$/;"	m
XOR3	sim/proasic3.v	/^module XOR3(Y,A,B,C);$/;"	m
X_MUX_DELAY	sim/proasic3.v	/^  parameter       X_MUX_DELAY    =  625; \/\/ XDLYSEL MUX intrinsic delay$/;"	c
Y	sim/proasic3.v	/^    output Y;$/;"	p
Y	sim/proasic3.v	/^ output DOUT,EOUT,Y;$/;"	p
Y	sim/proasic3.v	/^ output DOUT,Y,EOUT;$/;"	p
Y	sim/proasic3.v	/^ output EOUT,DOUT,Y;$/;"	p
Y	sim/proasic3.v	/^ output EOUT,Y,DOUT;$/;"	p
Y	sim/proasic3.v	/^ output Y,DOUT,EOUT;$/;"	p
Y	sim/proasic3.v	/^ output Y;$/;"	p
Y	sim/proasic3.v	/^ supply0	Y;$/;"	n
Y	sim/proasic3.v	/^ supply1    Y;$/;"	n
Y	sim/proasic3.v	/^output  Y;$/;"	p
Y	sim/proasic3.v	/^output DOUT, EOUT, Y;$/;"	p
Y	sim/proasic3.v	/^output Y;$/;"	p
YB	sim/proasic3.v	/^   output  YB, YC, PLLOUT, LOCK, EXTFBOUT;$/;"	p
YB	sim/proasic3.v	/^  output GLA, LOCK, GLB, YB, GLC, YC;$/;"	p
YB	sim/proasic3.v	/^  reg             YB;$/;"	r
YB	sim/proasic3.v	/^output YB;$/;"	p
YBDELAY	sim/proasic3.v	/^  time            YBDELAY;$/;"	r
YBIN	sim/proasic3.v	/^   input YBIN, YCIN, VCOIN, LOCKIN, EXTFBIN;$/;"	p
YBOUT	sim/proasic3.v	/^    output GLAOUT, LOCKOUT, GLBOUT, YBOUT, GLCOUT, YCOUT;$/;"	p
YBOUT	sim/proasic3.v	/^    reg GLAOUT,  GLBOUT, YBOUT, GLCOUT, YCOUT;$/;"	r
YC	sim/proasic3.v	/^   output  YB, YC, PLLOUT, LOCK, EXTFBOUT;$/;"	p
YC	sim/proasic3.v	/^  output GLA, LOCK, GLB, YB, GLC, YC;$/;"	p
YC	sim/proasic3.v	/^  reg             YC;$/;"	r
YC	sim/proasic3.v	/^output YC;$/;"	p
YCDELAY	sim/proasic3.v	/^  time            YCDELAY;$/;"	r
YCIN	sim/proasic3.v	/^   input YBIN, YCIN, VCOIN, LOCKIN, EXTFBIN;$/;"	p
YCOUT	sim/proasic3.v	/^    output GLAOUT, LOCKOUT, GLBOUT, YBOUT, GLCOUT, YCOUT;$/;"	p
YCOUT	sim/proasic3.v	/^    reg GLAOUT,  GLBOUT, YBOUT, GLCOUT, YCOUT;$/;"	r
YF	sim/proasic3.v	/^output DOUT, EOUT, YR, YF;$/;"	p
YF	sim/proasic3.v	/^output DOUT,EOUT,YR,YF;$/;"	p
YF	sim/proasic3.v	/^output YR,YF;$/;"	p
YIN	sim/proasic3.v	/^ input D,CLK,CLR,E,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input D,CLK,PRE,E,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input D,CLR,E,YIN,CLK;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,CLK,CLR,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,CLK,PRE,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,CLK,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,CLR,YIN,CLK;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,OCLK,CLR,OCE,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,OCLK,CLR,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,OCLK,OCE,PRE,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,OCLK,OCE,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,OCLK,OCE,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,OCLK,PRE,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,OCLK,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,OCLK,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,OCLK,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,PRE,YIN,CLK;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,YIN,CLK,CLR;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,YIN,CLK,PRE;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,YIN,CLK;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,YIN,ICLK,CLR,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,YIN,ICLK,CLR;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,YIN,ICLK,ICE,PRE;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,YIN,ICLK,PRE;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input D,E,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input D,OCLK,CLR,E,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input D,OCLK,CLR,OCE,E,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input D,OCLK,OCE,PRE,E,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input D,OCLK,PRE,E,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input D,PRE,E,YIN,CLK;$/;"	p
YIN	sim/proasic3.v	/^ input D,YIN,E,CLK;$/;"	p
YIN	sim/proasic3.v	/^ input D,YIN,E,OCLK,OCE;$/;"	p
YIN	sim/proasic3.v	/^ input D,YIN,E,OCLK;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,CLK,CLR,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,CLK,PRE,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,CLR,YIN,CLK;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,OCLK,CLR,OCE,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,OCLK,CLR,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,OCLK,OCE,PRE,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,OCLK,OCE,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,OCLK,OCE,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,OCLK,PRE,YIN;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,OCLK,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,OCLK,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,PRE,YIN,CLK;$/;"	p
YIN	sim/proasic3.v	/^ input E,D,YIN,CLK;$/;"	p
YIN	sim/proasic3.v	/^ input E,OCLK,D,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input E,OCLK,D,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input E,OCLK,OCE,D,YIN,ICLK,ICE;$/;"	p
YIN	sim/proasic3.v	/^ input E,OCLK,OCE,D,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input E,YIN,D,OCLK,OCE;$/;"	p
YIN	sim/proasic3.v	/^ input YIN,CLK;$/;"	p
YIN	sim/proasic3.v	/^ input YIN,CLR,CLK;$/;"	p
YIN	sim/proasic3.v	/^ input YIN,CLR,ICE,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input YIN,CLR,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input YIN,D,CLK,E;$/;"	p
YIN	sim/proasic3.v	/^ input YIN,D,OCLK,E;$/;"	p
YIN	sim/proasic3.v	/^ input YIN,D,OCLK,OCE,E;$/;"	p
YIN	sim/proasic3.v	/^ input YIN,ICE,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input YIN,PRE,CLK;$/;"	p
YIN	sim/proasic3.v	/^ input YIN,PRE,ICE,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input YIN,PRE,ICLK;$/;"	p
YIN	sim/proasic3.v	/^ input YIN;$/;"	p
YIN	sim/proasic3.v	/^input D, CLR, E, ICLK, YIN;$/;"	p
YIN	sim/proasic3.v	/^input DR, DF, CLR, E, OCLK, YIN;$/;"	p
YIN	sim/proasic3.v	/^input E,OCLK,CLR,DR,DF,YIN,ICLK;$/;"	p
YIN	sim/proasic3.v	/^input YIN, CLR, ICLK;$/;"	p
YIN	sim/proasic3.v	/^input YIN,E,OCLK,CLR,DR,DF,ICLK;$/;"	p
YR	sim/proasic3.v	/^output DOUT, EOUT, YR, YF;$/;"	p
YR	sim/proasic3.v	/^output DOUT,EOUT,YR,YF;$/;"	p
YR	sim/proasic3.v	/^output YR,YF;$/;"	p
Y_DRVR_DELAY	sim/proasic3.v	/^  parameter       Y_DRVR_DELAY   =  285; \/\/ Y Driver intrinsic delay$/;"	c
Z	sim/adc128s102.v	/^parameter     O=1'b0, l=1'b1, X=1'bx, Z=1'bz;    \/\/ onetickbeemyass$/;"	c
ZOR3	sim/proasic3.v	/^module ZOR3(Y,A,B,C);$/;"	m
ZOR3I	sim/proasic3.v	/^module ZOR3I(Y,A,B,C);$/;"	m
a10x10	hk_readout.v	/^input a10x10 words_in;$/;"	p
a52x10	cnt_readout.v	/^input  a52x10 words_in; $/;"	p
adc128s102	sim/adc128s102.v	/^module adc128s102 ( SCLK, CSn, DIN, DOUT, data );$/;"	m
adc_aray	apes_adc.v	/^reg    [11:0] adc_aray[7:0];\/\/ ADC Data Array \/\/changed to 15->7$/;"	r
adc_csn	apes_adc.v	/^              adc_csn;       \/\/ ADC chip select not$/;"	r
adc_en	apes_adc.v	/^              adc_en,        \/\/ ADC enable$/;"	r
adc_ien	apes_adc.v	/^              adc_ien,       \/\/ ADC interrupt enable$/;"	r
adc_int	apes_adc.v	/^              adc_int,       \/\/ ADC interrupt$/;"	r
adc_int	apes_adc.v	/^output        adc_int;                 \/\/ ADC interrupt$/;"	p
adc_ishft	apes_adc.v	/^reg    [11:0] adc_ishft;     \/\/ ADC data input shift register$/;"	r
adc_oshft	apes_adc.v	/^reg    [ 3:0] adc_oshft;     \/\/ ADC data output shift register$/;"	r
adc_oshft	sim/adc128s102.v	/^reg    [11:0] adc_oshft=0;             \/\/ ADC data output shift register$/;"	r
adc_oshft_out	apes_adc.v	/^output [ 3:0] adc_oshft_out;$/;"	p
adc_oshft_temp	apes_adc.v	/^reg    [ 3:0] adc_oshft_temp;$/;"	r
adccs_rg	apes_adc.v	/^output [31:0] adccs_rg;                \/\/ reg ADC Control\/Status Register$/;"	p
addr	sim/adc128s102.v	/^              addr,                    \/\/ ADC Mux input addr$/;"	r
addr_is_x	sim/proasic3.v	/^reg       addr_is_x;$/;"	r
addr_signal	sim/proasic3.v	/^   input [11:0] addr_signal;$/;"	p
addr_signal	sim/proasic3.v	/^  input [8:0] addr_signal;$/;"	p
address	sim/proasic3.v	/^    input    [6:0] address;$/;"	p
address_is_x	sim/proasic3.v	/^  function address_is_x;$/;"	f
aeval_cfg_bus	sim/proasic3.v	/^  input [11:0] aeval_cfg_bus;$/;"	p
aeval_rel	sim/proasic3.v	/^  integer afval_rel, aeval_rel;    $/;"	r
afval_cfg_bus	sim/proasic3.v	/^  input [11:0] afval_cfg_bus;$/;"	p
afval_rel	sim/proasic3.v	/^  integer afval_rel, aeval_rel;    $/;"	r
apes_adc	apes_adc.v	/^module apes_adc ( clk, rst_n, regw_pls, $/;"	m
apes_counter	apes_counter.v	/^module apes_counter $/;"	m
apes_dac	apes_dac.v	/^module apes_dac #($/;"	m
apes_dac1	apes_dac1.v	/^module apes_dac1 #($/;"	m
apes_fsm	apes_fsm.v	/^module apes_fsm ( clk50, rst_n, collect_done, en_rocket_rd,$/;"	m
apes_top	apes_top.v	/^module apes_top ($/;"	m
async_in	sync.v	/^              async_in,      \/\/ Asynchronous Input$/;"	p
async_in	syncn.v	/^              async_in,      \/\/ Asynchronous Input$/;"	p
bhi	sim/adc128s102.v	/^              blo=0, bhi=0;$/;"	r
blo	sim/adc128s102.v	/^              blo=0, bhi=0;$/;"	r
bypass	sim/proasic3.v	/^    input           bypass;$/;"	p
bypass2x	sim/proasic3.v	/^    input           bypass2x;$/;"	p
c	sim/proasic3.v	/^        c,              \/\/ CLEAR ACTIVE HIGH$/;"	p
calibrate_EXTFB_delay	sim/proasic3.v	/^  reg        calibrate_EXTFB_delay;$/;"	r
clear_count	pulse_counters.v	/^ wire [49:0] clear_count;$/;"	n
clk	apes_adc.v	/^input         clk;                   \/\/ 50 MHz Clock$/;"	p
clk	apes_counter.v	/^input         clk;                   $/;"	p
clk	clk_div_tb.v	/^  reg clk,rst_n;$/;"	r
clk	sync.v	/^input         clk,           \/\/ Clock$/;"	p
clk	syncn.v	/^input         clk,           \/\/ Clock$/;"	p
clk50	apes_dac.v	/^input         clk50;                   \/\/ 50 MHz Clock$/;"	p
clk50	apes_dac1.v	/^input         clk50;                   \/\/ 50 MHz Clock$/;"	p
clk50	apes_fsm.v	/^input        clk50;$/;"	p
clk50	apes_top.v	/^wire        clk50;$/;"	n
clk50	cnt_readout.v	/^input         clk50;                   $/;"	p
clk50	dac_adc_top.v	/^input         clk50;           $/;"	p
clk50	hk_readout.v	/^input         clk50;                   \/\/ 50 MHz Clock$/;"	p
clk50	parallel_shifter.v	/^input         clk50,                   \/\/ 50 MHz Clock$/;"	p
clk50	pulse_counters.v	/^input         clk50;           $/;"	p
clk50	rocket_readout.v	/^input         clk50;           $/;"	p
clk50	synch_timer.v	/^input         clk50;                   $/;"	p
clk50	testpulse.v	/^input         clk50;                   $/;"	p
clk_100khz	clk_div.v	/^   output      clk_100khz;$/;"	p
clk_100khz	clk_div.v	/^   reg         clk_100khz;$/;"	r
clk_50mhz	clk_div.v	/^   input clk_50mhz, rst_n;$/;"	p
clk_div	clk_div.v	/^module clk_div(clk_50mhz, rst_n, clk_100khz);$/;"	m
clk_div_tb	clk_div_tb.v	/^module clk_div_tb;$/;"	m
clk_out	clk_div_tb.v	/^  wire clk_out;$/;"	n
clka_fb_re	sim/proasic3.v	/^     time      clka_fb_re;$/;"	r
clock	utils.v	/^input         clock,         \/\/ Clock$/;"	p
clock_div	dac_adc_top.v	/^reg   [ 7:0] clock_div;$/;"	r
clock_div	pulse_counters.v	/^ reg  [7:0] clock_div;$/;"	r
clr	apes_counter.v	/^input         clr;                  $/;"	p
clr	synch_timer.v	/^input         clr;                  $/;"	p
clr_rdout	cnt_readout.v	/^input         clr_rdout;$/;"	p
cnt_amux	apes_adc.v	/^reg    [ 5:0] cnt_amux;      \/\/ MUX index$/;"	r
cnt_clr	apes_fsm.v	/^output       cnt_clr;$/;"	p
cnt_clr	apes_fsm.v	/^reg          cnt_clr;$/;"	r
cnt_clr	pulse_counters.v	/^input         cnt_clr;$/;"	p
cnt_clr	rocket_readout.v	/^output        cnt_clr;$/;"	p
cnt_dac_24b	dac_adc_top.v	/^reg   [23:0] cnt_dac_24b;$/;"	r
cnt_dclk	apes_adc.v	/^reg    [ 1:0] cnt_dclk,      \/\/ ADC Clock$/;"	r
cnt_done	pulse_counters.v	/^output        cnt_done;$/;"	p
cnt_in	cnt_readout.v	/^output  [9:0] cnt_in;$/;"	p
cnt_in	cnt_readout.v	/^reg [9:0] cnt_in;$/;"	r
cnt_readout	cnt_readout.v	/^module cnt_readout ( $/;"	m
cnt_shft	apes_adc.v	/^reg    [ 3:0] cnt_shft;      \/\/ Shift Counter$/;"	r
cnt_shft	sim/adc128s102.v	/^              cnt_shft=0;              \/\/ Shift Counter$/;"	r
cnt_start	apes_fsm.v	/^output       cnt_start;$/;"	p
cnt_start	apes_fsm.v	/^reg          cnt_start;$/;"	r
cnt_start	pulse_counters.v	/^input         cnt_start;$/;"	p
cnt_start	rocket_readout.v	/^output        cnt_start;$/;"	p
cnt_wait	apes_adc.v	/^reg    [15:0] cnt_wait,      \/\/ ADC between convert wait count$/;"	r
collect_done	apes_fsm.v	/^input        collect_done;$/;"	p
collect_done	rocket_readout.v	/^input         collect_done;$/;"	p
conv_en	apes_adc.v	/^              conv_en,       \/\/ Single Conversion enable$/;"	r
core_config	sim/proasic3.v	/^  integer    core_config;$/;"	r
core_config_last_value	sim/proasic3.v	/^  integer    core_config_last_value;$/;"	r
count_dac	dac_adc_top.v	/^wire  [ 4:0] count_dac;$/;"	n
counter	clk_div.v	/^   reg [7:0]  counter;$/;"	r
counter	synch_timer.v	/^reg  [14:0] counter;$/;"	r
d	apes_counter.v	/^input         d;$/;"	p
d	sim/proasic3.v	/^ input  d,              \/\/ DATA$/;"	p
d_shft	apes_counter.v	/^reg [1:0] d_shft;       \/\/d shift in$/;"	r
dac121s101	sim/dac121s101.v	/^module dac121s101 #($/;"	m
dac_adc_top	dac_adc_top.v	/^module dac_adc_top ($/;"	m
dac_cmd	dac_adc_top.v	/^input  [4:0]  dac_cmd;$/;"	p
dac_data	dac_adc_top.v	/^reg   [11:0] dac_data;$/;"	r
dac_en_n	apes_dac.v	/^reg           dac_en_n;      \/\/ DAC Enables not$/;"	r
dac_en_n	apes_dac1.v	/^reg           dac_en_n;      \/\/ DAC Enables not$/;"	r
dac_pulse	dac_adc_top.v	/^reg          dac_pulse;$/;"	r
dac_reg	apes_dac.v	/^  dac_reg, pa_sm_dac_out);$/;"	c
dac_reg	apes_dac.v	/^output [31:0] dac_reg;                 \/\/ DAC Register$/;"	p
dac_reg	apes_dac1.v	/^  dac_reg, pa_sm_dac_out);$/;"	c
dac_reg	apes_dac1.v	/^output [31:0] dac_reg;                 \/\/ DAC Register$/;"	p
dac_rst	apes_dac.v	/^( clk50, rst_n, dac_rst,$/;"	c
dac_rst	apes_dac.v	/^input         dac_rst;                 \/\/ DAC Reset$/;"	p
dac_rst	apes_dac1.v	/^( clk50, rst_n, dac_rst,$/;"	c
dac_rst	apes_dac1.v	/^input         dac_rst;                 \/\/ DAC Reset$/;"	p
dac_rst	dac_adc_top.v	/^reg          dac_rst;$/;"	r
dac_set	dac_adc_top.v	/^reg   [11:0] dac_set;$/;"	r
dac_sm	dac_adc_top.v	/^reg          dac_sm;$/;"	r
data	sim/adc128s102.v	/^input  [ 7:0] data;                    \/\/ Data to shift out$/;"	p
data_out	sim/proasic3.v	/^    output   [7:0] data_out;$/;"	p
data_out	sim/proasic3.v	/^    reg      [7:0] data_out;$/;"	r
data_shft	parallel_shifter.v	/^reg    [n:0] data_shft = 10'h000;   \/\/ Data Shift Register$/;"	r
dbus_in	parallel_shifter.v	/^  dbus_in, increment, serial_out);$/;"	c
dbus_in	parallel_shifter.v	/^input  [ n:0] dbus_in;                 \/\/ parallel data bus input$/;"	p
dbus_in_cnt	rocket_readout.v	/^wire   [9:0]  dbus_in_cnt;$/;"	n
dbus_in_hk	rocket_readout.v	/^wire   [9:0]  dbus_in_hk;$/;"	n
din	sim/adc128s102.v	/^              din;                     \/\/ data in$/;"	r
din	sim/dac121s101.v	/^reg    [15:0] din      = 16'h0000;     \/\/ Data In$/;"	r
div	testpulse.v	/^reg [7:0]  div;$/;"	r
div_clk	synch_timer.v	/^reg         div_clk;$/;"	r
div_clk	tb_apes_top.v	/^reg         div_clk;$/;"	r
div_count	synch_timer.v	/^reg  [7:0]  div_count;$/;"	r
div_count	tb_apes_top.v	/^reg  [7:0]  div_count;$/;"	r
dly_locked	sim/proasic3.v	/^  reg        dly_locked;$/;"	r
dlygl_step	sim/proasic3.v	/^  integer         dlygl_step;$/;"	r
dlygl_xor	sim/proasic3.v	/^  reg             dlygl_xor;$/;"	r
dlygla_step	sim/proasic3.v	/^  integer         dlygla_step;$/;"	r
dlyglb_step	sim/proasic3.v	/^  integer         dlyglb_step;$/;"	r
dlyglc_step	sim/proasic3.v	/^  integer         dlyglc_step;$/;"	r
drive_data_x	sim/proasic3.v	/^ function [8:0] drive_data_x;$/;"	f
drive_rd_x	sim/proasic3.v	/^ function [17:0] drive_rd_x;$/;"	f
e	sim/proasic3.v	/^        e,              \/\/ CLEAR ACTIVE HIGH$/;"	p
e	sim/proasic3.v	/^        e,              \/\/ CLOCK$/;"	p
en_rocket_rd	apes_fsm.v	/^output       en_rocket_rd;$/;"	p
en_rocket_rd	apes_fsm.v	/^reg          en_rocket_rd;$/;"	r
en_rocket_rd	rocket_readout.v	/^wire en_rocket_rd;$/;"	n
enable	apes_counter.v	/^input         enable;$/;"	p
enable	parallel_shifter.v	/^              enable,$/;"	p
enable	parallel_shifter.v	/^  gclk, loadn, enable, $/;"	c
enable	synch_timer.v	/^input         enable;                 $/;"	p
err_flag	sim/adc128s102.v	/^reg    [31:0] err_flag = 32'h00000000, \/\/ Error Flag$/;"	r
err_flag	sim/dac121s101.v	/^reg    [31:0] err_flag = 32'h00000000; \/\/ Error Flag$/;"	r
expected_EXTFB	sim/proasic3.v	/^  reg        expected_EXTFB;$/;"	r
external_dly_correct	sim/proasic3.v	/^  wire       external_dly_correct;$/;"	n
external_fb_delay	sim/proasic3.v	/^  time       external_fb_delay;$/;"	r
external_fb_re	sim/proasic3.v	/^   time      external_fb_re;$/;"	r
extfb_dly_dtrmd	sim/proasic3.v	/^  reg        extfb_dly_dtrmd;$/;"	r
extfbin_fin_drift	sim/proasic3.v	/^  time       extfbin_fin_drift;$/;"	r
f_CLKA_LOCK	sim/proasic3.v	/^   parameter f_CLKA_LOCK  = 3;  $/;"	c
f_CLKA_LOCK	sim/proasic3.v	/^  parameter       f_CLKA_LOCK    = 3;$/;"	c
f_CLKA_LOCK	sim/proasic3.v	/^  parameter       f_CLKA_LOCK  = 3;      \/\/ Number of CLKA cycles to wait before raising LOCK$/;"	c
f_CLKA_LOCK	sim/proasic3.v	/^  parameter       f_CLKA_LOCK  = 3;   \/\/ Number of CLKA cycles to wait before raising LOCK$/;"	c
fb_delay	sim/proasic3.v	/^   time      fb_delay;  $/;"	r
fb_dly_dtrmd	sim/proasic3.v	/^  wire fb_dly_dtrmd = using_EXTFB ? extfb_dly_dtrmd : intfb_dly_dtrmd;$/;"	n
fb_loop_div	sim/proasic3.v	/^  integer         fb_loop_div; \/\/ Total division of feedback loop$/;"	r
fes_post_reseta0	sim/proasic3.v	/^  integer    fes_post_reseta0;$/;"	r
fes_post_reseta1	sim/proasic3.v	/^  integer    fes_post_reseta1;$/;"	r
fes_post_resetb0	sim/proasic3.v	/^  integer    fes_post_resetb0;$/;"	r
fes_post_resetb1	sim/proasic3.v	/^  integer    fes_post_resetb1;$/;"	r
fes_post_resetc0	sim/proasic3.v	/^  integer    fes_post_resetc0;$/;"	r
fes_post_resetc1	sim/proasic3.v	/^  integer    fes_post_resetc1;$/;"	r
fifo_flags	sim/proasic3.v	/^task fifo_flags;$/;"	t
fin	sim/proasic3.v	/^  reg        fin;$/;"	r
fin_last_re	sim/proasic3.v	/^  time       fin_last_re;$/;"	r
fin_num_CLKA_re	sim/proasic3.v	/^  integer    fin_num_CLKA_re;$/;"	r
fin_period	sim/proasic3.v	/^  time       fin_period;$/;"	r
final_lock	sim/proasic3.v	/^  reg        final_lock;$/;"	r
forcea_0	sim/proasic3.v	/^  reg        forcea_0;$/;"	r
forceb_0	sim/proasic3.v	/^  reg        forceb_0;$/;"	r
forcec_0	sim/proasic3.v	/^  reg        forcec_0;$/;"	r
g	sim/proasic3.v	/^        g,              \/\/ CLOCK$/;"	p
gclk	parallel_shifter.v	/^              gclk,                    \/\/ 10 MHz Gated Clock from Wallops$/;"	p
gclk	parallel_shifter.v	/^  gclk, loadn, enable, $/;"	c
gclk_reg	parallel_shifter.v	/^reg    [1:0] gclk_reg;$/;"	r
get_mask	sim/proasic3.v	/^function [3:0] get_mask;$/;"	f
gla_muxed_delay	sim/proasic3.v	/^  time       gla_muxed_delay;$/;"	r
glb_muxed_delay	sim/proasic3.v	/^  time       glb_muxed_delay;$/;"	r
glc_muxed_delay	sim/proasic3.v	/^  time       glc_muxed_delay;$/;"	r
halveA	sim/proasic3.v	/^  reg             halveA;$/;"	r
halveB	sim/proasic3.v	/^  reg             halveB;$/;"	r
halveC	sim/proasic3.v	/^  reg             halveC;$/;"	r
halved	sim/proasic3.v	/^    input           halved;$/;"	p
hk_in	hk_readout.v	/^output [9:0] hk_in;$/;"	p
hk_in	hk_readout.v	/^reg [9:0] hk_in;$/;"	r
hk_readout	hk_readout.v	/^module hk_readout ( clk50, rst_n, words_in, hk_in, increment);$/;"	m
hk_words	dac_adc_top.v	/^output  [9:0] hk_words[9:0];$/;"	p
hven	dac_adc_top.v	/^output        hven;$/;"	p
hven	dac_adc_top.v	/^reg          hven;$/;"	r
hven	rocket_readout.v	/^reg hven;$/;"	r
hven_cmd	dac_adc_top.v	/^input         hven_cmd;$/;"	p
i	apes_adc.v	/^integer       i;             \/\/ Index$/;"	r
i	sim/proasic3.v	/^    integer        i;$/;"	r
i	sim/proasic3.v	/^   integer       index, i;$/;"	r
i	sim/proasic3.v	/^  integer         i;$/;"	r
incre_reg	cnt_readout.v	/^reg [1:0] incre_reg;$/;"	r
incre_reg	hk_readout.v	/^reg [ 1:0] incre_reg;$/;"	r
increment	cnt_readout.v	/^input         increment;$/;"	p
increment	hk_readout.v	/^input         increment;$/;"	p
increment	parallel_shifter.v	/^  dbus_in, increment, serial_out);$/;"	c
increment	parallel_shifter.v	/^output        increment;$/;"	p
increment	parallel_shifter.v	/^reg          increment;$/;"	r
increment_cnt	rocket_readout.v	/^wire   increment_cnt, increment_hk;$/;"	n
increment_hk	rocket_readout.v	/^wire   increment_cnt, increment_hk;$/;"	n
index	sim/proasic3.v	/^   integer       index, i;$/;"	r
init	sim/dac121s101.v	/^reg           init     = 1'b0;$/;"	r
inpulse	pulse_counters.v	/^ wire [49:0] inpulse;$/;"	n
integer	sim/proasic3.v	/^   input integer waddr, raddr;$/;"	p
integer	sim/proasic3.v	/^ function integer get_address;$/;"	f
integer	sim/proasic3.v	/^function integer get_rel_value;$/;"	f
internal_fb_delay	sim/proasic3.v	/^  time       internal_fb_delay;$/;"	r
internal_fb_re	sim/proasic3.v	/^   time      internal_fb_re;$/;"	r
internal_lock	sim/proasic3.v	/^  reg        internal_lock;$/;"	r
intfb_dly_dtrmd	sim/proasic3.v	/^  reg 	  intfb_dly_dtrmd=0;$/;"	r
issue_RBLK	sim/proasic3.v	/^reg issue_RBLK = 0;$/;"	r
issue_REN	sim/proasic3.v	/^reg issue_REN = 0; $/;"	r
issue_WBLK	sim/proasic3.v	/^reg issue_WBLK = 0;$/;"	r
issue_WEN	sim/proasic3.v	/^reg issue_WEN = 0;$/;"	r
issue_aeval	sim/proasic3.v	/^reg issue_aeval = 0;$/;"	r
issue_afval	sim/proasic3.v	/^reg issue_afval = 0;$/;"	r
l	sim/adc128s102.v	/^parameter     O=1'b0, l=1'b1, X=1'bx, Z=1'bz;    \/\/ onetickbeemyass$/;"	c
l	utils.v	/^parameter O=1'b0, l=1'b1;    \/\/ onetickbeemyass$/;"	c
lcla	dac_adc_top.v	/^wire  [ 8:0] lcla;$/;"	n
lcla	rocket_readout.v	/^wire  [ 8:0]  lcla;$/;"	n
lcld_i	dac_adc_top.v	/^wire  [31:0] lcld_i;$/;"	n
lcld_i	rocket_readout.v	/^wire  [31:0]  lcld_i;$/;"	n
loadn	parallel_shifter.v	/^              loadn;                   \/\/ latch data   $/;"	p
loadn	parallel_shifter.v	/^  gclk, loadn, enable, $/;"	c
locked	sim/proasic3.v	/^  reg        locked;$/;"	r
locked_fin_last_value	sim/proasic3.v	/^  reg        locked_fin_last_value;$/;"	r
locked_vco_edges	sim/proasic3.v	/^  integer    locked_vco_edges;$/;"	r
macroType	sim/proasic3.v	/^	specparam    macroType   ="seq_dlatch";$/;"	c
mask	sim/proasic3.v	/^   input [3:0] 	mask;$/;"	p
mask	sim/proasic3.v	/^reg [3:0] mask;$/;"	r
memory_array	sim/proasic3.v	/^reg [7:0] memory_array [0:127];$/;"	r
missedby	sim/adc128s102.v	/^time          missedby = 0;            \/\/ Missed By in nSec$/;"	r
missedby	sim/dac121s101.v	/^time          missedby = 0;            \/\/ Missed By in nSec$/;"	r
n	apes_counter.v	/^parameter     n = 10;$/;"	c
n	parallel_shifter.v	/^  parameter n = 9) $/;"	c
negative_delay	sim/proasic3.v	/^  time            negative_delay;$/;"	r
normalized_fb_delay	sim/proasic3.v	/^  time       normalized_fb_delay;$/;"	r
num_fifo_entries	sim/proasic3.v	/^   integer num_fifo_entries;$/;"	r
num_freerun_edges	sim/proasic3.v	/^  time       num_freerun_edges;$/;"	r
old_addr	sim/adc128s102.v	/^reg    [ 3:0] old_addr,                \/\/ ADC Mux input addr$/;"	r
old_data	sim/adc128s102.v	/^              old_data=0;              \/\/ Data from previous cycle$/;"	r
outmux	sim/proasic3.v	/^    input [ 2 : 0 ] outmux;$/;"	p
output	sync.v	/^output        sync_out);     \/\/ Synchronized Output$/;"	p
output	syncn.v	/^output        sync_out);     \/\/ Synchronized Output$/;"	p
output	utils.v	/^output        pls_out);      \/\/ Output Pulse$/;"	p
output_mux_driver	sim/proasic3.v	/^  function output_mux_driver;$/;"	f
p	sim/proasic3.v	/^        p,              \/\/ SET ACTIVE HIGH$/;"	p
pa_cnt_dclk	apes_dac.v	/^reg    [ 5:0] pa_cnt_dclk;   \/\/ PA DAC Clock$/;"	r
pa_cnt_dclk	apes_dac1.v	/^reg    [ 5:0] pa_cnt_dclk;   \/\/ PA DAC Clock$/;"	r
pa_cnt_shft	apes_dac.v	/^reg    [ 3:0] pa_cnt_shft;   \/\/ PA Shift Counter$/;"	r
pa_cnt_shft	apes_dac1.v	/^reg    [ 3:0] pa_cnt_shft;   \/\/ PA Shift Counter$/;"	r
pa_dac_init	apes_dac.v	/^reg           pa_dac_init;   \/\/ DAC Initialize$/;"	r
pa_dac_init	apes_dac1.v	/^reg           pa_dac_init;   \/\/ DAC Initialize$/;"	r
pa_dac_shft	apes_dac.v	/^reg    [14:0] pa_dac_shft;   \/\/ PA DAC Data Shift Register$/;"	r
pa_dac_shft	apes_dac1.v	/^reg    [14:0] pa_dac_shft;   \/\/ PA DAC Data Shift Register$/;"	r
pa_sm_dac	apes_dac.v	/^reg    [ 1:0] pa_sm_dac;     \/\/ PA DAC State Machine$/;"	r
pa_sm_dac	apes_dac1.v	/^reg    [ 1:0] pa_sm_dac;     \/\/ PA DAC State Machine$/;"	r
pa_sm_dac_out	apes_dac.v	/^  dac_reg, pa_sm_dac_out);$/;"	c
pa_sm_dac_out	apes_dac.v	/^output [ 1:0] pa_sm_dac_out;$/;"	p
pa_sm_dac_out	apes_dac1.v	/^  dac_reg, pa_sm_dac_out);$/;"	c
pa_sm_dac_out	apes_dac1.v	/^output [ 1:0] pa_sm_dac_out;$/;"	p
parallel_shifter	parallel_shifter.v	/^module parallel_shifter #($/;"	m
pls_in	utils.v	/^              pls_in,        \/\/ Input Pulse$/;"	p
pls_shft	utils.v	/^reg    [ 2:0] pls_shft;      \/\/ Pulse Shift reg$/;"	r
prev_OAMUX	sim/proasic3.v	/^  reg  [2:0] prev_OAMUX;$/;"	r
prev_OBMUX	sim/proasic3.v	/^  reg  [2:0] prev_OBMUX;$/;"	r
prev_OCMUX	sim/proasic3.v	/^  reg  [2:0] prev_OCMUX;$/;"	r
pulse_counters	pulse_counters.v	/^module pulse_counters ($/;"	m
pulse_gen	utils.v	/^module pulse_gen ($/;"	m
q	apes_counter.v	/^output   [(n-1):0]     q;$/;"	p
q	apes_counter.v	/^reg [(n-1):0] q = 0;$/;"	r
q	sim/proasic3.v	/^ output q;$/;"	p
q	sim/proasic3.v	/^ reg    q;$/;"	r
q	sim/proasic3.v	/^ reg q;$/;"	r
raddr_rel	sim/proasic3.v	/^  integer raddr_rel;$/;"	r
raddr_rel_p2	sim/proasic3.v	/^  integer raddr_rel_p2;$/;"	r
rd_addr	sim/proasic3.v	/^   integer       wr_addr, rd_addr;$/;"	r
rd_addr	sim/proasic3.v	/^   integer wr_addr, rd_addr;$/;"	r
rd_data	sim/proasic3.v	/^   input [17:0]  rd_data;$/;"	p
rd_data	sim/proasic3.v	/^   input [8:0]   rd_data;$/;"	p
rdepth	sim/proasic3.v	/^integer rdepth;$/;"	r
rdout_done	apes_fsm.v	/^input        rdout_done;$/;"	p
rdout_done	cnt_readout.v	/^output        rdout_done;$/;"	p
rdout_done	cnt_readout.v	/^reg       rdout_done;$/;"	r
read_memory	sim/proasic3.v	/^  task  read_memory;$/;"	t
reg	synch_timer.v	/^output reg    collect_enable;$/;"	p
reg1	apes_top.v	/^reg reg1, rstn;$/;"	r
regw_pls	apes_adc.v	/^input         regw_pls;                \/\/ write pulse$/;"	p
regw_pls	apes_dac.v	/^  regw_pls, Lcla, Lcld, $/;"	c
regw_pls	apes_dac.v	/^input         regw_pls;                \/\/ Reg Write Pulse$/;"	p
regw_pls	apes_dac1.v	/^  regw_pls, Lcla, Lcld, $/;"	c
regw_pls	apes_dac1.v	/^input         regw_pls;                \/\/ Reg Write Pulse$/;"	p
regw_pls	dac_adc_top.v	/^reg          regw_pls;    $/;"	r
regw_pls	rocket_readout.v	/^reg           regw_pls;    $/;"	r
rel_depth	sim/proasic3.v	/^  integer rel_depth;$/;"	r
res_post_reseta0	sim/proasic3.v	/^  integer    res_post_reseta0;$/;"	r
res_post_reseta1	sim/proasic3.v	/^    integer    res_post_reseta1;$/;"	r
res_post_reseta1	sim/proasic3.v	/^  integer    res_post_reseta1;$/;"	r
res_post_resetb0	sim/proasic3.v	/^  integer    res_post_resetb0;$/;"	r
res_post_resetb1	sim/proasic3.v	/^  integer    res_post_resetb1;$/;"	r
res_post_resetc0	sim/proasic3.v	/^  integer    res_post_resetc0;$/;"	r
res_post_resetc1	sim/proasic3.v	/^  integer    res_post_resetc1;$/;"	r
reset_cmd	dac_adc_top.v	/^input         reset_cmd;$/;"	p
reset_n	utils.v	/^              reset_n,       \/\/ Reset not$/;"	p
rmask	sim/proasic3.v	/^     reg [3:0] 	 rmask,wmask;$/;"	r
rocket_readout	rocket_readout.v	/^module rocket_readout ($/;"	m
rst_n	apes_adc.v	/^input         rst_n;                   $/;"	p
rst_n	apes_counter.v	/^input         rst_n;$/;"	p
rst_n	apes_dac.v	/^( clk50, rst_n, dac_rst,$/;"	c
rst_n	apes_dac.v	/^input         rst_n;                   \/\/ Reset not$/;"	p
rst_n	apes_dac1.v	/^( clk50, rst_n, dac_rst,$/;"	c
rst_n	apes_dac1.v	/^input         rst_n;                   \/\/ Reset not$/;"	p
rst_n	apes_fsm.v	/^input        rst_n;$/;"	p
rst_n	clk_div.v	/^   input clk_50mhz, rst_n;$/;"	p
rst_n	clk_div_tb.v	/^  reg clk,rst_n;$/;"	r
rst_n	cnt_readout.v	/^input         rst_n;$/;"	p
rst_n	dac_adc_top.v	/^input         rst_n;               $/;"	p
rst_n	hk_readout.v	/^input         rst_n;$/;"	p
rst_n	parallel_shifter.v	/^              rst_n,                   \/\/ Reset not$/;"	p
rst_n	parallel_shifter.v	/^  (clk50,  rst_n,$/;"	c
rst_n	pulse_counters.v	/^input         rst_n;              $/;"	p
rst_n	rocket_readout.v	/^input         rst_n;               $/;"	p
rst_n	sync.v	/^              rst_n,         \/\/ Reset$/;"	p
rst_n	synch_timer.v	/^input         rst_n;$/;"	p
rst_n	syncn.v	/^              rst_n,           \/\/ Reset$/;"	p
rst_n	testpulse.v	/^input         rst_n;                   $/;"	p
rstn	apes_top.v	/^reg reg1, rstn;$/;"	r
rw	sim/proasic3.v	/^     input [2:0] rw;$/;"	p
rw	sim/proasic3.v	/^   input [1:0]   ww, rw;$/;"	p
rwidth_cfg_bus	sim/proasic3.v	/^  input [2:0]  rwidth_cfg_bus; $/;"	p
safe_cmd	dac_adc_top.v	/^input         safe_cmd; $/;"	p
same_addr	sim/proasic3.v	/^ function same_addr;$/;"	f
select	apes_dac.v	/^  parameter select = 0)$/;"	c
select	apes_dac1.v	/^  parameter select = 0)$/;"	c
serial_out	parallel_shifter.v	/^  dbus_in, increment, serial_out);$/;"	c
serial_out	parallel_shifter.v	/^output        serial_out;              \/\/ serial output data$/;"	p
shift	sync.v	/^reg    [ 1:0] shift;         \/\/ Shift reg$/;"	r
shift	syncn.v	/^reg    [ 1:0] shift;         \/\/ Shift reg$/;"	r
sm_adc	apes_adc.v	/^              sm_adc;        \/\/ ADC State Machine$/;"	r
sm_adc	apes_adc.v	/^output [ 1:0] sm_adc;$/;"	p
sm_adc	sim/adc128s102.v	/^integer       sm_adc=0,                \/\/ ADC State Machine$/;"	r
sm_ctrl	apes_adc.v	/^reg           sm_ctrl,       \/\/ ADC Control state machine$/;"	r
sm_dac	sim/dac121s101.v	/^integer       sm_dac   = 0;            \/\/ DAC State Machine$/;"	r
sm_regw	dac_adc_top.v	/^reg          sm_regw; $/;"	r
sm_regw	rocket_readout.v	/^reg           sm_regw; $/;"	r
start_count	pulse_counters.v	/^ wire [49:0] start_count;$/;"	n
start_pll	sim/proasic3.v	/^   reg 	     start_pll;$/;"	r
state	apes_fsm.v	/^reg    [2:0] state;$/;"	r
stim_cmd	pulse_counters.v	/^input         stim_cmd;$/;"	p
stim_en	testpulse.v	/^input         stim_en;$/;"	p
stim_out	testpulse.v	/^output        stim_out;    \/\/ ASIC Stim out$/;"	p
stim_out	testpulse.v	/^reg        stim_out;$/;"	r
stim_testpulse	pulse_counters.v	/^ wire stim_testpulse;$/;"	n
stim_tp	pulse_counters.v	/^ wire [49:0] stim_tp;$/;"	n
sync	sync.v	/^module sync ($/;"	m
sync_data	pulse_counters.v	/^ reg  [2:0] sync_data;$/;"	r
synch_timer	synch_timer.v	/^module synch_timer $/;"	m
syncn	syncn.v	/^module syncn ($/;"	m
tCLK	sim/dac121s101.v	/^parameter     tCLK     =  50,          \/\/ min Clock Period$/;"	c
tCLK_hi	sim/adc128s102.v	/^real          tCLK_hi=0, tCLK_lo=0, tDIN=0, tCS_hi=0, tCS_lo=0,$/;"	r
tCLK_hi	sim/dac121s101.v	/^real          tCLK_hi=0, tCLK_lo=0, tDIN=0, tSYNC_hi=0;$/;"	r
tCLK_lo	sim/adc128s102.v	/^real          tCLK_hi=0, tCLK_lo=0, tDIN=0, tCS_hi=0, tCS_lo=0,$/;"	r
tCLK_lo	sim/dac121s101.v	/^real          tCLK_hi=0, tCLK_lo=0, tDIN=0, tSYNC_hi=0;$/;"	r
tCSH	sim/adc128s102.v	/^              tCSH     =    10,        \/\/ min CLK to CSn hold$/;"	c
tCSS	sim/adc128s102.v	/^              tCSS     =    10,        \/\/ min CSn CLK setup$/;"	c
tCS_hi	sim/adc128s102.v	/^real          tCLK_hi=0, tCLK_lo=0, tDIN=0, tCS_hi=0, tCS_lo=0,$/;"	r
tCS_lo	sim/adc128s102.v	/^real          tCLK_hi=0, tCLK_lo=0, tDIN=0, tCS_hi=0, tCS_lo=0,$/;"	r
tDH	sim/adc128s102.v	/^              tDH      =    10;        \/\/ min DIN Hold$/;"	c
tDHD	sim/dac121s101.v	/^              tDHD     =   5,          \/\/ min Data Hold$/;"	c
tDIN	sim/adc128s102.v	/^real          tCLK_hi=0, tCLK_lo=0, tDIN=0, tCS_hi=0, tCS_lo=0,$/;"	r
tDIN	sim/dac121s101.v	/^real          tCLK_hi=0, tCLK_lo=0, tDIN=0, tSYNC_hi=0;$/;"	r
tDS	sim/adc128s102.v	/^              tDS      =    10,        \/\/ min DIN Setup$/;"	c
tH	sim/dac121s101.v	/^              tH       =  20,          \/\/ min Clock Hi$/;"	c
tL	sim/dac121s101.v	/^              tL       =  20,          \/\/ min Clock Lo$/;"	c
tMCH	sim/adc128s102.v	/^              tMCH     =   50000,        \/\/ max Clock Hi$/;"	c
tMCL	sim/adc128s102.v	/^              tMCL     =   50000,        \/\/ max Clock Lo$/;"	c
tMCLK	sim/adc128s102.v	/^              tMCLK    =  22500,        \/\/ max Clock Period$/;"	c
tRDn_off	sim/adc128s102.v	/^real          tRDn_off = 0;            \/\/ Time Stamps$/;"	r
tSUD	sim/dac121s101.v	/^              tSUD     =   6,          \/\/ min Data Setup$/;"	c
tSYNC	sim/dac121s101.v	/^              tSYNC    =  37;          \/\/ min SYNC Hi$/;"	c
tSYNC_hi	sim/dac121s101.v	/^real          tCLK_hi=0, tCLK_lo=0, tDIN=0, tSYNC_hi=0;$/;"	r
t_fall	sim/proasic3.v	/^  parameter       t_fall = 0;$/;"	c
t_rise	sim/proasic3.v	/^  parameter       t_rise = 0;$/;"	c
tb_apes_top	tb_apes_top.v	/^module tb_apes_top;$/;"	m
temp	sim/proasic3.v	/^    reg temp;$/;"	r
temp	sim/proasic3.v	/^ reg temp;$/;"	r
temp_reg	sim/proasic3.v	/^    reg      [7:0] temp_reg;$/;"	r
testpulse	testpulse.v	/^module testpulse ( clk50, rst_n, stim_en, stim_out);$/;"	m
time	sim/proasic3.v	/^    input time      fbdly_delay;$/;"	p
time	sim/proasic3.v	/^    input time      vco_pw;$/;"	p
time	sim/proasic3.v	/^  function time output_mux_delay;$/;"	f
tmCH	sim/adc128s102.v	/^              tmCH     =    25,        \/\/ min Clock Hi$/;"	c
tmCL	sim/adc128s102.v	/^              tmCL     =    25,        \/\/ min Clock Lo$/;"	c
tmCLK	sim/adc128s102.v	/^parameter     tmCLK    =  62.5,        \/\/ min Clock Period$/;"	c
tmp	sim/proasic3.v	/^ wire  tmp;$/;"	n
tmp1_zd	sim/proasic3.v	/^wire tmp1_zd, tmp2_zd;$/;"	n
tmp2_zd	sim/proasic3.v	/^wire tmp1_zd, tmp2_zd;$/;"	n
tmp_delay	sim/proasic3.v	/^  time            tmp_delay;$/;"	r
tmp_out	sim/proasic3.v	/^wire tmp_out, tmp_out0,tmp_out1;$/;"	n
tmp_out	sim/proasic3.v	/^wire tmp_out;$/;"	n
tmp_out0	sim/proasic3.v	/^wire tmp_out, tmp_out0,tmp_out1;$/;"	n
tmp_out0	sim/proasic3.v	/^wire tmp_out0,tmp_out1;$/;"	n
tmp_out1	sim/proasic3.v	/^wire tmp_out, tmp_out0,tmp_out1;$/;"	n
tmp_out1	sim/proasic3.v	/^wire tmp_out0,tmp_out1;$/;"	n
tmp_zd	sim/proasic3.v	/^wire tmp_zd;$/;"	n
tpdHL_A_to_Y	sim/proasic3.v	/^		specparam tpdHL_A_to_Y = (0.1:0.1:0.1);$/;"	c
tpdHL_A_to_Y	sim/proasic3.v	/^                specparam tpdHL_A_to_Y = (0.0:0.0:0.0);$/;"	c
tpdHL_B_to_Y	sim/proasic3.v	/^		specparam tpdHL_B_to_Y = (0.1:0.1:0.1);$/;"	c
tpdHL_CLK_to_DOUT	sim/proasic3.v	/^		specparam   tpdHL_CLK_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_CLK_to_DOUT	sim/proasic3.v	/^	specparam   tpdHL_CLK_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_CLK_to_EOUT	sim/proasic3.v	/^		specparam   tpdHL_CLK_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_CLK_to_EOUT	sim/proasic3.v	/^	specparam   tpdHL_CLK_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_CLK_to_GL	sim/proasic3.v	/^    specparam tpdHL_CLK_to_GL = ( 100 : 100 : 100 );$/;"	c
tpdHL_CLK_to_Q	sim/proasic3.v	/^	specparam   tpdHL_CLK_to_Q = (0.1:0.1:0.1);$/;"	c
tpdHL_CLK_to_QN	sim/proasic3.v	/^	specparam   tpdHL_CLK_to_QN = (0.1:0.1:0.1);$/;"	c
tpdHL_CLK_to_Y	sim/proasic3.v	/^		specparam   tpdHL_CLK_to_Y = (0.1:0.1:0.1);$/;"	c
tpdHL_CLK_to_Y	sim/proasic3.v	/^	specparam   tpdHL_CLK_to_Y = (0.1:0.1:0.1);$/;"	c
tpdHL_CLR_to_DOUT	sim/proasic3.v	/^		specparam   tpdHL_CLR_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_CLR_to_DOUT	sim/proasic3.v	/^	specparam   tpdHL_CLR_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_CLR_to_EOUT	sim/proasic3.v	/^		specparam   tpdHL_CLR_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_CLR_to_EOUT	sim/proasic3.v	/^	        specparam   tpdHL_CLR_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_CLR_to_EOUT	sim/proasic3.v	/^	specparam   tpdHL_CLR_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_CLR_to_Q	sim/proasic3.v	/^	specparam    tpdHL_CLR_to_Q = (0.1:0.1:0.1);$/;"	c
tpdHL_CLR_to_Q	sim/proasic3.v	/^	specparam   tpdHL_CLR_to_Q = (0.1:0.1:0.1);$/;"	c
tpdHL_CLR_to_QN	sim/proasic3.v	/^	specparam    tpdHL_CLR_to_QN = (0.1:0.1:0.1);$/;"	c
tpdHL_CLR_to_QN	sim/proasic3.v	/^	specparam   tpdHL_CLR_to_QN = (0.1:0.1:0.1);$/;"	c
tpdHL_CLR_to_Y	sim/proasic3.v	/^		specparam   tpdHL_CLR_to_Y = (0.1:0.1:0.1);$/;"	c
tpdHL_CLR_to_Y	sim/proasic3.v	/^	specparam   tpdHL_CLR_to_Y = (0.1:0.1:0.1);$/;"	c
tpdHL_C_to_Y	sim/proasic3.v	/^		specparam tpdHL_C_to_Y = (0.1:0.1:0.1);$/;"	c
tpdHL_DB_to_PAD	sim/proasic3.v	/^		specparam tpdHL_DB_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdHL_DB_to_PAD	sim/proasic3.v	/^        specparam tpdHL_DB_to_PAD = ( 0.1:0.1:0.1 );$/;"	c
tpdHL_D_to_DOUT	sim/proasic3.v	/^		specparam tpdHL_D_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_D_to_DOUT	sim/proasic3.v	/^	specparam   tpdHL_D_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_D_to_DOUT	sim/proasic3.v	/^	specparam tpdHL_D_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_D_to_PAD	sim/proasic3.v	/^		specparam tpdHL_D_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdHL_D_to_PAD	sim/proasic3.v	/^                specparam tpdHL_D_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdHL_D_to_PAD	sim/proasic3.v	/^        specparam tpdHL_D_to_PAD   = ( 0.1:0.1:0.1 );$/;"	c
tpdHL_D_to_PAD	sim/proasic3.v	/^        specparam tpdHL_D_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdHL_D_to_PADN	sim/proasic3.v	/^        specparam tpdHL_D_to_PADN = ( 0.1:0.1:0.1 );$/;"	c
tpdHL_D_to_PADN	sim/proasic3.v	/^        specparam tpdHL_D_to_PADN = (0.1:0.1:0.1);$/;"	c
tpdHL_D_to_PADP	sim/proasic3.v	/^        specparam tpdHL_D_to_PADP = ( 0.1:0.1:0.1 );$/;"	c
tpdHL_D_to_PADP	sim/proasic3.v	/^        specparam tpdHL_D_to_PADP = (0.1:0.1:0.1);$/;"	c
tpdHL_D_to_Q	sim/proasic3.v	/^        specparam    tpdHL_D_to_Q = (0.1:0.1:0.1);$/;"	c
tpdHL_D_to_QN	sim/proasic3.v	/^        specparam    tpdHL_D_to_QN = (0.1:0.1:0.1);$/;"	c
tpdHL_E_to_EOUT	sim/proasic3.v	/^		specparam tpdHL_E_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_E_to_EOUT	sim/proasic3.v	/^	specparam   tpdHL_E_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_E_to_EOUT	sim/proasic3.v	/^	specparam tpdHL_E_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_E_to_PAD	sim/proasic3.v	/^		specparam tpdHL_E_to_PAD = (0.0:0.0:0.0);$/;"	c
tpdHL_E_to_PAD	sim/proasic3.v	/^	specparam tpdHL_E_to_PAD   = ( 0.1:0.1:0.1 );$/;"	c
tpdHL_E_to_PAD	sim/proasic3.v	/^	specparam tpdHL_E_to_PAD  = ( 0.1:0.1:0.1 );$/;"	c
tpdHL_E_to_PADN	sim/proasic3.v	/^	specparam tpdHL_E_to_PADN = ( 0.1:0.1:0.1 );$/;"	c
tpdHL_E_to_PADN	sim/proasic3.v	/^	specparam tpdHL_E_to_PADN = (0.1:0.1:0.1);$/;"	c
tpdHL_E_to_PADP	sim/proasic3.v	/^	specparam tpdHL_E_to_PADP = ( 0.1:0.1:0.1 );$/;"	c
tpdHL_E_to_PADP	sim/proasic3.v	/^	specparam tpdHL_E_to_PADP = (0.1:0.1:0.1);$/;"	c
tpdHL_G_to_Q	sim/proasic3.v	/^	specparam    tpdHL_G_to_Q = (0.1:0.1:0.1);$/;"	c
tpdHL_G_to_QN	sim/proasic3.v	/^	specparam    tpdHL_G_to_QN = (0.1:0.1:0.1);$/;"	c
tpdHL_ICLK_to_Y	sim/proasic3.v	/^		specparam   tpdHL_ICLK_to_Y = (0.1:0.1:0.1);$/;"	c
tpdHL_ICLK_to_Y	sim/proasic3.v	/^	specparam   tpdHL_ICLK_to_Y = (0.1:0.1:0.1);$/;"	c
tpdHL_N2PIN_to_Y	sim/proasic3.v	/^        specparam tpdHL_N2PIN_to_Y = ( 0.1:0.1:0.1 );$/;"	c
tpdHL_OCLK_to_DOUT	sim/proasic3.v	/^		specparam   tpdHL_OCLK_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_OCLK_to_DOUT	sim/proasic3.v	/^	specparam   tpdHL_OCLK_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_OCLK_to_DOUT	sim/proasic3.v	/^         	specparam   tpdHL_OCLK_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_OCLK_to_EOUT	sim/proasic3.v	/^		specparam   tpdHL_OCLK_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_OCLK_to_EOUT	sim/proasic3.v	/^	specparam   tpdHL_OCLK_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_OCLK_to_EOUT	sim/proasic3.v	/^        	specparam   tpdHL_OCLK_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_PADN_to_Y	sim/proasic3.v	/^        specparam tpdHL_PADN_to_Y = ( 0.1:0.1:0.1 );$/;"	c
tpdHL_PADP_to_Y	sim/proasic3.v	/^        specparam tpdHL_PADP_to_Y = ( 0.1:0.1:0.1 );$/;"	c
tpdHL_PAD_to_N2POUT	sim/proasic3.v	/^        specparam tpdHL_PAD_to_N2POUT = ( 0.1:0.1:0.1 );$/;"	c
tpdHL_PAD_to_Y	sim/proasic3.v	/^		specparam tpdHL_PAD_to_Y = (0.1:0.1:0.1);$/;"	c
tpdHL_PAD_to_Y	sim/proasic3.v	/^                specparam tpdHL_PAD_to_Y = (0.1:0.1:0.1);$/;"	c
tpdHL_PAD_to_Y	sim/proasic3.v	/^        specparam tpdHL_PAD_to_Y   = ( 0.1:0.1:0.1 );$/;"	c
tpdHL_PAD_to_Y	sim/proasic3.v	/^        specparam tpdHL_PAD_to_Y = (0.1:0.1:0.1);$/;"	c
tpdHL_PRE_to_DOUT	sim/proasic3.v	/^		specparam   tpdHL_PRE_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_PRE_to_DOUT	sim/proasic3.v	/^	specparam   tpdHL_PRE_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_PRE_to_EOUT	sim/proasic3.v	/^		specparam   tpdHL_PRE_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_PRE_to_EOUT	sim/proasic3.v	/^	specparam   tpdHL_PRE_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdHL_PRE_to_Q	sim/proasic3.v	/^	specparam    tpdHL_PRE_to_Q = (0.1:0.1:0.1);$/;"	c
tpdHL_PRE_to_Q	sim/proasic3.v	/^	specparam   tpdHL_PRE_to_Q = (0.1:0.1:0.1);$/;"	c
tpdHL_PRE_to_QN	sim/proasic3.v	/^	specparam    tpdHL_PRE_to_QN = (0.1:0.1:0.1);$/;"	c
tpdHL_PRE_to_QN	sim/proasic3.v	/^	specparam   tpdHL_PRE_to_QN = (0.1:0.1:0.1);$/;"	c
tpdHL_PRE_to_Y	sim/proasic3.v	/^		specparam   tpdHL_PRE_to_Y = (0.1:0.1:0.1);$/;"	c
tpdHL_PRE_to_Y	sim/proasic3.v	/^	specparam   tpdHL_PRE_to_Y = (0.1:0.1:0.1);$/;"	c
tpdHL_S_to_Y	sim/proasic3.v	/^		specparam tpdHL_S_to_Y = (0.1:0.1:0.1);$/;"	c
tpdHL_YIN_to_Y	sim/proasic3.v	/^		specparam tpdHL_YIN_to_Y = (0.1:0.1:0.1);$/;"	c
tpdHL_YIN_to_Y	sim/proasic3.v	/^	specparam tpdHL_YIN_to_Y = (0.1:0.1:0.1);$/;"	c
tpdHZ_E_to_PAD	sim/proasic3.v	/^		specparam tpdHZ_E_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdHZ_E_to_PAD	sim/proasic3.v	/^                specparam tpdHZ_E_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdHZ_E_to_PAD	sim/proasic3.v	/^        specparam tpdHZ_E_to_PAD   = ( 0.1:0.1:0.1 );$/;"	c
tpdHZ_E_to_PAD	sim/proasic3.v	/^        specparam tpdHZ_E_to_PAD  = ( 0.1:0.1:0.1 );$/;"	c
tpdHZ_E_to_PAD	sim/proasic3.v	/^        specparam tpdHZ_E_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdHZ_E_to_PADN	sim/proasic3.v	/^        specparam tpdHZ_E_to_PADN = ( 0.1:0.1:0.1 );$/;"	c
tpdHZ_E_to_PADN	sim/proasic3.v	/^        specparam tpdHZ_E_to_PADN = (0.1:0.1:0.1);$/;"	c
tpdHZ_E_to_PADP	sim/proasic3.v	/^        specparam tpdHZ_E_to_PADP = ( 0.1:0.1:0.1 );$/;"	c
tpdHZ_E_to_PADP	sim/proasic3.v	/^        specparam tpdHZ_E_to_PADP = (0.1:0.1:0.1);$/;"	c
tpdLH_A_to_Y	sim/proasic3.v	/^		specparam tpdLH_A_to_Y = (0.1:0.1:0.1);$/;"	c
tpdLH_A_to_Y	sim/proasic3.v	/^                specparam tpdLH_A_to_Y = (0.0:0.0:0.0);$/;"	c
tpdLH_B_to_Y	sim/proasic3.v	/^		specparam tpdLH_B_to_Y = (0.1:0.1:0.1);$/;"	c
tpdLH_CLK_to_DOUT	sim/proasic3.v	/^		specparam   tpdLH_CLK_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_CLK_to_DOUT	sim/proasic3.v	/^	specparam   tpdLH_CLK_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_CLK_to_EOUT	sim/proasic3.v	/^		specparam   tpdLH_CLK_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_CLK_to_EOUT	sim/proasic3.v	/^	specparam   tpdLH_CLK_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_CLK_to_GL	sim/proasic3.v	/^    specparam tpdLH_CLK_to_GL = ( 100 : 100 : 100 );$/;"	c
tpdLH_CLK_to_Q	sim/proasic3.v	/^	specparam   tpdLH_CLK_to_Q = (0.1:0.1:0.1);$/;"	c
tpdLH_CLK_to_QN	sim/proasic3.v	/^	specparam   tpdLH_CLK_to_QN = (0.1:0.1:0.1);$/;"	c
tpdLH_CLK_to_Y	sim/proasic3.v	/^		specparam   tpdLH_CLK_to_Y = (0.1:0.1:0.1);$/;"	c
tpdLH_CLK_to_Y	sim/proasic3.v	/^	specparam   tpdLH_CLK_to_Y = (0.1:0.1:0.1);$/;"	c
tpdLH_CLR_to_DOUT	sim/proasic3.v	/^		specparam   tpdLH_CLR_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_CLR_to_DOUT	sim/proasic3.v	/^	        specparam   tpdLH_CLR_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_CLR_to_DOUT	sim/proasic3.v	/^	specparam   tpdLH_CLR_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_CLR_to_EOUT	sim/proasic3.v	/^		specparam   tpdLH_CLR_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_CLR_to_EOUT	sim/proasic3.v	/^	        specparam   tpdLH_CLR_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_CLR_to_EOUT	sim/proasic3.v	/^	specparam   tpdLH_CLR_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_CLR_to_Q	sim/proasic3.v	/^	specparam    tpdLH_CLR_to_Q = (0.1:0.1:0.1);$/;"	c
tpdLH_CLR_to_Q	sim/proasic3.v	/^	specparam   tpdLH_CLR_to_Q = (0.1:0.1:0.1);$/;"	c
tpdLH_CLR_to_QN	sim/proasic3.v	/^	specparam    tpdLH_CLR_to_QN = (0.1:0.1:0.1);$/;"	c
tpdLH_CLR_to_QN	sim/proasic3.v	/^	specparam   tpdLH_CLR_to_QN = (0.1:0.1:0.1);$/;"	c
tpdLH_CLR_to_Y	sim/proasic3.v	/^		specparam   tpdLH_CLR_to_Y = (0.1:0.1:0.1);$/;"	c
tpdLH_CLR_to_Y	sim/proasic3.v	/^	specparam   tpdLH_CLR_to_Y = (0.1:0.1:0.1);$/;"	c
tpdLH_C_to_Y	sim/proasic3.v	/^		specparam tpdLH_C_to_Y = (0.1:0.1:0.1);$/;"	c
tpdLH_DB_to_PAD	sim/proasic3.v	/^		specparam tpdLH_DB_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdLH_DB_to_PAD	sim/proasic3.v	/^        specparam tpdLH_DB_to_PAD = ( 0.1:0.1:0.1 );$/;"	c
tpdLH_D_to_DOUT	sim/proasic3.v	/^		specparam tpdLH_D_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_D_to_DOUT	sim/proasic3.v	/^	specparam   tpdLH_D_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_D_to_DOUT	sim/proasic3.v	/^	specparam tpdLH_D_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_D_to_PAD	sim/proasic3.v	/^		specparam tpdLH_D_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdLH_D_to_PAD	sim/proasic3.v	/^		specparam tpdLH_D_to_PAD= (0.1:0.1:0.1);$/;"	c
tpdLH_D_to_PAD	sim/proasic3.v	/^                specparam tpdLH_D_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdLH_D_to_PAD	sim/proasic3.v	/^                specparam tpdLH_D_to_PAD= (0.1:0.1:0.1);$/;"	c
tpdLH_D_to_PAD	sim/proasic3.v	/^        specparam tpdLH_D_to_PAD   = ( 0.1:0.1:0.1 );$/;"	c
tpdLH_D_to_PAD	sim/proasic3.v	/^        specparam tpdLH_D_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdLH_D_to_PAD	sim/proasic3.v	/^        specparam tpdLH_D_to_PAD= (0.1:0.1:0.1);$/;"	c
tpdLH_D_to_PADN	sim/proasic3.v	/^        specparam tpdLH_D_to_PADN = ( 0.1:0.1:0.1 );$/;"	c
tpdLH_D_to_PADN	sim/proasic3.v	/^        specparam tpdLH_D_to_PADN = (0.1:0.1:0.1);$/;"	c
tpdLH_D_to_PADP	sim/proasic3.v	/^        specparam tpdLH_D_to_PADP = ( 0.1:0.1:0.1 );$/;"	c
tpdLH_D_to_PADP	sim/proasic3.v	/^        specparam tpdLH_D_to_PADP = (0.1:0.1:0.1);$/;"	c
tpdLH_D_to_Q	sim/proasic3.v	/^        specparam    tpdLH_D_to_Q = (0.1:0.1:0.1);$/;"	c
tpdLH_D_to_QN	sim/proasic3.v	/^        specparam    tpdLH_D_to_QN = (0.1:0.1:0.1);$/;"	c
tpdLH_E_to_EOUT	sim/proasic3.v	/^		specparam tpdLH_E_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_E_to_EOUT	sim/proasic3.v	/^	specparam   tpdLH_E_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_E_to_EOUT	sim/proasic3.v	/^	specparam tpdLH_E_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_E_to_PAD	sim/proasic3.v	/^		specparam tpdLH_E_to_PAD = (0.0:0.0:0.0);$/;"	c
tpdLH_E_to_PAD	sim/proasic3.v	/^	specparam tpdLH_E_to_PAD   = ( 0.1:0.1:0.1 );$/;"	c
tpdLH_E_to_PAD	sim/proasic3.v	/^	specparam tpdLH_E_to_PAD  = ( 0.1:0.1:0.1 );$/;"	c
tpdLH_E_to_PADN	sim/proasic3.v	/^	specparam tpdLH_E_to_PADN = ( 0.1:0.1:0.1 );$/;"	c
tpdLH_E_to_PADN	sim/proasic3.v	/^	specparam tpdLH_E_to_PADN = (0.1:0.1:0.1);$/;"	c
tpdLH_E_to_PADP	sim/proasic3.v	/^	specparam tpdLH_E_to_PADP = ( 0.1:0.1:0.1 );$/;"	c
tpdLH_E_to_PADP	sim/proasic3.v	/^	specparam tpdLH_E_to_PADP = (0.1:0.1:0.1);$/;"	c
tpdLH_G_to_Q	sim/proasic3.v	/^	specparam    tpdLH_G_to_Q = (0.1:0.1:0.1);$/;"	c
tpdLH_G_to_QN	sim/proasic3.v	/^	specparam    tpdLH_G_to_QN = (0.1:0.1:0.1);$/;"	c
tpdLH_ICLK_to_Y	sim/proasic3.v	/^		specparam   tpdLH_ICLK_to_Y = (0.1:0.1:0.1);$/;"	c
tpdLH_ICLK_to_Y	sim/proasic3.v	/^	specparam   tpdLH_ICLK_to_Y = (0.1:0.1:0.1);$/;"	c
tpdLH_N2PIN_to_Y	sim/proasic3.v	/^        specparam tpdLH_N2PIN_to_Y = ( 0.1:0.1:0.1 );$/;"	c
tpdLH_OCLK_to_DOUT	sim/proasic3.v	/^		specparam   tpdLH_OCLK_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_OCLK_to_DOUT	sim/proasic3.v	/^	        specparam   tpdLH_OCLK_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_OCLK_to_DOUT	sim/proasic3.v	/^	specparam   tpdLH_OCLK_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_OCLK_to_EOUT	sim/proasic3.v	/^		specparam   tpdLH_OCLK_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_OCLK_to_EOUT	sim/proasic3.v	/^	specparam   tpdLH_OCLK_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_OCLK_to_EOUT	sim/proasic3.v	/^        	specparam   tpdLH_OCLK_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_PADN_to_Y	sim/proasic3.v	/^        specparam tpdLH_PADN_to_Y = ( 0.1:0.1:0.1 );$/;"	c
tpdLH_PADP_to_Y	sim/proasic3.v	/^        specparam tpdLH_PADP_to_Y = ( 0.1:0.1:0.1 );$/;"	c
tpdLH_PAD_to_N2POUT	sim/proasic3.v	/^        specparam tpdLH_PAD_to_N2POUT = ( 0.1:0.1:0.1 );$/;"	c
tpdLH_PAD_to_Y	sim/proasic3.v	/^		specparam tpdLH_PAD_to_Y = (0.1:0.1:0.1);$/;"	c
tpdLH_PAD_to_Y	sim/proasic3.v	/^                specparam tpdLH_PAD_to_Y = (0.1:0.1:0.1);$/;"	c
tpdLH_PAD_to_Y	sim/proasic3.v	/^        specparam tpdLH_PAD_to_Y   = ( 0.1:0.1:0.1 );$/;"	c
tpdLH_PAD_to_Y	sim/proasic3.v	/^        specparam tpdLH_PAD_to_Y = (0.1:0.1:0.1);$/;"	c
tpdLH_PRE_to_DOUT	sim/proasic3.v	/^		specparam   tpdLH_PRE_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_PRE_to_DOUT	sim/proasic3.v	/^	specparam   tpdLH_PRE_to_DOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_PRE_to_EOUT	sim/proasic3.v	/^		specparam   tpdLH_PRE_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_PRE_to_EOUT	sim/proasic3.v	/^	specparam   tpdLH_PRE_to_EOUT = (0.1:0.1:0.1);$/;"	c
tpdLH_PRE_to_Q	sim/proasic3.v	/^	specparam    tpdLH_PRE_to_Q = (0.1:0.1:0.1);$/;"	c
tpdLH_PRE_to_Q	sim/proasic3.v	/^	specparam   tpdLH_PRE_to_Q = (0.1:0.1:0.1);$/;"	c
tpdLH_PRE_to_QN	sim/proasic3.v	/^	specparam    tpdLH_PRE_to_QN = (0.1:0.1:0.1);$/;"	c
tpdLH_PRE_to_QN	sim/proasic3.v	/^	specparam   tpdLH_PRE_to_QN = (0.1:0.1:0.1);$/;"	c
tpdLH_PRE_to_Y	sim/proasic3.v	/^		specparam   tpdLH_PRE_to_Y = (0.1:0.1:0.1);$/;"	c
tpdLH_PRE_to_Y	sim/proasic3.v	/^	specparam   tpdLH_PRE_to_Y = (0.1:0.1:0.1);$/;"	c
tpdLH_S_to_Y	sim/proasic3.v	/^		specparam tpdLH_S_to_Y = (0.1:0.1:0.1);$/;"	c
tpdLH_YIN_to_Y	sim/proasic3.v	/^		specparam tpdLH_YIN_to_Y = (0.1:0.1:0.1);$/;"	c
tpdLH_YIN_to_Y	sim/proasic3.v	/^	specparam tpdLH_YIN_to_Y = (0.1:0.1:0.1);$/;"	c
tpdLZ_E_to_PAD	sim/proasic3.v	/^		specparam tpdLZ_E_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdLZ_E_to_PAD	sim/proasic3.v	/^                specparam tpdLZ_E_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdLZ_E_to_PAD	sim/proasic3.v	/^        specparam tpdLZ_E_to_PAD   = ( 0.1:0.1:0.1 );$/;"	c
tpdLZ_E_to_PAD	sim/proasic3.v	/^        specparam tpdLZ_E_to_PAD  = ( 0.1:0.1:0.1 );$/;"	c
tpdLZ_E_to_PAD	sim/proasic3.v	/^        specparam tpdLZ_E_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdLZ_E_to_PADN	sim/proasic3.v	/^        specparam tpdLZ_E_to_PADN = ( 0.1:0.1:0.1 );$/;"	c
tpdLZ_E_to_PADN	sim/proasic3.v	/^        specparam tpdLZ_E_to_PADN = (0.1:0.1:0.1);$/;"	c
tpdLZ_E_to_PADP	sim/proasic3.v	/^        specparam tpdLZ_E_to_PADP = ( 0.1:0.1:0.1 );$/;"	c
tpdLZ_E_to_PADP	sim/proasic3.v	/^        specparam tpdLZ_E_to_PADP = (0.1:0.1:0.1);$/;"	c
tpdZH_E_to_PAD	sim/proasic3.v	/^		specparam tpdZH_E_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdZH_E_to_PAD	sim/proasic3.v	/^                specparam tpdZH_E_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdZH_E_to_PAD	sim/proasic3.v	/^        specparam tpdZH_E_to_PAD   = ( 0.1:0.1:0.1 );$/;"	c
tpdZH_E_to_PAD	sim/proasic3.v	/^        specparam tpdZH_E_to_PAD  = ( 0.1:0.1:0.1 );$/;"	c
tpdZH_E_to_PAD	sim/proasic3.v	/^        specparam tpdZH_E_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdZH_E_to_PADN	sim/proasic3.v	/^        specparam tpdZH_E_to_PADN = ( 0.1:0.1:0.1 );$/;"	c
tpdZH_E_to_PADN	sim/proasic3.v	/^        specparam tpdZH_E_to_PADN = (0.1:0.1:0.1);$/;"	c
tpdZH_E_to_PADP	sim/proasic3.v	/^        specparam tpdZH_E_to_PADP = ( 0.1:0.1:0.1 );$/;"	c
tpdZH_E_to_PADP	sim/proasic3.v	/^        specparam tpdZH_E_to_PADP = (0.1:0.1:0.1);$/;"	c
tpdZL_E_to_PAD	sim/proasic3.v	/^		specparam tpdZL_E_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdZL_E_to_PAD	sim/proasic3.v	/^                specparam tpdZL_E_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdZL_E_to_PAD	sim/proasic3.v	/^        specparam tpdZL_E_to_PAD   = ( 0.1:0.1:0.1 );$/;"	c
tpdZL_E_to_PAD	sim/proasic3.v	/^        specparam tpdZL_E_to_PAD  = ( 0.1:0.1:0.1 );$/;"	c
tpdZL_E_to_PAD	sim/proasic3.v	/^        specparam tpdZL_E_to_PAD = (0.1:0.1:0.1);$/;"	c
tpdZL_E_to_PADN	sim/proasic3.v	/^        specparam tpdZL_E_to_PADN = ( 0.1:0.1:0.1 );$/;"	c
tpdZL_E_to_PADN	sim/proasic3.v	/^        specparam tpdZL_E_to_PADN = (0.1:0.1:0.1);$/;"	c
tpdZL_E_to_PADP	sim/proasic3.v	/^        specparam tpdZL_E_to_PADP = ( 0.1:0.1:0.1 );$/;"	c
tpdZL_E_to_PADP	sim/proasic3.v	/^        specparam tpdZL_E_to_PADP = (0.1:0.1:0.1);$/;"	c
unused	sim/proasic3.v	/^  wire    unused;$/;"	n
using_EXTFB	sim/proasic3.v	/^  wire       using_EXTFB;$/;"	n
using_EXTFB	sim/proasic3.v	/^  wire using_EXTFB = ( FBSEL1 & FBSEL0 );$/;"	n
using_INTFB	sim/proasic3.v	/^  wire using_INTFB = ( FBSEL1 ^ FBSEL0 );  $/;"	n
val_adc	dac_adc_top.v	/^wire  [11:0] val_adc[0:31];   \/\/ output 8 bit registers $/;"	n
val_adc	rocket_readout.v	/^wire  [11:0]  val_adc[0:31];   \/\/ output 8 bit registers $/;"	n
val_adc0	apes_adc.v	/^output [11:0] val_adc0;                \/\/ ADC Data 0$/;"	p
val_adc1	apes_adc.v	/^output [11:0] val_adc1;                \/\/ ADC Data 1$/;"	p
val_adc2	apes_adc.v	/^output [11:0] val_adc2;                \/\/ ADC Data 2$/;"	p
val_adc3	apes_adc.v	/^output [11:0] val_adc3;                \/\/ ADC Data 3$/;"	p
val_adc4	apes_adc.v	/^output [11:0] val_adc4;                \/\/ ADC Data 4$/;"	p
val_adc5	apes_adc.v	/^output [11:0] val_adc5;                \/\/ ADC Data 5$/;"	p
val_adc6	apes_adc.v	/^output [11:0] val_adc6;                \/\/ ADC Data 6$/;"	p
val_adc7	apes_adc.v	/^output [11:0] val_adc7;                \/\/ ADC Data 7$/;"	p
value	sim/proasic3.v	/^   integer 	value;$/;"	r
vco	sim/proasic3.v	/^    input           vco;$/;"	p
vco0_divu	sim/proasic3.v	/^  reg        vco0_divu;$/;"	r
vco0_divv	sim/proasic3.v	/^  reg        vco0_divv;$/;"	r
vco0_divw	sim/proasic3.v	/^  reg        vco0_divw;$/;"	r
vco180	sim/proasic3.v	/^  reg       vco180;$/;"	r
vco180	sim/proasic3.v	/^  wire       vco180;$/;"	n
vco_re	sim/proasic3.v	/^   time      vco_re;$/;"	r
vcoconfig	sim/proasic3.v	/^    input [ 2 : 0]  vcoconfig;$/;"	p
vcoout_int	sim/proasic3.v	/^   reg 	     vcoout_int;  $/;"	r
waddr_rel	sim/proasic3.v	/^  integer waddr_rel;$/;"	r
waddr_rel_p2	sim/proasic3.v	/^  integer waddr_rel_p2;    $/;"	r
wdepth	sim/proasic3.v	/^integer wdepth;$/;"	r
wmask	sim/proasic3.v	/^     reg [3:0] 	 rmask,wmask;$/;"	r
word_count	cnt_readout.v	/^reg [6:0] word_count;$/;"	r
word_count	hk_readout.v	/^reg [ 4:0] word_count;$/;"	r
wr_addr	sim/proasic3.v	/^   integer       wr_addr, rd_addr;$/;"	r
wr_addr	sim/proasic3.v	/^   integer wr_addr, rd_addr;$/;"	r
wtcnt_rld	apes_adc.v	/^              wtcnt_rld;     \/\/ Wait count reload value$/;"	r
ww	sim/proasic3.v	/^     input [2:0] ww;$/;"	p
ww	sim/proasic3.v	/^   input [1:0]   ww, rw;$/;"	p
wwidth_cfg_bus	sim/proasic3.v	/^  input [2:0]  wwidth_cfg_bus;$/;"	p
xor_aeval	sim/proasic3.v	/^reg xor_aeval, xor_afval;$/;"	r
xor_afval	sim/proasic3.v	/^reg xor_aeval, xor_afval;$/;"	r
