

================================================================
== Vitis HLS Report for 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4'
================================================================
* Date:           Fri Mar  7 18:05:16 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       convn_valid_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.692 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_3_VITIS_LOOP_86_4  |        ?|        ?|        23|          7|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 7, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [../source/hls.cpp:78]   --->   Operation 26 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [../source/hls.cpp:86]   --->   Operation 27 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [../source/hls.cpp:84]   --->   Operation 28 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty"   --->   Operation 32 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %empty_10"   --->   Operation 33 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty_9"   --->   Operation 34 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty_8"   --->   Operation 35 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mul_ln74_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln74"   --->   Operation 36 'read' 'mul_ln74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_w"   --->   Operation 37 'read' 'kernel_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln84 = store i31 0, i31 %n" [../source/hls.cpp:84]   --->   Operation 39 'store' 'store_ln84' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln86 = store i31 0, i31 %m" [../source/hls.cpp:86]   --->   Operation 40 'store' 'store_ln86' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln78 = store i64 0, i64 %sum" [../source/hls.cpp:78]   --->   Operation 41 'store' 'store_ln78' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%m_1 = load i31 %m" [../source/hls.cpp:86]   --->   Operation 43 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i62 %indvar_flatten" [../source/hls.cpp:84]   --->   Operation 44 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i31 %m_1" [../source/hls.cpp:86]   --->   Operation 45 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.88ns)   --->   "%icmp_ln86 = icmp_slt  i32 %zext_ln86, i32 %kernel_w_read" [../source/hls.cpp:86]   --->   Operation 46 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.12ns)   --->   "%icmp_ln84 = icmp_eq  i62 %indvar_flatten_load, i62 %mul_ln74_read" [../source/hls.cpp:84]   --->   Operation 47 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.12ns)   --->   "%add_ln84 = add i62 %indvar_flatten_load, i62 1" [../source/hls.cpp:84]   --->   Operation 48 'add' 'add_ln84' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.inc21.loopexit, void %for.inc29.loopexit.exitStub" [../source/hls.cpp:84]   --->   Operation 49 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%n_load = load i31 %n" [../source/hls.cpp:84]   --->   Operation 50 'load' 'n_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.87ns)   --->   "%add_ln84_1 = add i31 %n_load, i31 1" [../source/hls.cpp:84]   --->   Operation 51 'add' 'add_ln84_1' <Predicate = (!icmp_ln84)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.25ns)   --->   "%select_ln84_1 = select i1 %icmp_ln86, i31 %n_load, i31 %add_ln84_1" [../source/hls.cpp:84]   --->   Operation 52 'select' 'select_ln84_1' <Predicate = (!icmp_ln84)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i31 %select_ln84_1" [../source/hls.cpp:84]   --->   Operation 53 'trunc' 'trunc_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = trunc i31 %select_ln84_1" [../source/hls.cpp:84]   --->   Operation 54 'trunc' 'trunc_ln84_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln84 = store i62 %add_ln84, i62 %indvar_flatten" [../source/hls.cpp:84]   --->   Operation 55 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.38>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln84 = store i31 %select_ln84_1, i31 %n" [../source/hls.cpp:84]   --->   Operation 56 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 57 [1/1] (0.25ns)   --->   "%select_ln84 = select i1 %icmp_ln86, i31 %m_1, i31 0" [../source/hls.cpp:84]   --->   Operation 57 'select' 'select_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.69ns) (grouped into DSP with root node add_ln88)   --->   "%empty_11 = add i10 %trunc_ln84_1, i10 %tmp_3" [../source/hls.cpp:84]   --->   Operation 58 'add' 'empty_11' <Predicate = (!icmp_ln84)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [3/3] (0.99ns) (grouped into DSP with root node add_ln88)   --->   "%empty_12 = mul i10 %empty_11, i10 %tmp_2" [../source/hls.cpp:84]   --->   Operation 59 'mul' 'empty_12' <Predicate = (!icmp_ln84)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i31 %select_ln84" [../source/hls.cpp:86]   --->   Operation 60 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i31 %select_ln84" [../source/hls.cpp:86]   --->   Operation 61 'trunc' 'trunc_ln86_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.72ns)   --->   "%add_ln88_2 = add i10 %tmp, i10 %trunc_ln86_1" [../source/hls.cpp:88]   --->   Operation 62 'add' 'add_ln88_2' <Predicate = (!icmp_ln84)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.87ns)   --->   "%add_ln86 = add i31 %select_ln84, i31 1" [../source/hls.cpp:86]   --->   Operation 63 'add' 'add_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln86 = store i31 %add_ln86, i31 %m" [../source/hls.cpp:86]   --->   Operation 64 'store' 'store_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 65 [2/3] (0.99ns) (grouped into DSP with root node add_ln88)   --->   "%empty_12 = mul i10 %empty_11, i10 %tmp_2" [../source/hls.cpp:84]   --->   Operation 65 'mul' 'empty_12' <Predicate = (!icmp_ln84)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [3/3] (0.99ns) (grouped into DSP with root node add_ln88_1)   --->   "%empty_13 = mul i5 %trunc_ln84, i5 %tmp_1" [../source/hls.cpp:84]   --->   Operation 66 'mul' 'empty_13' <Predicate = (!icmp_ln84)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 67 [1/3] (0.00ns) (grouped into DSP with root node add_ln88)   --->   "%empty_12 = mul i10 %empty_11, i10 %tmp_2" [../source/hls.cpp:84]   --->   Operation 67 'mul' 'empty_12' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [2/3] (0.99ns) (grouped into DSP with root node add_ln88_1)   --->   "%empty_13 = mul i5 %trunc_ln84, i5 %tmp_1" [../source/hls.cpp:84]   --->   Operation 68 'mul' 'empty_13' <Predicate = (!icmp_ln84)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln88 = add i10 %add_ln88_2, i10 %empty_12" [../source/hls.cpp:88]   --->   Operation 69 'add' 'add_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.84>
ST_6 : Operation 70 [1/3] (0.00ns) (grouped into DSP with root node add_ln88_1)   --->   "%empty_13 = mul i5 %trunc_ln84, i5 %tmp_1" [../source/hls.cpp:84]   --->   Operation 70 'mul' 'empty_13' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 71 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln88 = add i10 %add_ln88_2, i10 %empty_12" [../source/hls.cpp:88]   --->   Operation 71 'add' 'add_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i10 %add_ln88" [../source/hls.cpp:88]   --->   Operation 72 'zext' 'zext_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%in_data_addr = getelementptr i64 %in_data, i64 0, i64 %zext_ln88" [../source/hls.cpp:88]   --->   Operation 73 'getelementptr' 'in_data_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (1.20ns)   --->   "%in_data_load = load i10 %in_data_addr" [../source/hls.cpp:88]   --->   Operation 74 'load' 'in_data_load' <Predicate = (!icmp_ln84)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 75 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln88_1 = add i5 %trunc_ln86, i5 %empty_13" [../source/hls.cpp:88]   --->   Operation 75 'add' 'add_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.35>
ST_7 : Operation 76 [1/2] ( I:1.20ns O:1.20ns )   --->   "%in_data_load = load i10 %in_data_addr" [../source/hls.cpp:88]   --->   Operation 76 'load' 'in_data_load' <Predicate = (!icmp_ln84)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_7 : Operation 77 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln88_1 = add i5 %trunc_ln86, i5 %empty_13" [../source/hls.cpp:88]   --->   Operation 77 'add' 'add_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i5 %add_ln88_1" [../source/hls.cpp:88]   --->   Operation 78 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i64 %kernel, i64 0, i64 %zext_ln88_1" [../source/hls.cpp:88]   --->   Operation 79 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 80 [2/2] (0.71ns)   --->   "%kernel_load = load i5 %kernel_addr" [../source/hls.cpp:88]   --->   Operation 80 'load' 'kernel_load' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 0.71>
ST_8 : Operation 81 [1/2] ( I:0.71ns O:0.71ns )   --->   "%kernel_load = load i5 %kernel_addr" [../source/hls.cpp:88]   --->   Operation 81 'load' 'kernel_load' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln88 = bitcast i64 %in_data_load" [../source/hls.cpp:88]   --->   Operation 82 'bitcast' 'bitcast_ln88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln88_1 = bitcast i64 %kernel_load" [../source/hls.cpp:88]   --->   Operation 83 'bitcast' 'bitcast_ln88_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [8/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88]   --->   Operation 84 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 85 [7/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88]   --->   Operation 85 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 86 [6/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88]   --->   Operation 86 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 87 [5/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88]   --->   Operation 87 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 88 [4/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88]   --->   Operation 88 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 89 [3/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88]   --->   Operation 89 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 90 [2/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88]   --->   Operation 90 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 91 [1/8] (2.32ns)   --->   "%mul = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88]   --->   Operation 91 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.90>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [../source/hls.cpp:88]   --->   Operation 92 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 93 [8/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:88]   --->   Operation 93 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 105 'load' 'sum_load_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_out, i64 %sum_load_1"   --->   Operation 106 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_17 : Operation 107 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 0.38>

State 18 <SV = 17> <Delay = 1.90>
ST_18 : Operation 94 [7/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:88]   --->   Operation 94 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.90>
ST_19 : Operation 95 [6/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:88]   --->   Operation 95 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.90>
ST_20 : Operation 96 [5/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:88]   --->   Operation 96 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.90>
ST_21 : Operation 97 [4/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:88]   --->   Operation 97 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.90>
ST_22 : Operation 98 [3/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:88]   --->   Operation 98 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.90>
ST_23 : Operation 99 [2/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:88]   --->   Operation 99 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.29>
ST_24 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_84_3_VITIS_LOOP_86_4_str"   --->   Operation 100 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../source/hls.cpp:78]   --->   Operation 101 'specpipeline' 'specpipeline_ln78' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 102 [1/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul" [../source/hls.cpp:88]   --->   Operation 102 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 103 [1/1] (0.38ns)   --->   "%store_ln78 = store i64 %sum_1, i64 %sum" [../source/hls.cpp:78]   --->   Operation 103 'store' 'store_ln78' <Predicate = true> <Delay = 0.38>
ST_24 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc" [../source/hls.cpp:86]   --->   Operation 104 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.300ns, clock uncertainty: 0.891ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 62 bit ('indvar_flatten') [13]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [22]  (0.387 ns)

 <State 2>: 1.518ns
The critical path consists of the following:
	'load' operation 31 bit ('m', ../source/hls.cpp:86) on local variable 'm', ../source/hls.cpp:86 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', ../source/hls.cpp:86) [31]  (0.880 ns)
	'select' operation 31 bit ('select_ln84_1', ../source/hls.cpp:84) [41]  (0.251 ns)
	'store' operation 0 bit ('store_ln84', ../source/hls.cpp:84) of variable 'select_ln84_1', ../source/hls.cpp:84 on local variable 'n', ../source/hls.cpp:84 [65]  (0.387 ns)

 <State 3>: 2.692ns
The critical path consists of the following:
	'add' operation 10 bit of DSP[51] ('empty_11', ../source/hls.cpp:84) [44]  (1.696 ns)
	'mul' operation 10 bit of DSP[51] ('empty_12', ../source/hls.cpp:84) [45]  (0.996 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation 10 bit of DSP[51] ('empty_12', ../source/hls.cpp:84) [45]  (0.996 ns)

 <State 5>: 0.996ns
The critical path consists of the following:
	'mul' operation 5 bit of DSP[56] ('empty_13', ../source/hls.cpp:84) [46]  (0.996 ns)

 <State 6>: 1.845ns
The critical path consists of the following:
	'add' operation 10 bit of DSP[51] ('add_ln88', ../source/hls.cpp:88) [51]  (0.645 ns)
	'getelementptr' operation 10 bit ('in_data_addr', ../source/hls.cpp:88) [53]  (0.000 ns)
	'load' operation 64 bit ('in_data_load', ../source/hls.cpp:88) on array 'in_data' [54]  (1.200 ns)

 <State 7>: 1.359ns
The critical path consists of the following:
	'add' operation 5 bit of DSP[56] ('add_ln88_1', ../source/hls.cpp:88) [56]  (0.645 ns)
	'getelementptr' operation 5 bit ('kernel_addr', ../source/hls.cpp:88) [58]  (0.000 ns)
	'load' operation 64 bit ('kernel_load', ../source/hls.cpp:88) on array 'kernel' [59]  (0.714 ns)

 <State 8>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('kernel_load', ../source/hls.cpp:88) on array 'kernel' [59]  (0.714 ns)

 <State 9>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../source/hls.cpp:88) [61]  (2.323 ns)

 <State 10>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../source/hls.cpp:88) [61]  (2.323 ns)

 <State 11>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../source/hls.cpp:88) [61]  (2.323 ns)

 <State 12>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../source/hls.cpp:88) [61]  (2.323 ns)

 <State 13>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../source/hls.cpp:88) [61]  (2.323 ns)

 <State 14>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../source/hls.cpp:88) [61]  (2.323 ns)

 <State 15>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../source/hls.cpp:88) [61]  (2.323 ns)

 <State 16>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../source/hls.cpp:88) [61]  (2.323 ns)

 <State 17>: 1.905ns
The critical path consists of the following:
	'load' operation 64 bit ('sum_load', ../source/hls.cpp:88) on local variable 'sum', ../source/hls.cpp:78 [36]  (0.000 ns)
	'dadd' operation 64 bit ('sum', ../source/hls.cpp:88) [62]  (1.905 ns)

 <State 18>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../source/hls.cpp:88) [62]  (1.905 ns)

 <State 19>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../source/hls.cpp:88) [62]  (1.905 ns)

 <State 20>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../source/hls.cpp:88) [62]  (1.905 ns)

 <State 21>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../source/hls.cpp:88) [62]  (1.905 ns)

 <State 22>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../source/hls.cpp:88) [62]  (1.905 ns)

 <State 23>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../source/hls.cpp:88) [62]  (1.905 ns)

 <State 24>: 2.292ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', ../source/hls.cpp:88) [62]  (1.905 ns)
	'store' operation 0 bit ('store_ln78', ../source/hls.cpp:78) of variable 'sum', ../source/hls.cpp:88 on local variable 'sum', ../source/hls.cpp:78 [67]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
