vendor_name = ModelSim
source_file = 1, C:/Users/Carlos Pitre/OneDrive/Documentos/Primer Parcial/RAM/rw_96x8_sync.vhd
source_file = 1, C:/Users/Carlos Pitre/OneDrive/Documentos/Primer Parcial/7segmentos/seven_segments.vhd
source_file = 1, C:/Users/Carlos Pitre/OneDrive/Documentos/Primer Parcial/prueba_RAM_7SEG/RAM_test.vhd
source_file = 1, C:/Users/Carlos Pitre/OneDrive/Documentos/Primer Parcial/prueba_RAM_7SEG/Waveform.vwf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Carlos Pitre/OneDrive/Documentos/Primer Parcial/prueba_RAM_7SEG/db/altsyncram_m0q1.tdf
design_name = RAM_test
instance = comp, \hex0[7]~output , hex0[7]~output, RAM_test, 1
instance = comp, \hex0[6]~output , hex0[6]~output, RAM_test, 1
instance = comp, \hex0[5]~output , hex0[5]~output, RAM_test, 1
instance = comp, \hex0[4]~output , hex0[4]~output, RAM_test, 1
instance = comp, \hex0[3]~output , hex0[3]~output, RAM_test, 1
instance = comp, \hex0[2]~output , hex0[2]~output, RAM_test, 1
instance = comp, \hex0[1]~output , hex0[1]~output, RAM_test, 1
instance = comp, \hex0[0]~output , hex0[0]~output, RAM_test, 1
instance = comp, \hex1[7]~output , hex1[7]~output, RAM_test, 1
instance = comp, \hex1[6]~output , hex1[6]~output, RAM_test, 1
instance = comp, \hex1[5]~output , hex1[5]~output, RAM_test, 1
instance = comp, \hex1[4]~output , hex1[4]~output, RAM_test, 1
instance = comp, \hex1[3]~output , hex1[3]~output, RAM_test, 1
instance = comp, \hex1[2]~output , hex1[2]~output, RAM_test, 1
instance = comp, \hex1[1]~output , hex1[1]~output, RAM_test, 1
instance = comp, \hex1[0]~output , hex1[0]~output, RAM_test, 1
instance = comp, \address[5]~input , address[5]~input, RAM_test, 1
instance = comp, \address[6]~input , address[6]~input, RAM_test, 1
instance = comp, \address[7]~input , address[7]~input, RAM_test, 1
instance = comp, \writen~input , writen~input, RAM_test, 1
instance = comp, \ram|memory~0 , ram|memory~0, RAM_test, 1
instance = comp, \ram|data_out[0]~0 , ram|data_out[0]~0, RAM_test, 1
instance = comp, \clock~input , clock~input, RAM_test, 1
instance = comp, \clock~inputCLKENA0 , clock~inputCLKENA0, RAM_test, 1
instance = comp, \data_in[0]~input , data_in[0]~input, RAM_test, 1
instance = comp, \address[0]~input , address[0]~input, RAM_test, 1
instance = comp, \address[1]~input , address[1]~input, RAM_test, 1
instance = comp, \address[2]~input , address[2]~input, RAM_test, 1
instance = comp, \address[3]~input , address[3]~input, RAM_test, 1
instance = comp, \address[4]~input , address[4]~input, RAM_test, 1
instance = comp, \data_in[1]~input , data_in[1]~input, RAM_test, 1
instance = comp, \data_in[2]~input , data_in[2]~input, RAM_test, 1
instance = comp, \data_in[3]~input , data_in[3]~input, RAM_test, 1
instance = comp, \data_in[4]~input , data_in[4]~input, RAM_test, 1
instance = comp, \data_in[5]~input , data_in[5]~input, RAM_test, 1
instance = comp, \data_in[6]~input , data_in[6]~input, RAM_test, 1
instance = comp, \data_in[7]~input , data_in[7]~input, RAM_test, 1
instance = comp, \ram|RW_rtl_0|auto_generated|ram_block1a0 , ram|RW_rtl_0|auto_generated|ram_block1a0, RAM_test, 1
instance = comp, \S0|Mux6~0 , S0|Mux6~0, RAM_test, 1
instance = comp, \S0|Mux5~0 , S0|Mux5~0, RAM_test, 1
instance = comp, \S0|Mux4~0 , S0|Mux4~0, RAM_test, 1
instance = comp, \S0|Mux3~0 , S0|Mux3~0, RAM_test, 1
instance = comp, \S0|Mux2~0 , S0|Mux2~0, RAM_test, 1
instance = comp, \S0|Mux1~0 , S0|Mux1~0, RAM_test, 1
instance = comp, \S0|Mux0~0 , S0|Mux0~0, RAM_test, 1
instance = comp, \S1|Mux6~0 , S1|Mux6~0, RAM_test, 1
instance = comp, \S1|Mux5~0 , S1|Mux5~0, RAM_test, 1
instance = comp, \S1|Mux4~0 , S1|Mux4~0, RAM_test, 1
instance = comp, \S1|Mux3~0 , S1|Mux3~0, RAM_test, 1
instance = comp, \S1|Mux2~0 , S1|Mux2~0, RAM_test, 1
instance = comp, \S1|Mux1~0 , S1|Mux1~0, RAM_test, 1
instance = comp, \S1|Mux0~0 , S1|Mux0~0, RAM_test, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, RAM_test, 1
