Coverage Report by file with details

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/adder.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/adder.vhd --

------------------------------------IF Branch------------------------------------
    95                                     24388     Count coming in to IF
    95              1                    ***0***     
    97              1                      24388     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    98                                     24388     Count coming in to IF
    98              1                        113     
    100             1                      24275     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         8         1    88.88%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/adder.vhd --

    91              1                      24249     
    96              1                    ***0***     
    99              1                        113     
    101             1                      24275     
    107             1                      24236     
    114             1                      24236     
    115             1                      24236     
    116             1                      24236     
    117             1                      24236     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_clk_adapt.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10        10         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_clk_adapt.vhd --

------------------------------------CASE Branch------------------------------------
    206                                        9     Count coming in to CASE
    207             1                          6     
    218             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    208                                        6     Count coming in to IF
    208             1                          2     
    215             1                          4     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    222                                        3     Count coming in to IF
    222             1                          2     
    224             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    237                                   122026     Count coming in to IF
    237             1                         31     
    239             1                     121995     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    246                                       18     Count coming in to IF
    246             1                          2     
    277             1                         16     
Branch totals: 2 hits of 2 branches = 100.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       2         2         0   100.00%
    FSM Transitions                  2         2         0   100.00%

================================FSM Details================================

FSM Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_clk_adapt.vhd --

FSM_ID: state_reg
    Current State Object : state_reg
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 207                idle                   0
 218            validate                   1
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                  11          
                validate                   7          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 214                   0                   2          idle -> validate              
 225                   1                   1          validate -> idle              


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   2         2         0   100.00%
        FSM Transitions              2         2         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      71        71         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_clk_adapt.vhd --

    104             1                          6     
    105             1                          4     
    108             1                          2     
    109             1                          2     
    110             1                          2     
    111             1                          2     
    113             1                          7     
    114             1                          6     
    115             1                          2     
    116             1                          6     
    117             1                          5     
    118             1                          2     
    121             1                          2     
    122             1                          2     
    123             1                          2     
    124             1                          2     
    126             1                          7     
    127             1                          6     
    128             1                          2     
    129             1                          6     
    130             1                          5     
    131             1                          2     
    199             1                          9     
    202             1                          9     
    203             1                          9     
    204             1                          9     
    205             1                          9     
    209             1                          2     
    210             1                          2     
    214             1                          2     
    216             1                          4     
    219             1                          3     
    220             1                          3     
    223             1                          2     
    225             1                          1     
    238             1                         31     
    240             1                     121995     
    247             1                          2     
    248             1                          2     
    249             1                          2     
    250             1                          2     
    251             1                          2     
    252             1                          2     
    253             1                          2     
    254             1                          2     
    255             1                          2     
    256             1                          2     
    257             1                          2     
    258             1                          2     
    259             1                          2     
    260             1                          2     
    261             1                          2     
    262             1                          2     
    263             1                          2     
    264             1                          2     
    265             1                          2     
    266             1                          2     
    267             1                          2     
    268             1                          2     
    269             1                          2     
    270             1                          2     
    271             1                          2     
    272             1                          2     
    273             1                          2     
    274             1                          2     
    275             1                          2     
    276             1                          2     
    278             1                         16     
    279             1                         16     
    280             1                         16     
    281             1                         16     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_config_core.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_config_core.vhd --

------------------------------------IF Branch------------------------------------
    231                                       12     Count coming in to IF
    231             1                    ***0***     
    233             1                         12     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    234                                       12     Count coming in to IF
    234             1                          3     
    236             1                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    237                                        9     Count coming in to IF
    237             1                          9     
Branch totals: 1 hit of 1 branch = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        17         1    94.44%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_config_core.vhd --

    141             1                          6     
    142             1                          2     
    143             1                          6     
    144             1                          7     
    146             1                         11     
    147             1                          6     
    148             1                          6     
    149             1                          2     
    151             1                          7     
    171             1                          6     
    172             1                          6     
    173             1                          6     
    174             1                          6     
    175             1                          6     
    176             1                          6     
    232             1                    ***0***     
    235             1                          3     
    238             1                          9     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_dispatcher.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        55        27        28    49.09%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_dispatcher.vhd --

------------------------------------IF Branch------------------------------------
    167                                     4854     Count coming in to IF
    167             1                          6     
    175             1                       4848     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    168                                        6     Count coming in to IF
    168             1                          3     
    171             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    275                                     1567     Count coming in to IF
    275             1                    ***0***     
    283             1                       1567     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    284                                     1567     Count coming in to IF
    284             1                          4     
    291             1                       1563     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    312                                     3138     Count coming in to CASE
    313             1                         26     
    335             1                    ***0***     
    347             1                    ***0***     
    359             1                       3102     
    371             1                          2     
    377             1                          8     
Branch totals: 4 hits of 6 branches = 66.66%

------------------------------------IF Branch------------------------------------
    314                                       26     Count coming in to IF
    314             1                         10     
                                              16     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    316                                       10     Count coming in to IF
    316             1                    ***0***     
    328             1                         10     
                                         ***0***     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    317                                  ***0***     Count coming in to IF
    317             1                    ***0***     
    322             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    318                                  ***0***     Count coming in to IF
    318             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    323                                  ***0***     Count coming in to IF
    323             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    329                                       10     Count coming in to IF
    329             1                          2     
                                               8     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    336                                  ***0***     Count coming in to IF
    336             1                    ***0***     
    341             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    338                                  ***0***     Count coming in to IF
    338             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    343                                  ***0***     Count coming in to IF
    343             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    348                                  ***0***     Count coming in to IF
    348             1                    ***0***     
    353             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    350                                  ***0***     Count coming in to IF
    350             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    355                                  ***0***     Count coming in to IF
    355             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    360                                     3102     Count coming in to IF
    360             1                        520     
    365             1                       2582     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    362                                      520     Count coming in to IF
    362             1                    ***0***     
                                             520     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    367                                     2582     Count coming in to IF
    367             1                          4     
                                            2578     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    372                                        2     Count coming in to IF
    372             1                          2     
    374             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    391                                     1565     Count coming in to IF
    391             1                    ***0***     
    400             1                       1565     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    401                                     1565     Count coming in to IF
    401             1                          3     
    410             1                       1562     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    416                                     1562     Count coming in to IF
    416             1                    ***0***     
    421             1                    ***0***     
    426             1                        520     
    431             1                       1042     
Branch totals: 2 hits of 4 branches = 50.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       6         4         2    66.66%
    FSM Transitions                 12         4         8    33.33%

================================FSM Details================================

FSM Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_dispatcher.vhd --

FSM_ID: state_reg
    Current State Object : state_reg
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 313                idle                   0
 359         send_sample                   3
 347         send_mapped                   2
 335         send_header                   1
 371        out_finished                   6
 276       out_finished2                   8
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                   9          
             send_sample                1550          
            out_finished                   2          
           out_finished2                   6          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 331                   2                   2          idle -> send_sample           
 363                   3                   2          send_sample -> out_finished          
 373                   9                   2          out_finished -> out_finished2          
 276                  11                   2          out_finished2 -> idle          
    Uncovered States :
    ------------------
                   State
                   -----
             send_mapped
             send_header
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 320                   0          idle -> send_header 
 325                   1          idle -> send_mapped 
 276                   4          send_sample -> idle 
 351                   5          send_mapped -> out_finished
 276                   6          send_mapped -> idle 
 339                   7          send_header -> send_mapped
 276                   8          send_header -> idle 
 276                  10          out_finished -> idle


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   6         4         2    66.66%
        FSM Transitions             12         4         8    33.33%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      96        60        36    62.50%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_dispatcher.vhd --

    140             1                          2     
    143             1                          1     
    145             1                         11     
    147             1                          2     
    152             1                          2     
    160             1                       4854     
    163             1                       4854     
    164             1                       4854     
    165             1                       4854     
    166             1                       4854     
    169             1                          3     
    170             1                          3     
    172             1                          3     
    174             1                          6     
    176             1                       4848     
    177             1                       4848     
    271             1                          6     
    276             1                    ***0***     
    277             1                    ***0***     
    278             1                    ***0***     
    279             1                    ***0***     
    280             1                    ***0***     
    281             1                    ***0***     
    282             1                    ***0***     
    285             1                          4     
    286             1                          4     
    287             1                          4     
    288             1                          4     
    289             1                          4     
    290             1                          4     
    292             1                       1563     
    293             1                       1563     
    294             1                       1563     
    295             1                       1563     
    296             1                       1563     
    297             1                       1563     
    298             1                       1563     
    303             1                       3138     
    306             1                       3138     
    307             1                       3138     
    308             1                       3138     
    309             1                       3138     
    310             1                       3138     
    311             1                       3138     
    319             1                    ***0***     
    320             1                    ***0***     
    324             1                    ***0***     
    325             1                    ***0***     
    330             1                          2     
    331             1                          2     
    337             1                    ***0***     
    339             1                    ***0***     
    342             1                    ***0***     
    344             1                    ***0***     
    349             1                    ***0***     
    351             1                    ***0***     
    354             1                    ***0***     
    356             1                    ***0***     
    361             1                        520     
    363             1                    ***0***     
    366             1                       2582     
    368             1                          4     
    373             1                          2     
    375             1                    ***0***     
    378             1                          8     
    392             1                    ***0***     
    393             1                    ***0***     
    394             1                    ***0***     
    396             1                    ***0***     
    397             1                    ***0***     
    398             1                    ***0***     
    399             1                    ***0***     
    402             1                          3     
    403             1                          3     
    404             1                          3     
    406             1                          3     
    407             1                          3     
    408             1                          3     
    409             1                          3     
    412             1                       1562     
    413             1                       1562     
    414             1                       1562     
    417             1                    ***0***     
    418             1                    ***0***     
    419             1                    ***0***     
    420             1                    ***0***     
    422             1                    ***0***     
    423             1                    ***0***     
    424             1                    ***0***     
    425             1                    ***0***     
    427             1                        520     
    428             1                        520     
    429             1                        520     
    430             1                        520     
    432             1                       1042     
    433             1                       1042     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_top.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        54        37        17    68.51%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_top.vhd --

------------------------------------IF Branch------------------------------------
    284                                        9     Count coming in to IF
    284             1                    ***0***     
    284             2                          9     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    299                                     3823     Count coming in to IF
    299             1                       1904     
                                            1919     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    300                                     1904     Count coming in to IF
    300             1                          2     
    303             1                       1902     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    313                                     1915     Count coming in to IF
    313             1                    ***0***     
    316             1                       1915     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    317                                     1915     Count coming in to IF
    317             1                          1     
    320             1                       1914     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    321                                     1914     Count coming in to IF
    321             1                          7     
    324             1                       1907     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    371                                       27     Count coming in to IF
    371             1                          8     
    382             1                    ***0***     
    395             1                         14     
                                               5     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    372                                        8     Count coming in to IF
    372             1                          8     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    383                                  ***0***     Count coming in to IF
    383             1                    ***0***     
Branch totals: 0 hits of 1 branch = 0.00%

------------------------------------IF Branch------------------------------------
    397                                       14     Count coming in to IF
    397             1                         14     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------CASE Branch------------------------------------
    430                                       32     Count coming in to CASE
    431             1                         18     
    436             1                          6     
    462             1                    ***0***     
    471             1                          4     
    510             1                          4     
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    433                                       18     Count coming in to IF
    433             1                          2     
                                              16     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    440                                        6     Count coming in to IF
    440             1                          6     
    448             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    441                                        6     Count coming in to IF
    441             1                          2     
    444             1                          4     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    455                                        6     Count coming in to IF
    455             1                    ***0***     
                                               6     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    463                                  ***0***     Count coming in to IF
    463             1                    ***0***     
    465             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    474                                        4     Count coming in to IF
    474             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    479                                        4     Count coming in to IF
    479             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    484                                        4     Count coming in to IF
                                               4     All False Count
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    505                                        4     Count coming in to IF
    505             1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    511                                        4     Count coming in to IF
    511             1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    525                                       12     Count coming in to IF
    525             1                    ***0***     
    531             1                         12     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    532                                       12     Count coming in to IF
    532             1                          2     
    538             1                         10     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    603                                     1881     Count coming in to IF
    603             1                    ***0***     
    603             2                       1881     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    613                                     1886     Count coming in to IF
    613             1                    ***0***     
    621             1                       1886     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    615                                  ***0***     Count coming in to IF
    615             1                    ***0***     
    617             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         4         1    80.00%
    FSM Transitions                 11         4         7    36.36%

================================FSM Details================================

FSM Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_top.vhd --

FSM_ID: state_reg
    Current State Object : state_reg
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 431                idle                   0
 436        check_errors                   1
 510             stopped                   4
 462     wait_for_config                   2
 471         compressing                   3
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                   6          
            check_errors                   2          
                 stopped                   2          
             compressing                   2          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 434                   0                   2          idle -> check_errors          
 443                   1                   2          check_errors -> compressing          
 513                   5                   2          stopped -> idle               
 506                   9                   2          compressing -> stopped          
    Uncovered States :
    ------------------
                   State
                   -----
         wait_for_config
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 446                   2          check_errors -> wait_for_config
 453                   3          check_errors -> stopped
 527                   4          check_errors -> idle
 464                   6          wait_for_config -> compressing
 466                   7          wait_for_config -> stopped
 527                   8          wait_for_config -> idle
 527                  10          compressing -> idle 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         4         1    80.00%
        FSM Transitions             11         4         7    36.36%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     122        90        32    73.77%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_top.vhd --

    273             1                          2     
    274             1                          6     
    280             1                         12     
    281             1                          6     
    282             1                          2     
    283             1                          8     
    284             1                          9     
    285             1                          6     
    286             1                          2     
    287             1                          2     
    288             1                          2     
    294             1                       3823     
    297             1                       3823     
    298             1                       3823     
    301             1                          2     
    302             1                          2     
    304             1                       1902     
    305             1                       1902     
    314             1                    ***0***     
    315             1                    ***0***     
    318             1                          1     
    319             1                          1     
    322             1                          7     
    323             1                          7     
    325             1                       1907     
    326             1                       1907     
    336             1                          2     
    347             1                          2     
    358             1                         27     
    363             1                         27     
    364             1                         27     
    365             1                         27     
    366             1                         27     
    367             1                         27     
    368             1                         27     
    369             1                         27     
    373             1                          8     
    377             1                          8     
    378             1                          8     
    379             1                          8     
    380             1                          8     
    381             1                          8     
    385             1                    ***0***     
    390             1                    ***0***     
    391             1                    ***0***     
    393             1                    ***0***     
    394             1                    ***0***     
    398             1                         14     
    403             1                         14     
    404             1                         14     
    405             1                         14     
    406             1                         14     
    407             1                         14     
    415             1                         32     
    423             1                         32     
    424             1                         32     
    425             1                         32     
    426             1                         32     
    427             1                         32     
    428             1                         32     
    429             1                         32     
    434             1                          2     
    438             1                          6     
    439             1                          6     
    443             1                          2     
    446             1                          4     
    450             1                    ***0***     
    451             1                    ***0***     
    452             1                    ***0***     
    453             1                    ***0***     
    457             1                    ***0***     
    458             1                    ***0***     
    459             1                    ***0***     
    460             1                    ***0***     
    464             1                    ***0***     
    466             1                    ***0***     
    467             1                    ***0***     
    468             1                    ***0***     
    469             1                    ***0***     
    473             1                          4     
    476             1                    ***0***     
    478             1                          4     
    481             1                    ***0***     
    501             1                          4     
    502             1                          4     
    503             1                          4     
    506             1                          2     
    507             1                          2     
    508             1                          2     
    513             1                          2     
    526             1                    ***0***     
    527             1                    ***0***     
    528             1                    ***0***     
    529             1                    ***0***     
    530             1                    ***0***     
    533             1                          2     
    534             1                          2     
    535             1                          2     
    536             1                          2     
    537             1                          2     
    539             1                         10     
    540             1                         10     
    541             1                         10     
    542             1                         10     
    543             1                         10     
    552             1                          7     
    553             1                          6     
    554             1                          2     
    555             1                          2     
    556             1                          6     
    557             1                          2     
    558             1                          6     
    603             1                       1881     
    611             1                       1886     
    614             1                    ***0***     
    614             2                    ***0***     
    616             1                    ***0***     
    618             1                    ***0***     
    620             1                    ***0***     
    622             1                       1886     
    827             1                       1907     
    828             1                       3810     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_comp_shyloc_bil.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        52        45         7    86.53%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_comp_shyloc_bil.vhd --

------------------------------------IF Branch------------------------------------
    243                                     3810     Count coming in to IF
    243             1                    ***0***     
    243             2                       3810     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    256                                        2     Count coming in to CASE
    257             1                    ***0***     
    258             1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    261                                        2     Count coming in to CASE
    262             1                    ***0***     
    263             1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    266                                        2     Count coming in to CASE
    267             1                    ***0***     
    268             1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    459                                     7628     Count coming in to IF
    459             1                    ***0***     
    461             1                       7628     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    462                                     7628     Count coming in to IF
    462             1                       1598     
    465             1                         34     
    468             1                          2     
    470             1                       5994     
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    473                                     7628     Count coming in to IF
    473             1                          4     
    475             1                       7624     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    476                                     7624     Count coming in to IF
    476             1                       5717     
    480             1                       1907     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    477                                     5717     Count coming in to IF
    477             1                       1632     
                                            4085     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    487                                    13883     Count coming in to IF
    487             1                          6     
    488             1                        102     
    489             1                        612     
    490             1                         98     
    492             1                    ***0***     
    496             1                    ***0***     
    498             1                       1632     
    498             2                      11433     
Branch totals: 6 hits of 8 branches = 75.00%

------------------------------------IF Branch------------------------------------
    510                                     4626     Count coming in to IF
    510             1                        476     
    510             2                       4150     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    609                                     7676     Count coming in to IF
    609             1                       6751     
    611             1                        925     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    615                                     7676     Count coming in to IF
    615             1                       7414     
                                             262     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    616                                     7414     Count coming in to IF
    616             1                       3823     
                                            3591     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    619                                    57345     Count coming in to IF
    619             1                      32145     
    621             1                      25200     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    627                                     7676     Count coming in to IF
    627             1                       7221     
    630             1                        455     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    636                                     4087     Count coming in to IF
    636             1                       3842     
    636             2                        245     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    683                                    30270     Count coming in to IF
    683             1                      15120     
    683             2                      15150     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    738                                     2954     Count coming in to IF
    738             1                        476     
    738             2                       2478     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    938                                     4597     Count coming in to IF
    938             1                        105     
    938             2                       4492     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    939                                     4597     Count coming in to IF
    939             1                       4492     
    939             2                        105     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1076                                    4631     Count coming in to IF
    1076            1                        238     
    1076            2                       4393     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      68        67         1    98.52%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_comp_shyloc_bil.vhd --

    220             1                        820     
    221             1                       1876     
    222             1                       1875     
    223             1                        274     
    224             1                        274     
    225             1                          2     
    228             1                          1     
    230             1                         20     
    232             1                          2     
    237             1                          2     
    243             1                       3810     
    244             1                          2     
    250             1                          1     
    257             1                          2     
    262             1                          2     
    267             1                          2     
    271             1                          7     
    427             1                       3810     
    460             1                    ***0***     
    464             1                       1598     
    467             1                         34     
    469             1                          2     
    471             1                       5994     
    474             1                          4     
    478             1                       1632     
    481             1                       1907     
    499             1                      13883     
    510             1                       4626     
    528             1                        820     
    529             1                       1876     
    530             1                       1878     
    531             1                        274     
    532             1                       1906     
    539             1                          2     
    540             1                       1652     
    541             1                       1646     
    543             1                       1894     
    581             1                        817     
    582             1                       1875     
    583             1                       1875     
    584             1                        273     
    585             1                       1905     
    591             1                       1667     
    593             1                       1893     
    602             1                       7676     
    606             1                       7676     
    607             1                       7676     
    610             1                       6751     
    612             1                        925     
    617             1                       3823     
    617             2                      57345     
    620             1                      32145     
    622             1                      25200     
    624             1                      57345     
    629             1                       7221     
    631             1                        455     
    636             1                       4087     
    683             1                      30270     
    707             1                          4     
    708             1                       1657     
    709             1                       1651     
    712             1                      29458     
    738             1                       2954     
    748             1                       3810     
    928             1                       3810     
    938             1                       4597     
    939             1                       4597     
    1076            1                       4631     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_fsm_shyloc_bil.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        43        38         5    88.37%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_fsm_shyloc_bil.vhd --

------------------------------------IF Branch------------------------------------
    164                                     9531     Count coming in to IF
    164             1                    ***0***     
    182             1                       9531     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    183                                     9531     Count coming in to IF
    183             1                          4     
    201             1                       9527     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    236                                    11445     Count coming in to CASE
    237             1                         15     
    241             1                       9522     
    253             1                       1904     
    268             1                          2     
    272             1                          2     
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    238                                       15     Count coming in to IF
    238             1                          2     
                                              13     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    242                                     9522     Count coming in to IF
    242             1                       5712     
                                            3810     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    247                                     9522     Count coming in to IF
    247             1                          2     
                                            9520     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    254                                     1904     Count coming in to IF
    254             1                    ***0***     
    259             1                       1904     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    262                                     1904     Count coming in to IF
    262             1                    ***0***     
                                            1904     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    287                                      830     Count coming in to IF
    287             1                        827     
    293             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    288                                      827     Count coming in to IF
    288             1                          4     
    290             1                        823     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    318                                     7613     Count coming in to CASE
    319             1                       3823     
    323             1                       3790     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    320                                     3823     Count coming in to IF
    320             1                       1904     
                                            1919     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    324                                     3790     Count coming in to IF
    324             1                       3790     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    329                                     3790     Count coming in to IF
    329             1                       3318     
    331             1                        472     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    339                                     3790     Count coming in to IF
    339             1                         64     
    341             1                          4     
    343             1                         64     
    345             1                       3658     
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    374                                     3813     Count coming in to IF
    374             1                       1904     
                                            1909     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    395                                     5722     Count coming in to IF
    395             1                    ***0***     
    399             1                       5722     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    400                                     5722     Count coming in to IF
    400             1                          4     
    404             1                       5718     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    405                                     5718     Count coming in to IF
    405             1                       1904     
                                            3814     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       7         7         0   100.00%
    FSM Transitions                 12         8         4    66.66%

================================FSM Details================================

FSM Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_fsm_shyloc_bil.vhd --

FSM_ID: state_reg
    Current State Object : state_reg
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 237                idle                   0
 241                  s0                   1
 268      finished_clear                   4
 253                  s1                   2
 272            finished                   3
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                  11          
                      s0                7612          
          finished_clear                   2          
                      s1                1904          
                finished                   2          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 239                   0                   2          idle -> s0                    
 245                   1                1904          s0 -> s1                      
 251                   2                   2          s0 -> finished_clear          
 271                   4                   2          finished_clear -> finished          
 260                   6                1904          s1 -> s0                      
 274                   9                   2          finished -> idle              
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 165                   3          s0 -> idle          
 165                   5          finished_clear -> idle
 266                   7          s1 -> finished_clear
 165                   8          s1 -> idle          


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions             10         6         4    60.00%
FSM_ID: state_reg2
    Current State Object : state_reg2
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 319                idle                   0
 323                  s1                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                7627          
                      s1                1904          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 321                   0                1904          idle -> s1                    
 325                   1                1904          s1 -> idle                    


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   2         2         0   100.00%
        FSM Transitions              2         2         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     145       118        27    81.37%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_fsm_shyloc_bil.vhd --

    146             1                       3810     
    147             1                       1878     
    148             1                        820     
    149             1                       1878     
    150             1                       1878     
    151             1                       3810     
    152             1                       3810     
    153             1                       3810     
    154             1                          2     
    156             1                          1     
    157             1                          1     
    165             1                    ***0***     
    166             1                    ***0***     
    167             1                    ***0***     
    168             1                    ***0***     
    169             1                    ***0***     
    170             1                    ***0***     
    171             1                    ***0***     
    172             1                    ***0***     
    173             1                    ***0***     
    174             1                    ***0***     
    175             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    178             1                    ***0***     
    179             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    184             1                          4     
    185             1                          4     
    186             1                          4     
    187             1                          4     
    188             1                          4     
    189             1                          4     
    190             1                          4     
    191             1                          4     
    192             1                          4     
    193             1                          4     
    194             1                          4     
    195             1                          4     
    196             1                          4     
    197             1                          4     
    198             1                          4     
    199             1                          4     
    200             1                          4     
    202             1                       9527     
    203             1                       9527     
    204             1                       9527     
    205             1                       9527     
    206             1                       9527     
    207             1                       9527     
    208             1                       9527     
    209             1                       9527     
    210             1                       9527     
    211             1                       9527     
    212             1                       9527     
    213             1                       9527     
    214             1                       9527     
    215             1                       9527     
    216             1                       9527     
    217             1                       9527     
    218             1                       9527     
    228             1                      11445     
    230             1                      11445     
    231             1                      11445     
    232             1                      11445     
    233             1                      11445     
    234             1                      11445     
    235             1                      11445     
    239             1                          2     
    243             1                       5712     
    244             1                       5712     
    245             1                       5712     
    248             1                          2     
    249             1                          2     
    250             1                          2     
    251             1                          2     
    256             1                    ***0***     
    257             1                    ***0***     
    258             1                    ***0***     
    260             1                       1904     
    263             1                    ***0***     
    264             1                    ***0***     
    265             1                    ***0***     
    266             1                    ***0***     
    269             1                          2     
    270             1                          2     
    271             1                          2     
    273             1                          2     
    274             1                          2     
    285             1                        830     
    289             1                          4     
    291             1                        823     
    294             1                          3     
    302             1                       7613     
    307             1                       7613     
    308             1                       7613     
    309             1                       7613     
    310             1                       7613     
    311             1                       7613     
    312             1                       7613     
    313             1                       7613     
    314             1                       7613     
    315             1                       7613     
    316             1                       7613     
    317             1                       7613     
    321             1                       1904     
    325             1                       3790     
    328             1                       3790     
    330             1                       3318     
    332             1                        472     
    335             1                       3790     
    337             1                       3790     
    340             1                         64     
    342             1                          4     
    344             1                         64     
    346             1                       3658     
    349             1                       3790     
    350             1                       3790     
    351             1                       3790     
    362             1                       3813     
    366             1                       3813     
    367             1                       3813     
    368             1                       3813     
    369             1                       3813     
    370             1                       3813     
    371             1                       3813     
    372             1                       3813     
    373             1                       3813     
    376             1                       1904     
    378             1                       1904     
    379             1                       1904     
    380             1                       1904     
    383             1                       1904     
    384             1                       1904     
    385             1                       1904     
    396             1                    ***0***     
    397             1                    ***0***     
    398             1                    ***0***     
    401             1                          4     
    402             1                          4     
    403             1                          4     
    406             1                       1904     
    408             1                       5718     
    409             1                       5718     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/clip.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/clip.vhd --

------------------------------------IF Branch------------------------------------
    89                                     20462     Count coming in to IF
    89              1                       2000     
    90              1                       1804     
    90              2                      16658     
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/clip.vhd --

    85              1                        132     
    86              1                        135     
    87              1                      20237     
    91              1                      20462     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/count_updatev2.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        32        31         1    96.87%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/count_updatev2.vhd --

------------------------------------IF Branch------------------------------------
    440                                     5827     Count coming in to IF
    440             1                       2210     
    440             2                       3617     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    445                                     2149     Count coming in to IF
    445             1                        240     
    445             2                       1909     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    446                                     2149     Count coming in to IF
    446             1                        240     
    446             2                       1909     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    454                                     4060     Count coming in to IF
    454             1                    ***0***     
    463             1                       4060     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    464                                     4060     Count coming in to IF
    464             1                          4     
    472             1                       4056     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    478                                     4056     Count coming in to IF
    478             1                        240     
                                            3816     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    481                                     4056     Count coming in to IF
    481             1                        240     
                                            3816     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    484                                     4056     Count coming in to IF
    484             1                       1904     
                                            2152     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    485                                     1904     Count coming in to IF
    485             1                         14     
                                            1890     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    489                                     1904     Count coming in to IF
    489             1                        240     
                                            1664     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    493                                     1904     Count coming in to IF
    493             1                         34     
    497             1                       1870     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    511                                     4634     Count coming in to IF
    511             1                          2     
    512             1                        238     
    512             2                       4394     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    514                                     4629     Count coming in to IF
    514             1                        238     
    514             2                       4391     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    536                                     4058     Count coming in to IF
    536             1                       4058     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    551                                     4058     Count coming in to IF
    551             1                        476     
    553             1                       3582     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    560                                     4058     Count coming in to IF
    560             1                        446     
    563             1                       3612     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      52        45         7    86.53%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/count_updatev2.vhd --

    433             1                       1908     
    434             1                       1908     
    435             1                          2     
    440             1                       5827     
    445             1                       2149     
    446             1                       2149     
    456             1                    ***0***     
    457             1                    ***0***     
    458             1                    ***0***     
    459             1                    ***0***     
    460             1                    ***0***     
    461             1                    ***0***     
    462             1                    ***0***     
    465             1                          4     
    466             1                          4     
    467             1                          4     
    468             1                          4     
    469             1                          4     
    470             1                          4     
    471             1                          4     
    473             1                       4056     
    474             1                       4056     
    475             1                       4056     
    476             1                       4056     
    479             1                        240     
    482             1                        240     
    486             1                         14     
    491             1                        240     
    494             1                         34     
    495             1                         34     
    496             1                         34     
    498             1                       1870     
    499             1                       1870     
    500             1                       1870     
    512             1                       4634     
    514             1                       4629     
    520             1                       4058     
    534             1                       4058     
    537             1                       4058     
    544             1                       4058     
    546             1                       4058     
    547             1                       4058     
    548             1                       4058     
    549             1                       4058     
    552             1                        476     
    554             1                       3582     
    556             1                       4058     
    558             1                       4058     
    561             1                        446     
    562             1                        446     
    564             1                       3612     
    565             1                       3612     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/create_cdwv2.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        15         1    93.75%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/create_cdwv2.vhd --

------------------------------------IF Branch------------------------------------
    101                                     3820     Count coming in to IF
    101             1                    ***0***     
    108             1                       3820     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    109                                     3820     Count coming in to IF
    109             1                          4     
    116             1                       3816     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    121                                     3816     Count coming in to IF
    121             1                       1904     
                                            1912     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    164                                    80220     Count coming in to IF
    164             1                        196     
                                           80024     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    170                                    78426     Count coming in to IF
    170             1                       1146     
    173             1                      77280     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    180                                     5730     Count coming in to IF
    180             1                         14     
                                            5716     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    190                                     5730     Count coming in to IF
    190             1                        117     
    194             1                       5613     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    195                                     5613     Count coming in to IF
    195             1                       5460     
    199             1                        153     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      55        49         6    89.09%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/create_cdwv2.vhd --

    102             1                    ***0***     
    103             1                    ***0***     
    104             1                    ***0***     
    105             1                    ***0***     
    106             1                    ***0***     
    107             1                    ***0***     
    110             1                          4     
    111             1                          4     
    112             1                          4     
    113             1                          4     
    114             1                          4     
    115             1                          4     
    118             1                       3816     
    119             1                       3816     
    123             1                       1904     
    124             1                       1904     
    125             1                       1904     
    126             1                       1904     
    133             1                       1908     
    138             1                       1908     
    139             1                       1908     
    140             1                       1908     
    141             1                       1908     
    144             1                       5730     
    155             1                       5730     
    156             1                       5730     
    158             1                       5730     
    159             1                       5730     
    161             1                       5730     
    161             2                      80220     
    162             1                      80220     
    163             1                      80220     
    165             1                        196     
    167             1                      80220     
    169             1                       5730     
    169             2                      77280     
    171             1                       1146     
    172             1                       1146     
    174             1                      77280     
    176             1                      77280     
    178             1                       5730     
    181             1                         14     
    184             1                       5730     
    185             1                       5730     
    188             1                       5730     
    189             1                       5730     
    191             1                        117     
    192             1                        117     
    193             1                        117     
    196             1                       5460     
    197             1                       5460     
    198             1                       5460     
    200             1                        153     
    201             1                        153     
    202             1                        153     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ff.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14        11         3    78.57%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ff.vhd --

------------------------------------IF Branch------------------------------------
    142                                    50525     Count coming in to IF
    142             1                    ***0***     
    144             1                      50525     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    145                                    50525     Count coming in to IF
    145             1                         64     
    147             1                      50461     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    210                                    96878     Count coming in to IF
    210             1                    ***0***     
    213             1                      96878     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    214                                    96878     Count coming in to IF
    214             1                         83     
    216             1                      96795     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    405                                    72526     Count coming in to IF
    405             1                    ***0***     
    407             1                      72526     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    408                                    72526     Count coming in to IF
    408             1                         76     
    410             1                      72450     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    411                                    72450     Count coming in to IF
    411             1                      36176     
                                           36274     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        11         3    78.57%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ff.vhd --

    143             1                    ***0***     
    146             1                         64     
    148             1                      50461     
    206             1                      24858     
    212             1                    ***0***     
    215             1                         83     
    217             1                      96795     
    219             1                      96795     
    219             2                     377185     
    220             1                     377185     
    221             1                     377185     
    406             1                    ***0***     
    409             1                         76     
    412             1                      36176     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/fifo_ctr_funcs.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20        20         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/fifo_ctr_funcs.vhd --

------------------------------------CASE Branch------------------------------------
    82                                      7613     Count coming in to CASE
    83              1                        141     
    83              2                          8     
    89              1                        680     
    95              1                        136     
    101             1                        816     
    101             2                        136     
    107             1                       4064     
    107             2                        816     
    107             3                        678     
    113             1                        134     
Branch totals: 10 hits of 10 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    136                                     3813     Count coming in to CASE
    137             1                         67     
    137             2                          4     
    141             1                        340     
    145             1                         68     
    145             2                        408     
    149             1                        408     
    149             2                       2040     
    149             3                         68     
    149             4                        340     
    153             1                         68     
Branch totals: 10 hits of 10 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        47         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/fifo_ctr_funcs.vhd --

    84              1                        149     
    85              1                        149     
    86              1                        149     
    87              1                        149     
    88              1                        149     
    90              1                        680     
    91              1                        680     
    92              1                        680     
    93              1                        680     
    94              1                        680     
    96              1                        136     
    97              1                        136     
    98              1                        136     
    99              1                        136     
    100             1                        136     
    102             1                        952     
    103             1                        952     
    104             1                        952     
    105             1                        952     
    106             1                        952     
    108             1                       5558     
    109             1                       5558     
    110             1                       5558     
    111             1                       5558     
    112             1                       5558     
    114             1                        134     
    115             1                        134     
    116             1                        134     
    117             1                        134     
    118             1                        134     
    126             1                       7613     
    138             1                         71     
    139             1                         71     
    140             1                         71     
    142             1                        340     
    143             1                        340     
    144             1                        340     
    146             1                        476     
    147             1                        476     
    148             1                        476     
    150             1                       2856     
    151             1                       2856     
    152             1                       2856     
    154             1                         68     
    155             1                         68     
    156             1                         68     
    162             1                       3813     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/finished_gen.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/finished_gen.vhd --

------------------------------------IF Branch------------------------------------
    102                                     3826     Count coming in to IF
    102             1                    ***0***     
    104             1                       3826     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    105                                     3826     Count coming in to IF
    105             1                          4     
    107             1                       3822     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    108                                     3822     Count coming in to IF
    108             1                       1904     
                                            1918     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                     1904     Count coming in to IF
    109             1                          2     
                                            1902     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         7         1    87.50%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/finished_gen.vhd --

    95              1                          6     
    103             1                    ***0***     
    106             1                          4     
    110             1                          2     
    113             1                       3822     
    113             2                       7644     
    114             1                       7644     
    115             1                       7644     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/header123_gen.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        38        27        11    71.05%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/header123_gen.vhd --

------------------------------------IF Branch------------------------------------
    159                                        6     Count coming in to IF
    159             1                    ***0***     
    161             1                    ***0***     
    161             2                          6     
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    170                                        6     Count coming in to IF
    170             1                    ***0***     
    172             1                          6     
    172             2                    ***0***     
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    193                                       16     Count coming in to IF
    193             1                          4     
                                              12     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    214                                        4     Count coming in to IF
    216             1                          4     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    225                                        4     Count coming in to IF
    225             1                    ***0***     
    227             1                          4     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    290                                        4     Count coming in to IF
    290             1                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    295                                        4     Count coming in to IF
    295             1                          4     
    297             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    351                                    61013     Count coming in to IF
    351             1                    ***0***     
    359             1                      61013     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    360                                    61013     Count coming in to IF
    360             1                         17     
    368             1                      60996     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    372                                    60996     Count coming in to IF
    372             1                          2     
    408             1                          6     
                                           60988     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    374                                        2     Count coming in to IF
    374             1                          2     
    382             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    411                                        6     Count coming in to IF
    411             1                          4     
    438             1                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    414                                       32     Count coming in to IF
    414             1                          4     
                                              28     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    417                                       32     Count coming in to IF
    417             1                    ***0***     
                                              32     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    442                                        8     Count coming in to IF
    442             1                          2     
                                               6     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    445                                        8     Count coming in to IF
    445             1                          2     
                                               6     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    450                                        6     Count coming in to IF
    450             1                          2     
                                               4     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    451                                        2     Count coming in to IF
    451             1                          2     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     107        96        11    89.71%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/header123_gen.vhd --

    161             1                          6     
    166             1                          6     
    167             1                          6     
    168             1                          6     
    169             1                          6     
    174             1                          6     
    175             1                          6     
    176             1                          6     
    177             1                          6     
    178             1                          6     
    183             1                         16     
    192             1                         16     
    195             1                          4     
    196             1                          4     
    199             1                          4     
    201             1                          4     
    202             1                          4     
    204             1                          4     
    205             1                          4     
    207             1                          4     
    208             1                          4     
    210             1                          4     
    211             1                          4     
    212             1                          4     
    217             1                          4     
    220             1                          4     
    221             1                          4     
    223             1                          4     
    224             1                          4     
    226             1                    ***0***     
    228             1                          4     
    230             1                          4     
    232             1                          4     
    235             1                          4     
    236             1                          4     
    237             1                          4     
    238             1                          4     
    240             1                          4     
    241             1                          4     
    242             1                          4     
    244             1                          4     
    247             1                          4     
    249             1                          4     
    250             1                          4     
    252             1                          4     
    255             1                          4     
    256             1                          4     
    291             1                          4     
    292             1                          4     
    294             1                          4     
    296             1                          4     
    298             1                    ***0***     
    300             1                          4     
    352             1                    ***0***     
    353             1                    ***0***     
    354             1                    ***0***     
    355             1                    ***0***     
    356             1                    ***0***     
    357             1                    ***0***     
    358             1                    ***0***     
    361             1                         17     
    362             1                         17     
    363             1                         17     
    364             1                         17     
    365             1                         17     
    366             1                         17     
    367             1                         17     
    369             1                      60996     
    370             1                      60996     
    371             1                      60996     
    380             1                          2     
    383             1                    ***0***     
    392             1                          2     
    393             1                          2     
    394             1                          2     
    401             1                          2     
    409             1                          6     
    410             1                          6     
    412             1                          4     
    413             1                          4     
    413             2                         32     
    415             1                          4     
    418             1                    ***0***     
    420             1                         32     
    430             1                         32     
    431             1                         32     
    432             1                         32     
    433             1                          4     
    434             1                          4     
    435             1                          4     
    436             1                          4     
    437             1                          4     
    440             1                          2     
    441             1                          2     
    441             2                          6     
    443             1                          2     
    446             1                          2     
    448             1                          6     
    452             1                          2     
    454             1                          2     
    457             1                          6     
    458             1                          6     
    459             1                          6     
    460             1                          2     
    461             1                          2     
    462             1                          2     
    463             1                          2     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ld_2d_fifo.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ld_2d_fifo.vhd --

    111             1                       7622     
    112             1                          4     
    113             1                          4     
    114             1                       7620     
    115             1                          4     
    117             1                          2     
    143             1                         64     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ld_2d_fifo_bil.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ld_2d_fifo_bil.vhd --

------------------------------------IF Branch------------------------------------
    137                                     3609     Count coming in to IF
    137             1                    ***0***     
    139             1                       3609     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    140                                     3609     Count coming in to IF
    140             1                          3     
    142             1                       3606     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    143                                     3606     Count coming in to IF
    143             1                       3378     
    145             1                        228     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        12         1    92.30%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ld_2d_fifo_bil.vhd --

    124             1                          6     
    125             1                         35     
    126             1                          2     
    127             1                          2     
    128             1                         66     
    129             1                          2     
    130             1                          1     
    138             1                    ***0***     
    141             1                          3     
    144             1                       3378     
    146             1                        228     
    152             1                       1793     
    208             1                         44     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localdiffv3.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14        11         3    78.57%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localdiffv3.vhd --

------------------------------------IF Branch------------------------------------
    130                                     3818     Count coming in to IF
    130             1                    ***0***     
    138             1                       3818     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                     3818     Count coming in to IF
    139             1                          4     
    147             1                       3814     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    148                                     3814     Count coming in to IF
    148             1                       1904     
                                            1910     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    149                                     1904     Count coming in to IF
    149             1                    ***0***     
    155             1                       1904     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    164                                     1904     Count coming in to IF
    164             1                       1904     
    194             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    165                                     1904     Count coming in to IF
    165             1                       1428     
    171             1                        238     
    177             1                        204     
    182             1                         34     
Branch totals: 4 hits of 4 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      51        37        14    72.54%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localdiffv3.vhd --

    118             1                       1878     
    119             1                        784     
    131             1                    ***0***     
    132             1                    ***0***     
    133             1                    ***0***     
    134             1                    ***0***     
    135             1                    ***0***     
    136             1                    ***0***     
    137             1                    ***0***     
    140             1                          4     
    141             1                          4     
    142             1                          4     
    143             1                          4     
    144             1                          4     
    145             1                          4     
    146             1                          4     
    150             1                    ***0***     
    151             1                    ***0***     
    152             1                    ***0***     
    153             1                    ***0***     
    154             1                    ***0***     
    156             1                       1904     
    157             1                       1904     
    158             1                       1904     
    159             1                       1904     
    160             1                       1904     
    166             1                       1428     
    167             1                       1428     
    168             1                       1428     
    169             1                       1428     
    172             1                        238     
    173             1                        238     
    174             1                        238     
    175             1                        238     
    178             1                        204     
    179             1                        204     
    180             1                        204     
    181             1                        204     
    183             1                         34     
    184             1                         34     
    185             1                         34     
    186             1                         34     
    189             1                       1904     
    190             1                       1904     
    191             1                       1904     
    192             1                       1904     
    195             1                    ***0***     
    196             1                    ***0***     
    198             1                       1904     
    199             1                       1904     
    200             1                       1904     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localsumv2.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        10         8    55.55%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localsumv2.vhd --

------------------------------------IF Branch------------------------------------
    109                                     3822     Count coming in to IF
    109             1                    ***0***     
    115             1                       3822     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    116                                     3822     Count coming in to IF
    116             1                          4     
    122             1                       3818     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    123                                     3818     Count coming in to IF
    123             1                       1904     
                                            1914     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    125                                     1904     Count coming in to IF
    125             1                    ***0***     
    131             1                       1904     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    138                                     1904     Count coming in to IF
    138             1                    ***0***     
    151             1                       1904     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                  ***0***     Count coming in to IF
    139             1                    ***0***     
    141             1                    ***0***     
    143             1                    ***0***     
    145             1                    ***0***     
    147             1                    ***0***     
Branch totals: 0 hits of 5 branches = 0.00%

------------------------------------IF Branch------------------------------------
    152                                     1904     Count coming in to IF
    152             1                        204     
    154             1                       1666     
    156             1                         34     
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      31        17        14    54.83%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localsumv2.vhd --

    104             1                        784     
    110             1                    ***0***     
    111             1                    ***0***     
    112             1                    ***0***     
    113             1                    ***0***     
    114             1                    ***0***     
    117             1                          4     
    118             1                          4     
    119             1                          4     
    120             1                          4     
    121             1                          4     
    126             1                    ***0***     
    127             1                    ***0***     
    128             1                    ***0***     
    129             1                    ***0***     
    132             1                       1904     
    133             1                       1904     
    134             1                       1904     
    135             1                       1904     
    140             1                    ***0***     
    142             1                    ***0***     
    144             1                    ***0***     
    146             1                    ***0***     
    148             1                    ***0***     
    153             1                        204     
    155             1                       1666     
    157             1                         34     
    161             1                       1904     
    162             1                       1904     
    163             1                       1904     
    164             1                       1904     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/map2stagesv2.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        15         1    93.75%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/map2stagesv2.vhd --

------------------------------------IF Branch------------------------------------
    109                                     5722     Count coming in to IF
    109             1                    ***0***     
    116             1                       5722     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    117                                     5722     Count coming in to IF
    117             1                          4     
    124             1                       5718     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    125                                     5718     Count coming in to IF
    125             1                       1904     
    130             1                       3814     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    158                                     3816     Count coming in to IF
    158             1                       1924     
    160             1                       1892     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    169                                     3816     Count coming in to IF
    169             1                        264     
    171             1                       3552     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    172                                     3552     Count coming in to IF
    172             1                       1867     
    178             1                       1685     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    173                                     1867     Count coming in to IF
    173             1                        979     
    175             1                        888     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    179                                     1685     Count coming in to IF
    179             1                        740     
    181             1                        945     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      36        30         6    83.33%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/map2stagesv2.vhd --

    102             1                       1907     
    110             1                    ***0***     
    111             1                    ***0***     
    112             1                    ***0***     
    113             1                    ***0***     
    114             1                    ***0***     
    115             1                    ***0***     
    118             1                          4     
    119             1                          4     
    120             1                          4     
    121             1                          4     
    122             1                          4     
    123             1                          4     
    126             1                       1904     
    127             1                       1904     
    128             1                       1904     
    129             1                       1904     
    131             1                       3814     
    133             1                       5718     
    134             1                       5718     
    142             1                       3816     
    152             1                       3816     
    153             1                       3816     
    155             1                       3816     
    156             1                       3816     
    159             1                       1924     
    161             1                       1892     
    164             1                       3816     
    166             1                       3816     
    167             1                       3816     
    170             1                        264     
    174             1                        979     
    176             1                        888     
    180             1                        740     
    182             1                        945     
    187             1                       3816     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/mult.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/mult.vhd --

------------------------------------IF Branch------------------------------------
    102                                    71277     Count coming in to IF
    102             1                    ***0***     
    104             1                      71277     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    105                                    71277     Count coming in to IF
    105             1                         72     
    107             1                      34272     
                                           36933     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         8         1    88.88%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/mult.vhd --

    95              1                      18488     
    103             1                    ***0***     
    106             1                         72     
    108             1                      34272     
    116             1                      50744     
    123             1                      50744     
    124             1                      50744     
    125             1                      50744     
    126             1                      50744     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/mult_acc_shyloc.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/mult_acc_shyloc.vhd --

    137             1                         14     
    144             1                       8754     
    145             1                       9762     
    154             1                       3810     
    155             1                       3810     
    168             1                      15240     
    172             1                       3810     
    193             1                       1891     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/n_adders.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/n_adders.vhd --

    89              1                       9458     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/n_adders_top.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/n_adders_top.vhd --

    101             1                       1875     
    102             1                       1891     
    119             1                      13323     
    123             1                       9035     
    129             1                       1891     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/opcode_update.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        26         1    96.29%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/opcode_update.vhd --

------------------------------------IF Branch------------------------------------
    324                                     7638     Count coming in to IF
    324             1                    ***0***     
    332             1                       7638     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    333                                     7638     Count coming in to IF
    333             1                          8     
    341             1                       7630     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    342                                     7630     Count coming in to IF
    342             1                       3808     
                                            3822     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    344                                     3808     Count coming in to IF
    344             1                        544     
    358             1                       3264     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    347                                      544     Count coming in to IF
    347             1                         32     
    355             1                        512     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    351                                       32     Count coming in to IF
    351             1                          4     
                                              28     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    364                                     3808     Count coming in to IF
    364             1                       3332     
    387             1                        408     
    393             1                          4     
    395             1                         64     
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    365                                     3332     Count coming in to IF
    365             1                        476     
    372             1                        476     
    379             1                       2380     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    366                                      476     Count coming in to IF
    366             1                         68     
    369             1                        408     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    373                                      476     Count coming in to IF
    373             1                         68     
    376             1                        408     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    380                                     2380     Count coming in to IF
    380             1                        340     
    383             1                       2040     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    388                                      408     Count coming in to IF
    388             1                         68     
    390             1                        340     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      36        29         7    80.55%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/opcode_update.vhd --

    325             1                    ***0***     
    326             1                    ***0***     
    327             1                    ***0***     
    328             1                    ***0***     
    329             1                    ***0***     
    330             1                    ***0***     
    331             1                    ***0***     
    334             1                          8     
    335             1                          8     
    336             1                          8     
    337             1                          8     
    338             1                          8     
    339             1                          8     
    340             1                          8     
    345             1                        544     
    346             1                        544     
    348             1                         32     
    349             1                         32     
    350             1                         32     
    352             1                          4     
    353             1                          4     
    356             1                        512     
    359             1                       3264     
    360             1                       3264     
    368             1                         68     
    370             1                        408     
    375             1                         68     
    377             1                        408     
    382             1                        340     
    384             1                       2040     
    389             1                         68     
    391             1                        340     
    394             1                          4     
    396             1                         64     
    398             1                       3808     
    399             1                       3808     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/packing_top_123.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/packing_top_123.vhd --

------------------------------------IF Branch------------------------------------
    113                                     1922     Count coming in to IF
    113             1                          8     
    117             1                       1914     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/packing_top_123.vhd --

    111             1                       1922     
    114             1                          8     
    116             1                          8     
    118             1                       1914     
    120             1                       1914     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/predictor2stagesv2.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        25         2    92.59%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/predictor2stagesv2.vhd --

------------------------------------IF Branch------------------------------------
    143                                        7     Count coming in to IF
    143             1                    ***0***     
    143             2                          7     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    144                                        8     Count coming in to IF
    144             1                          5     
    144             2                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    145                                        9     Count coming in to IF
    145             1                          5     
    145             2                          4     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    168                                     5725     Count coming in to IF
    168             1                    ***0***     
    182             1                       5725     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    183                                     5725     Count coming in to IF
    183             1                          4     
    197             1                       5721     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    203                                     5721     Count coming in to IF
    203             1                       1904     
    211             1                       3817     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    208                                     1904     Count coming in to IF
    208             1                         34     
                                            1870     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    218                                     5721     Count coming in to IF
    218             1                       5610     
    220             1                         11     
    222             1                        100     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    251                                     7654     Count coming in to IF
    253             1                       7654     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    257                                     7654     Count coming in to IF
    257             1                       7640     
                                              14     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    260                                   488960     Count coming in to IF
    260             1                     244480     
    262             1                     244480     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    268                                     7654     Count coming in to IF
    268             1                       5694     
    270             1                       1960     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    278                                     7654     Count coming in to IF
    278             1                       7466     
    280             1                         16     
    283             1                        172     
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      75        62        13    82.66%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/predictor2stagesv2.vhd --

    132             1                          1     
    133             1                          1     
    134             1                          1     
    136             1                          3     
    137             1                          2     
    140             1                          6     
    141             1                          6     
    143             1                          7     
    144             1                          8     
    145             1                          9     
    160             1                          8     
    161             1                          5     
    169             1                    ***0***     
    170             1                    ***0***     
    171             1                    ***0***     
    172             1                    ***0***     
    173             1                    ***0***     
    174             1                    ***0***     
    175             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    178             1                    ***0***     
    179             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    184             1                          4     
    185             1                          4     
    186             1                          4     
    187             1                          4     
    188             1                          4     
    189             1                          4     
    190             1                          4     
    191             1                          4     
    192             1                          4     
    193             1                          4     
    194             1                          4     
    195             1                          4     
    196             1                          4     
    198             1                       5721     
    199             1                       5721     
    200             1                       5721     
    201             1                       5721     
    202             1                       5721     
    204             1                       1904     
    205             1                       1904     
    206             1                       1904     
    207             1                       1904     
    209             1                         34     
    212             1                       3817     
    215             1                       5721     
    216             1                       5721     
    219             1                       5610     
    221             1                         11     
    223             1                        100     
    233             1                       7654     
    244             1                       7654     
    246             1                       7654     
    247             1                       7654     
    249             1                       7654     
    254             1                       7654     
    258             1                       7640     
    259             1                       7640     
    259             2                     488960     
    261             1                     244480     
    263             1                     244480     
    265             1                     488960     
    269             1                       5694     
    271             1                       1960     
    274             1                       7654     
    275             1                       7654     
    279             1                       7466     
    281             1                         16     
    282             1                         16     
    284             1                        172     
    285             1                        172     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/predictor_shyloc.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/predictor_shyloc.vhd --

    747             1                          8     
    749             1                          6     
    751             1                          6     
    753             1                          6     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/record_2d_fifo.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/record_2d_fifo.vhd --

    115             1                          2     
    116             1                       3811     
    117             1                          2     
    118             1                          2     
    119             1                       3810     
    124             1                          1     
    126             1                         18     
    128             1                          2     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ro_update_mathv3_diff.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18         9         9    50.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ro_update_mathv3_diff.vhd --

------------------------------------IF Branch------------------------------------
    99                                      3821     Count coming in to IF
    99              1                    ***0***     
    101             1                       3821     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    102                                     3821     Count coming in to IF
    102             1                          4     
    104             1                       3817     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                     3817     Count coming in to IF
    105             1                       1904     
                                            1913     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    109                                     1904     Count coming in to CASE
    110             1                       1904     
    112             1                    ***0***     
    114             1                    ***0***     
    116             1                    ***0***     
    118             1                    ***0***     
    120             1                    ***0***     
    122             1                    ***0***     
    124             1                    ***0***     
Branch totals: 1 hit of 8 branches = 12.50%

------------------------------------IF Branch------------------------------------
    130                                     1904     Count coming in to IF
    130             1                       1122     
    132             1                        782     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    136                                     1904     Count coming in to IF
    136             1                       1904     
    139             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19         9        10    47.36%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ro_update_mathv3_diff.vhd --

    100             1                    ***0***     
    103             1                          4     
    106             1                       1904     
    108             1                       1904     
    111             1                       1904     
    113             1                    ***0***     
    115             1                    ***0***     
    117             1                    ***0***     
    119             1                    ***0***     
    121             1                    ***0***     
    123             1                    ***0***     
    125             1                    ***0***     
    129             1                       1904     
    131             1                       1122     
    133             1                        782     
    137             1                       1904     
    138             1                       1904     
    140             1                    ***0***     
    141             1                    ***0***     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_comp.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_comp.vhd --

------------------------------------IF Branch------------------------------------
    174                                     3816     Count coming in to IF
    174             1                       3813     
    174             2                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    175                                        7     Count coming in to IF
    175             1                          5     
    175             2                          2     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_comp.vhd --

    165             1                          6     
    166             1                        820     
    167             1                       1906     
    168             1                        274     
    174             1                       3816     
    175             1                          7     
    180             1                          3     
    188             1                          2     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_fsm.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        37        32         5    86.48%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_fsm.vhd --

------------------------------------IF Branch------------------------------------
    177                                       11     Count coming in to IF
    177             1                    ***0***     
    179             1                         11     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    180                                       11     Count coming in to IF
    180             1                          4     
    182             1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    193                                     5727     Count coming in to IF
    193             1                    ***0***     
    200             1                       5727     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    201                                     5727     Count coming in to IF
    201             1                          4     
    208             1                       5723     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    230                                    11445     Count coming in to CASE
    231             1                         15     
    235             1                       9522     
    248             1                       1904     
    272             1                          4     
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    232                                       15     Count coming in to IF
    232             1                          2     
                                              13     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    236                                     9522     Count coming in to IF
    236             1                       5712     
                                            3810     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    241                                     9522     Count coming in to IF
    241             1                          2     
                                            9520     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    249                                     1904     Count coming in to IF
    249             1                    ***0***     
    254             1                    ***0***     
    261             1                       1904     
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    273                                        4     Count coming in to IF
    273             1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    288                                     1100     Count coming in to IF
    288             1                          2     
    290             1                       1098     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    300                                     7635     Count coming in to IF
    300             1                    ***0***     
    311             1                       7635     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    312                                     7635     Count coming in to IF
    312             1                          4     
    323             1                       7631     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    329                                     7631     Count coming in to IF
    329             1                       1904     
                                            5727     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    330                                     1904     Count coming in to IF
    330             1                          2     
                                            1902     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    337                                     7631     Count coming in to IF
    337             1                          4     
                                            7627     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    342                                     7631     Count coming in to IF
    342             1                          2     
                                            7629     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       4         4         0   100.00%
    FSM Transitions                  8         5         3    62.50%

================================FSM Details================================

FSM Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_fsm.vhd --

FSM_ID: state_reg
    Current State Object : state_reg
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 231                idle                   0
 235                  s0                   1
 272            finished                   6
 248                  s1                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                  11          
                      s0                3808          
                finished                   4          
                      s1                1904          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 233                   0                   2          idle -> s0                    
 239                   1                1904          s0 -> s1                      
 242                   2                   2          s0 -> finished                
 274                   4                   2          finished -> idle              
 262                   6                1904          s1 -> s0                      
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 194                   3          s0 -> idle          
 255                   5          s1 -> finished      
 194                   7          s1 -> idle          


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   4         4         0   100.00%
        FSM Transitions              8         5         3    62.50%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      95        70        25    73.68%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_fsm.vhd --

    154             1                          6     
    155             1                          2     
    156             1                          6     
    157             1                       3810     
    158             1                       3810     
    159             1                       3810     
    160             1                       3810     
    161             1                          6     
    162             1                          6     
    165             1                       3815     
    170             1                        274     
    178             1                    ***0***     
    181             1                          4     
    183             1                          7     
    194             1                    ***0***     
    195             1                    ***0***     
    196             1                    ***0***     
    197             1                    ***0***     
    198             1                    ***0***     
    199             1                    ***0***     
    202             1                          4     
    203             1                          4     
    204             1                          4     
    205             1                          4     
    206             1                          4     
    207             1                          4     
    209             1                       5723     
    210             1                       5723     
    211             1                       5723     
    212             1                       5723     
    213             1                       5723     
    214             1                       5723     
    222             1                      11445     
    224             1                      11445     
    225             1                      11445     
    226             1                      11445     
    227             1                      11445     
    228             1                      11445     
    229             1                      11445     
    233             1                          2     
    237             1                       5712     
    238             1                       5712     
    239             1                       5712     
    242             1                          2     
    243             1                          2     
    244             1                          2     
    245             1                          2     
    246             1                          2     
    250             1                    ***0***     
    251             1                    ***0***     
    252             1                    ***0***     
    255             1                    ***0***     
    256             1                    ***0***     
    257             1                    ***0***     
    258             1                    ***0***     
    259             1                    ***0***     
    262             1                       1904     
    274             1                          2     
    275             1                          2     
    286             1                       1100     
    289             1                          2     
    291             1                       1098     
    301             1                    ***0***     
    302             1                    ***0***     
    303             1                    ***0***     
    304             1                    ***0***     
    305             1                    ***0***     
    306             1                    ***0***     
    307             1                    ***0***     
    308             1                    ***0***     
    309             1                    ***0***     
    310             1                    ***0***     
    313             1                          4     
    314             1                          4     
    315             1                          4     
    316             1                          4     
    317             1                          4     
    318             1                          4     
    319             1                          4     
    320             1                          4     
    321             1                          4     
    322             1                          4     
    324             1                       7631     
    325             1                       7631     
    326             1                       7631     
    327             1                       7631     
    328             1                       7631     
    331             1                          2     
    332             1                          2     
    335             1                       7631     
    339             1                          4     
    340             1                          4     
    343             1                          2     
    344             1                          2     
    345             1                          2     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/wei_2d_fifo.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/wei_2d_fifo.vhd --

    109             1                       3818     
    110             1                          4     
    111             1                          4     
    112             1                       3820     
    113             1                          4     
    115             1                          2     
    138             1                        106     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc.vhd --

------------------------------------IF Branch------------------------------------
    151                                     2016     Count coming in to IF
    151             1                    ***0***     
    156             1                       2016     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    157                                     2016     Count coming in to IF
    157             1                         54     
    162             1                       1962     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    164                                     1962     Count coming in to IF
    164             1                        612     
                                            1350     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    165                                      612     Count coming in to IF
    165             1                        612     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    307                                     2376     Count coming in to IF
    307             1                        828     
    309             1                       1548     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    329                                   101790     Count coming in to IF
    329             1                         36     
    335             1                     101754     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    336                                   101754     Count coming in to IF
    336             1                         36     
    342             1                     101718     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    346                                   101718     Count coming in to IF
    346             1                      33660     
                                           68058     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    369                                    76776     Count coming in to IF
    369             1                      38486     
    372             1                      38290     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    377                                    76776     Count coming in to IF
    377             1                      76616     
    379             1                        160     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      48        46         2    95.83%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc.vhd --

    113             1                         36     
    114             1                       1260     
    133             1                        108     
    152             1                    ***0***     
    153             1                    ***0***     
    158             1                         54     
    159             1                         54     
    163             1                       1962     
    166             1                        612     
    274             1                      67356     
    296             1                       3672     
    303             1                        108     
    306             1                        108     
    306             2                       2376     
    308             1                        828     
    310             1                       1548     
    312             1                       2376     
    318             1                        126     
    319             1                        126     
    323             1                      34938     
    324             1                      10566     
    330             1                         36     
    331             1                         36     
    332             1                         36     
    333             1                         36     
    334             1                         36     
    337             1                         36     
    338             1                         36     
    339             1                         36     
    340             1                         36     
    341             1                         36     
    343             1                     101718     
    344             1                     101718     
    348             1                      33660     
    349             1                      33660     
    352             1                     101718     
    361             1                      76776     
    370             1                      38486     
    371             1                      38486     
    373             1                      38290     
    374             1                      38290     
    378             1                      76616     
    380             1                        160     
    383             1                      76776     
    385             1                      76776     
    386             1                      76776     
    387             1                      76776     
    388             1                      76776     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc_top.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc_top.vhd --

------------------------------------IF Branch------------------------------------
    242                                     7568     Count coming in to IF
    242             1                         66     
    243             1                       3728     
    243             2                       3774     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    250                                     1899     Count coming in to IF
    250             1                    ***0***     
    252             1                       1899     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    253                                     1899     Count coming in to IF
    253             1                          4     
    255             1                       1895     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        12         1    92.30%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc_top.vhd --

    127             1                         18     
    186             1                        138     
    188             1                         70     
    206             1                         70     
    215             1                       3810     
    216             1                       3742     
    233             1                       3742     
    240             1                       3811     
    241             1                       1894     
    243             1                       7568     
    251             1                    ***0***     
    254             1                          4     
    256             1                       1895     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/barrel_shifter.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/barrel_shifter.vhd --

    104             1                      51560     
    114             1                      67556     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fifop2.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fifop2.vhd --

    130             1                         86     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fifop2_base.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fifop2_base.vhd --

------------------------------------IF Branch------------------------------------
    157                                   414971     Count coming in to IF
    157             1                        172     
    160             1                        344     
    163             1                     414455     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    164                                   414455     Count coming in to IF
    164             1                     111316     
                                          303139     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    167                                   414455     Count coming in to IF
    167             1                     111316     
                                          303139     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    179                                   219582     Count coming in to IF
    179             1                      90466     
    187             1                     129116     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    180                                    90466     Count coming in to IF
    180             1                    ***0***     
    183             1                      90466     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    192                                   219582     Count coming in to IF
    192             1                     210334     
    195             1                       9248     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    201                                   219582     Count coming in to IF
    201             1                    ***0***     
    203             1                     219582     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    207                                   219582     Count coming in to IF
    207             1                    ***0***     
    209             1                     219582     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    212                                   219582     Count coming in to IF
    212             1                      90568     
    214             1                     129014     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      28        24         4    85.71%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fifop2_base.vhd --

    140             1                     222895     
    141             1                     402437     
    143             1                     447388     
    148             1                     180830     
    149             1                        172     
    150             1                        172     
    158             1                        172     
    159             1                        172     
    161             1                        344     
    162             1                        344     
    165             1                     111316     
    168             1                     111316     
    176             1                     219582     
    181             1                    ***0***     
    182             1                    ***0***     
    184             1                      90466     
    185             1                      90466     
    188             1                     129116     
    189             1                     129116     
    194             1                     210334     
    197             1                       9248     
    198             1                       9248     
    202             1                    ***0***     
    204             1                     219582     
    208             1                    ***0***     
    210             1                     219582     
    213             1                      90568     
    215             1                     129014     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fixed_shifter.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fixed_shifter.vhd --

------------------------------------IF Branch------------------------------------
    145                                   735142     Count coming in to IF
    145             1                     197524     
    145             2                     537618     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         6         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fixed_shifter.vhd --

    99              1                        230     
    106             1                     176673     
    122             1                      16398     
    138             1                      87948     
    139             1                     133405     
    145             1                     735142     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reg_bank_inf.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reg_bank_inf.vhd --

------------------------------------IF Branch------------------------------------
    93                                    505625     Count coming in to IF
    93              1                     505625     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    94                                    505625     Count coming in to IF
    94              1                     111357     
                                          394268     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    97                                    505625     Count coming in to IF
    97              1                     111357     
                                          394268     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reg_bank_inf.vhd --

    95              1                     111357     
    98              1                     111357     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reset_sync.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reset_sync.vhd --

------------------------------------IF Branch------------------------------------
    79                                    183038     Count coming in to IF
    79              1                     183038     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    87                                    183038     Count coming in to IF
    87              1                     183038     
Branch totals: 1 hit of 1 branch = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reset_sync.vhd --

    74              1                          6     
    75              1                          6     
    80              1                     183038     
    88              1                     183038     
    89              1                     183038     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/toggle_sync.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10        10         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/toggle_sync.vhd --

------------------------------------IF Branch------------------------------------
    79                                        15     Count coming in to IF
    79              1                          6     
    79              2                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                    183040     Count coming in to IF
    84              1                         47     
    86              1                     182993     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                    183040     Count coming in to IF
    93              1                         47     
    97              1                     182993     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    114                                   854192     Count coming in to IF
    114             1                        222     
    116             1                     853970     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    124                                  1342288     Count coming in to IF
    124             1                        342     
    127             1                    1341946     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        18         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/toggle_sync.vhd --

    79              1                         15     
    80              1                         10     
    85              1                         47     
    87              1                     182993     
    94              1                         47     
    95              1                         47     
    96              1                         47     
    98              1                     182993     
    99              1                     182993     
    100             1                     182993     
    109             1                         44     
    110             1                         43     
    115             1                        222     
    117             1                     853970     
    125             1                        342     
    126             1                        342     
    128             1                    1341946     
    129             1                    1341946     


ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/ccsds_shyloc_tb/configure#immed__1433
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(1433)
                                                        1          0
/ccsds_shyloc_tb/configure#immed__1403
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(1403)
                                                        0          1
/ccsds_shyloc_tb/configure#immed__1402
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(1402)
                                                        0          1
/ccsds_shyloc_tb/configure#immed__1401
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(1401)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__952
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(952)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__951
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(951)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__946
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(946)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__944
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(944)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__938
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(938)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__934
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(934)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__933
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(933)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__932
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(932)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__931
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(931)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__928
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(928)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__917
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(917)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__915
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(915)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__910
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(910)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__908
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(908)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__901
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(901)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__892
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(892)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__890
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(890)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__843
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(843)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__841
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(841)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__840
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(840)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__839
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(839)
                                                        0          1
/ccsds_shyloc_tb/gen_reference#immed__588
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(588)
                                                        2          0
/ccsds_shyloc_tb/gen_stim#immed__386
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(386)
                                                       34          0
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__992
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(992)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__981
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(981)
                                                        1          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__967
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(967)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__959
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(959)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__919
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(919)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__883
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(883)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__863
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(863)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__847
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(847)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__842
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(842)
                                                        0          1
/ccsds_shyloc_tb/gen_beh/shyloc/gen_pred_bil/PREDICTOR_BIL/comp/line__246
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_comp_shyloc_bil.vhd(246)
                                                        1          1
/ccsds_shyloc_tb/gen_beh/shyloc/gen_pred_bil/PREDICTOR_BIL/comp/line__239
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_comp_shyloc_bil.vhd(239)
                                                        1          1
/ccsds_shyloc_tb/gen_beh/shyloc/gen_sample/sample_adaptive/components/line__190
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_comp.vhd(190)
                                                        1          1
/ccsds_shyloc_tb/gen_beh/shyloc/dispatcher/line__154
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_dispatcher.vhd(154)
                                                        1          1

Total Coverage By File (code coverage only, filtered view): 75.79%

