\doxysection{Dram\+Perf\+Model\+Disagg Class Reference}
\label{classDramPerfModelDisagg}\index{DramPerfModelDisagg@{DramPerfModelDisagg}}


{\ttfamily \#include $<$dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h$>$}



Inheritance diagram for Dram\+Perf\+Model\+Disagg\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=158pt]{classDramPerfModelDisagg__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for Dram\+Perf\+Model\+Disagg\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramPerfModelDisagg__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ Bank\+Info}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ Dram\+Perf\+Model\+Disagg} (\textbf{ core\+\_\+id\+\_\+t} core\+\_\+id, \textbf{ UInt32} cache\+\_\+block\+\_\+size, \textbf{ Address\+Home\+Lookup} $\ast$address\+\_\+home\+\_\+lookup)
\item 
\textbf{ $\sim$\+Dram\+Perf\+Model\+Disagg} ()
\item 
\textbf{ Subsecond\+Time} \textbf{ get\+Access\+Latency} (\textbf{ Subsecond\+Time} pkt\+\_\+time, \textbf{ UInt64} pkt\+\_\+size, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Int\+Ptr} address, \textbf{ Dram\+Cntlr\+Interface\+::access\+\_\+t} access\+\_\+type, \textbf{ Shmem\+Perf} $\ast$perf, bool is\+\_\+metadata)
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \textbf{ Dram\+Perf\+Model}}
\begin{DoxyCompactItemize}
\item 
\textbf{ Dram\+Perf\+Model} (\textbf{ core\+\_\+id\+\_\+t} core\+\_\+id, \textbf{ UInt64} cache\+\_\+block\+\_\+size)
\item 
virtual \textbf{ $\sim$\+Dram\+Perf\+Model} ()
\item 
void \textbf{ enable} ()
\item 
void \textbf{ disable} ()
\item 
\textbf{ UInt64} \textbf{ get\+Total\+Accesses} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Types}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ page\+\_\+type} \{ \textbf{ METADATA}
, \textbf{ NOT\+\_\+\+METADATA}
, \textbf{ NUMBER\+\_\+\+OF\+\_\+\+TYPES}
 \}
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ parse\+Device\+Address} (\textbf{ Int\+Ptr} address, \textbf{ UInt32} \&channel, \textbf{ UInt32} \&rank, \textbf{ UInt32} \&bank\+\_\+group, \textbf{ UInt32} \&bank, \textbf{ UInt32} \&column, \textbf{ UInt64} \&page)
\item 
\textbf{ UInt64} \textbf{ parse\+Address\+Bits} (\textbf{ UInt64} address, \textbf{ UInt32} \&data, \textbf{ UInt32} offset, \textbf{ UInt32} size, \textbf{ UInt64} base\+\_\+address)
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
const \textbf{ core\+\_\+id\+\_\+t} \textbf{ m\+\_\+core\+\_\+id}
\item 
const \textbf{ Address\+Home\+Lookup} $\ast$ \textbf{ m\+\_\+address\+\_\+home\+\_\+lookup}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+num\+\_\+banks}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+num\+\_\+banks\+\_\+log2}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+num\+\_\+bank\+\_\+groups}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+num\+\_\+ranks}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+rank\+\_\+offset}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+num\+\_\+channels}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+channel\+\_\+offset}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+home\+\_\+lookup\+\_\+bit}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+total\+\_\+ranks}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+banks\+\_\+per\+\_\+channel}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+banks\+\_\+per\+\_\+bank\+\_\+group}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+total\+\_\+banks}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+total\+\_\+bank\+\_\+groups}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+data\+\_\+bus\+\_\+width}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+dram\+\_\+speed}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+dram\+\_\+page\+\_\+size}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+dram\+\_\+page\+\_\+size\+\_\+log2}
\item 
const bool \textbf{ m\+\_\+open\+\_\+page\+\_\+mapping}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+column\+\_\+offset}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+column\+\_\+hi\+\_\+offset}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+bank\+\_\+offset}
\item 
const bool \textbf{ m\+\_\+randomize\+\_\+address}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+randomize\+\_\+offset}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+column\+\_\+bits\+\_\+shift}
\item 
const \textbf{ Component\+Bandwidth} \textbf{ m\+\_\+bus\+\_\+bandwidth}
\item 
const \textbf{ Subsecond\+Time} \textbf{ m\+\_\+bank\+\_\+keep\+\_\+open}
\item 
const \textbf{ Subsecond\+Time} \textbf{ m\+\_\+bank\+\_\+open\+\_\+delay}
\item 
const \textbf{ Subsecond\+Time} \textbf{ m\+\_\+bank\+\_\+close\+\_\+delay}
\item 
const \textbf{ Subsecond\+Time} \textbf{ m\+\_\+dram\+\_\+access\+\_\+cost}
\item 
const \textbf{ Subsecond\+Time} \textbf{ m\+\_\+intercommand\+\_\+delay}
\item 
const \textbf{ Subsecond\+Time} \textbf{ m\+\_\+intercommand\+\_\+delay\+\_\+short}
\item 
const \textbf{ Subsecond\+Time} \textbf{ m\+\_\+intercommand\+\_\+delay\+\_\+long}
\item 
const \textbf{ Subsecond\+Time} \textbf{ m\+\_\+controller\+\_\+delay}
\item 
const \textbf{ Subsecond\+Time} \textbf{ m\+\_\+refresh\+\_\+interval}
\item 
const \textbf{ Subsecond\+Time} \textbf{ m\+\_\+refresh\+\_\+length}
\item 
const \textbf{ UInt32} \textbf{ m\+\_\+localdram\+\_\+size}
\item 
std\+::vector$<$ \textbf{ Queue\+Model} $\ast$ $>$ \textbf{ m\+\_\+queue\+\_\+model}
\item 
std\+::vector$<$ \textbf{ Queue\+Model} $\ast$ $>$ \textbf{ m\+\_\+rank\+\_\+avail}
\item 
std\+::vector$<$ \textbf{ Queue\+Model} $\ast$ $>$ \textbf{ m\+\_\+bank\+\_\+group\+\_\+avail}
\item 
std\+::vector$<$ \textbf{ Bank\+Info} $>$ \textbf{ m\+\_\+banks}
\item 
std\+::list$<$ \textbf{ UInt64} $>$ \textbf{ m\+\_\+local\+\_\+pages}
\item 
std\+::list$<$ \textbf{ UInt64} $>$ \textbf{ m\+\_\+dirty\+\_\+pages}
\item 
std\+::map$<$ \textbf{ UInt64}, \textbf{ Subsecond\+Time} $>$ \textbf{ m\+\_\+inflight\+\_\+pages}
\item 
std\+::map$<$ \textbf{ UInt64}, \textbf{ UInt32} $>$ \textbf{ m\+\_\+inflight\+\_\+redundant}
\item 
std\+::map$<$ \textbf{ UInt64}, \textbf{ Subsecond\+Time} $>$ \textbf{ m\+\_\+inflightevicted\+\_\+pages}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+page\+\_\+hits}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+page\+\_\+empty}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+page\+\_\+closing}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+page\+\_\+miss}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+page\+\_\+conflict\+\_\+metadata\+\_\+to\+\_\+data}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+page\+\_\+conflict\+\_\+data\+\_\+to\+\_\+metadata}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+page\+\_\+conflict\+\_\+data\+\_\+to\+\_\+data}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+page\+\_\+conflict\+\_\+metadata\+\_\+to\+\_\+metadata}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+data\+\_\+moves}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+page\+\_\+prefetches}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+inflight\+\_\+hits}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+writeback\+\_\+pages}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+local\+\_\+evictions}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+extra\+\_\+pages}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+redundant\+\_\+moves}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+max\+\_\+bufferspace}
\item 
\textbf{ Subsecond\+Time} \textbf{ m\+\_\+total\+\_\+queueing\+\_\+delay}
\item 
\textbf{ Subsecond\+Time} \textbf{ m\+\_\+total\+\_\+access\+\_\+latency}
\item 
bool \textbf{ constant\+\_\+time\+\_\+policy}
\item 
bool \textbf{ selective\+\_\+constant\+\_\+time\+\_\+policy}
\item 
bool \textbf{ open\+\_\+row\+\_\+policy}
\end{DoxyCompactItemize}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Static Public Member Functions inherited from \textbf{ Dram\+Perf\+Model}}
\begin{DoxyCompactItemize}
\item 
static \textbf{ Dram\+Perf\+Model} $\ast$ \textbf{ create\+Dram\+Perf\+Model} (\textbf{ core\+\_\+id\+\_\+t} core\+\_\+id, \textbf{ UInt32} cache\+\_\+block\+\_\+size, \textbf{ Address\+Home\+Lookup} $\ast$address\+\_\+home\+\_\+lookup)
\end{DoxyCompactItemize}
\doxysubsection*{Protected Attributes inherited from \textbf{ Dram\+Perf\+Model}}
\begin{DoxyCompactItemize}
\item 
bool \textbf{ m\+\_\+enabled}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+num\+\_\+accesses}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 17} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



\doxysubsection{Member Enumeration Documentation}
\index{DramPerfModelDisagg@{DramPerfModelDisagg}!page\_type@{page\_type}}
\index{page\_type@{page\_type}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{page\_type}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_aea6a33d7d18fa036012e45facab50c0a} 
enum \textbf{ Dram\+Perf\+Model\+Disagg\+::page\+\_\+type}\hspace{0.3cm}{\ttfamily [private]}}

\begin{DoxyEnumFields}[2]{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{METADATA@{METADATA}!DramPerfModelDisagg@{DramPerfModelDisagg}}\index{DramPerfModelDisagg@{DramPerfModelDisagg}!METADATA@{METADATA}}}\label{classDramPerfModelDisagg_aea6a33d7d18fa036012e45facab50c0a} 
METADATA&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NOT\_METADATA@{NOT\_METADATA}!DramPerfModelDisagg@{DramPerfModelDisagg}}\index{DramPerfModelDisagg@{DramPerfModelDisagg}!NOT\_METADATA@{NOT\_METADATA}}}\label{classDramPerfModelDisagg_aea6a33d7d18fa036012e45facab50c0a} 
NOT\+\_\+\+METADATA&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NUMBER\_OF\_TYPES@{NUMBER\_OF\_TYPES}!DramPerfModelDisagg@{DramPerfModelDisagg}}\index{DramPerfModelDisagg@{DramPerfModelDisagg}!NUMBER\_OF\_TYPES@{NUMBER\_OF\_TYPES}}}\label{classDramPerfModelDisagg_aea6a33d7d18fa036012e45facab50c0a} 
NUMBER\+\_\+\+OF\+\_\+\+TYPES&\\
\hline

\end{DoxyEnumFields}


Definition at line \textbf{ 90} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



\doxysubsection{Constructor \& Destructor Documentation}
\index{DramPerfModelDisagg@{DramPerfModelDisagg}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\index{DramPerfModelDisagg@{DramPerfModelDisagg}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{DramPerfModelDisagg()}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a80d43727af8cb25cc388e6ea06e5ec0a} 
Dram\+Perf\+Model\+Disagg\+::\+Dram\+Perf\+Model\+Disagg (\begin{DoxyParamCaption}\item[{\textbf{ core\+\_\+id\+\_\+t}}]{core\+\_\+id}{, }\item[{\textbf{ UInt32}}]{cache\+\_\+block\+\_\+size}{, }\item[{\textbf{ Address\+Home\+Lookup} $\ast$}]{address\+\_\+home\+\_\+lookup}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 13} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disag.\+cc}.



References \textbf{ Queue\+Model\+::create()}, \textbf{ Component\+Bandwidth\+::get\+Rounded\+Latency()}, \textbf{ itostr()}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ m\+\_\+bank\+\_\+group\+\_\+avail}, \textbf{ m\+\_\+bus\+\_\+bandwidth}, \textbf{ m\+\_\+column\+\_\+offset}, \textbf{ m\+\_\+data\+\_\+moves}, \textbf{ m\+\_\+dram\+\_\+page\+\_\+size\+\_\+log2}, \textbf{ m\+\_\+extra\+\_\+pages}, \textbf{ m\+\_\+inflight\+\_\+hits}, \textbf{ m\+\_\+intercommand\+\_\+delay}, \textbf{ m\+\_\+intercommand\+\_\+delay\+\_\+long}, \textbf{ m\+\_\+intercommand\+\_\+delay\+\_\+short}, \textbf{ m\+\_\+local\+\_\+evictions}, \textbf{ m\+\_\+max\+\_\+bufferspace}, \textbf{ m\+\_\+num\+\_\+bank\+\_\+groups}, \textbf{ m\+\_\+num\+\_\+channels}, \textbf{ m\+\_\+page\+\_\+closing}, \textbf{ m\+\_\+page\+\_\+conflict\+\_\+data\+\_\+to\+\_\+data}, \textbf{ m\+\_\+page\+\_\+conflict\+\_\+data\+\_\+to\+\_\+metadata}, \textbf{ m\+\_\+page\+\_\+conflict\+\_\+metadata\+\_\+to\+\_\+data}, \textbf{ m\+\_\+page\+\_\+conflict\+\_\+metadata\+\_\+to\+\_\+metadata}, \textbf{ m\+\_\+page\+\_\+empty}, \textbf{ m\+\_\+page\+\_\+hits}, \textbf{ m\+\_\+page\+\_\+miss}, \textbf{ m\+\_\+page\+\_\+prefetches}, \textbf{ m\+\_\+queue\+\_\+model}, \textbf{ m\+\_\+randomize\+\_\+address}, \textbf{ m\+\_\+rank\+\_\+avail}, \textbf{ m\+\_\+redundant\+\_\+moves}, \textbf{ m\+\_\+total\+\_\+access\+\_\+latency}, \textbf{ m\+\_\+total\+\_\+bank\+\_\+groups}, \textbf{ m\+\_\+total\+\_\+ranks}, \textbf{ m\+\_\+writeback\+\_\+pages}, and \textbf{ register\+Stats\+Metric()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramPerfModelDisagg_a80d43727af8cb25cc388e6ea06e5ec0a_cgraph}
\end{center}
\end{figure}
\index{DramPerfModelDisagg@{DramPerfModelDisagg}!````~DramPerfModelDisagg@{$\sim$DramPerfModelDisagg}}
\index{````~DramPerfModelDisagg@{$\sim$DramPerfModelDisagg}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{$\sim$DramPerfModelDisagg()}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a4e26850f5481d63299ab91dc2dc695af} 
Dram\+Perf\+Model\+Disagg\+::$\sim$\+Dram\+Perf\+Model\+Disagg (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 154} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disag.\+cc}.



References \textbf{ m\+\_\+bank\+\_\+group\+\_\+avail}, \textbf{ m\+\_\+num\+\_\+channels}, \textbf{ m\+\_\+queue\+\_\+model}, \textbf{ m\+\_\+rank\+\_\+avail}, \textbf{ m\+\_\+total\+\_\+bank\+\_\+groups}, and \textbf{ m\+\_\+total\+\_\+ranks}.



\doxysubsection{Member Function Documentation}
\index{DramPerfModelDisagg@{DramPerfModelDisagg}!getAccessLatency@{getAccessLatency}}
\index{getAccessLatency@{getAccessLatency}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{getAccessLatency()}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_aa02d17e4fd29fb8be7ca5a074002a7d8} 
\textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Disagg\+::get\+Access\+Latency (\begin{DoxyParamCaption}\item[{\textbf{ Subsecond\+Time}}]{pkt\+\_\+time}{, }\item[{\textbf{ UInt64}}]{pkt\+\_\+size}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ Dram\+Cntlr\+Interface\+::access\+\_\+t}}]{access\+\_\+type}{, }\item[{\textbf{ Shmem\+Perf} $\ast$}]{perf}{, }\item[{bool}]{is\+\_\+metadata}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Implements \textbf{ Dram\+Perf\+Model} \doxyref{}{p.}{classDramPerfModel_acd7fd5d72a4ab999c717b0ef31c67949}.



Definition at line \textbf{ 518} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disag.\+cc}.



References \textbf{ constant\+\_\+time\+\_\+policy}, \textbf{ Dram\+Perf\+Model\+Disagg\+::\+Bank\+Info\+::core\+\_\+id}, \textbf{ Shmem\+Perf\+::\+DRAM\+\_\+\+BANK\+\_\+\+CONFLICT}, \textbf{ Shmem\+Perf\+::\+DRAM\+\_\+\+BANK\+\_\+\+PENDING}, \textbf{ Shmem\+Perf\+::\+DRAM\+\_\+\+BUS}, \textbf{ Shmem\+Perf\+::\+DRAM\+\_\+\+CNTLR}, \textbf{ Shmem\+Perf\+::\+DRAM\+\_\+\+DEVICE}, \textbf{ Shmem\+Perf\+::\+DRAM\+\_\+\+QUEUE}, \textbf{ Shmem\+Perf\+::\+DRAM\+\_\+\+REFRESH}, \textbf{ Subsecond\+Time\+::get\+PS()}, \textbf{ Component\+Bandwidth\+::get\+Rounded\+Latency()}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ m\+\_\+bank\+\_\+close\+\_\+delay}, \textbf{ m\+\_\+bank\+\_\+group\+\_\+avail}, \textbf{ m\+\_\+bank\+\_\+keep\+\_\+open}, \textbf{ m\+\_\+bank\+\_\+open\+\_\+delay}, \textbf{ m\+\_\+banks}, \textbf{ m\+\_\+bus\+\_\+bandwidth}, \textbf{ m\+\_\+controller\+\_\+delay}, \textbf{ m\+\_\+dram\+\_\+access\+\_\+cost}, \textbf{ m\+\_\+intercommand\+\_\+delay}, \textbf{ m\+\_\+intercommand\+\_\+delay\+\_\+long}, \textbf{ m\+\_\+intercommand\+\_\+delay\+\_\+short}, \textbf{ m\+\_\+num\+\_\+bank\+\_\+groups}, \textbf{ m\+\_\+num\+\_\+banks}, \textbf{ m\+\_\+num\+\_\+ranks}, \textbf{ m\+\_\+page\+\_\+closing}, \textbf{ m\+\_\+page\+\_\+conflict\+\_\+data\+\_\+to\+\_\+data}, \textbf{ m\+\_\+page\+\_\+conflict\+\_\+data\+\_\+to\+\_\+metadata}, \textbf{ m\+\_\+page\+\_\+conflict\+\_\+metadata\+\_\+to\+\_\+data}, \textbf{ m\+\_\+page\+\_\+conflict\+\_\+metadata\+\_\+to\+\_\+metadata}, \textbf{ m\+\_\+page\+\_\+empty}, \textbf{ m\+\_\+page\+\_\+hits}, \textbf{ m\+\_\+page\+\_\+miss}, \textbf{ m\+\_\+queue\+\_\+model}, \textbf{ m\+\_\+rank\+\_\+avail}, \textbf{ m\+\_\+refresh\+\_\+interval}, \textbf{ m\+\_\+refresh\+\_\+length}, \textbf{ m\+\_\+total\+\_\+bank\+\_\+groups}, \textbf{ m\+\_\+total\+\_\+banks}, \textbf{ m\+\_\+total\+\_\+ranks}, \textbf{ max()}, \textbf{ METADATA}, \textbf{ NOT\+\_\+\+METADATA}, \textbf{ Dram\+Perf\+Model\+Disagg\+::\+Bank\+Info\+::open\+\_\+page}, \textbf{ Dram\+Perf\+Model\+Disagg\+::\+Bank\+Info\+::open\+\_\+page\+\_\+type}, \textbf{ open\+\_\+row\+\_\+policy}, \textbf{ parse\+Device\+Address()}, \textbf{ selective\+\_\+constant\+\_\+time\+\_\+policy}, \textbf{ Dram\+Perf\+Model\+Disagg\+::\+Bank\+Info\+::t\+\_\+avail}, \textbf{ Shmem\+Perf\+::update\+Time()}, and \textbf{ Subsecond\+Time\+::\+Zero()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramPerfModelDisagg_aa02d17e4fd29fb8be7ca5a074002a7d8_cgraph}
\end{center}
\end{figure}
\index{DramPerfModelDisagg@{DramPerfModelDisagg}!parseAddressBits@{parseAddressBits}}
\index{parseAddressBits@{parseAddressBits}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{parseAddressBits()}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_ad036d57c87d3efff6918663409c0532c} 
\textbf{ UInt64} Dram\+Perf\+Model\+Disagg\+::parse\+Address\+Bits (\begin{DoxyParamCaption}\item[{\textbf{ UInt64}}]{address}{, }\item[{\textbf{ UInt32} \&}]{data}{, }\item[{\textbf{ UInt32}}]{offset}{, }\item[{\textbf{ UInt32}}]{size}{, }\item[{\textbf{ UInt64}}]{base\+\_\+address}{ = {\ttfamily 0}}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 194} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disag.\+cc}.



References \textbf{ floor\+Log2()}.



Referenced by \textbf{ parse\+Device\+Address()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=249pt]{classDramPerfModelDisagg_ad036d57c87d3efff6918663409c0532c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramPerfModelDisagg_ad036d57c87d3efff6918663409c0532c_icgraph}
\end{center}
\end{figure}
\index{DramPerfModelDisagg@{DramPerfModelDisagg}!parseDeviceAddress@{parseDeviceAddress}}
\index{parseDeviceAddress@{parseDeviceAddress}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{parseDeviceAddress()}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a4f629bdc205998d9015f31cc94480df6} 
void Dram\+Perf\+Model\+Disagg\+::parse\+Device\+Address (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ UInt32} \&}]{channel}{, }\item[{\textbf{ UInt32} \&}]{rank}{, }\item[{\textbf{ UInt32} \&}]{bank\+\_\+group}{, }\item[{\textbf{ UInt32} \&}]{bank}{, }\item[{\textbf{ UInt32} \&}]{column}{, }\item[{\textbf{ UInt64} \&}]{page}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 207} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disag.\+cc}.



References \textbf{ Address\+Home\+Lookup\+::get\+Linear\+Address()}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ m\+\_\+address\+\_\+home\+\_\+lookup}, \textbf{ m\+\_\+bank\+\_\+offset}, \textbf{ m\+\_\+banks\+\_\+per\+\_\+bank\+\_\+group}, \textbf{ m\+\_\+channel\+\_\+offset}, \textbf{ m\+\_\+column\+\_\+bits\+\_\+shift}, \textbf{ m\+\_\+column\+\_\+hi\+\_\+offset}, \textbf{ m\+\_\+column\+\_\+offset}, \textbf{ m\+\_\+dram\+\_\+page\+\_\+size}, \textbf{ m\+\_\+home\+\_\+lookup\+\_\+bit}, \textbf{ m\+\_\+num\+\_\+bank\+\_\+groups}, \textbf{ m\+\_\+num\+\_\+banks}, \textbf{ m\+\_\+num\+\_\+banks\+\_\+log2}, \textbf{ m\+\_\+num\+\_\+channels}, \textbf{ m\+\_\+num\+\_\+ranks}, \textbf{ m\+\_\+open\+\_\+page\+\_\+mapping}, \textbf{ m\+\_\+randomize\+\_\+address}, \textbf{ m\+\_\+randomize\+\_\+offset}, \textbf{ m\+\_\+rank\+\_\+offset}, and \textbf{ parse\+Address\+Bits()}.



Referenced by \textbf{ get\+Access\+Latency()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramPerfModelDisagg_a4f629bdc205998d9015f31cc94480df6_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=307pt]{classDramPerfModelDisagg_a4f629bdc205998d9015f31cc94480df6_icgraph}
\end{center}
\end{figure}


\doxysubsection{Member Data Documentation}
\index{DramPerfModelDisagg@{DramPerfModelDisagg}!constant\_time\_policy@{constant\_time\_policy}}
\index{constant\_time\_policy@{constant\_time\_policy}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{constant\_time\_policy}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a8e7fb24d3872fdf1630d62116f95e087} 
bool Dram\+Perf\+Model\+Disagg\+::constant\+\_\+time\+\_\+policy\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 143} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_address\_home\_lookup@{m\_address\_home\_lookup}}
\index{m\_address\_home\_lookup@{m\_address\_home\_lookup}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_address\_home\_lookup}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a701066fe0a799198b52f53d28e2bc53b} 
const \textbf{ Address\+Home\+Lookup}$\ast$ Dram\+Perf\+Model\+Disagg\+::m\+\_\+address\+\_\+home\+\_\+lookup\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 21} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ parse\+Device\+Address()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_bank\_close\_delay@{m\_bank\_close\_delay}}
\index{m\_bank\_close\_delay@{m\_bank\_close\_delay}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_bank\_close\_delay}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a84ea7c6853fc45c643c90327636653dc} 
const \textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Disagg\+::m\+\_\+bank\+\_\+close\+\_\+delay\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 53} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_bank\_group\_avail@{m\_bank\_group\_avail}}
\index{m\_bank\_group\_avail@{m\_bank\_group\_avail}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_bank\_group\_avail}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_ac5457eea5444b10dc14146967face72d} 
std\+::vector$<$\textbf{ Queue\+Model}$\ast$$>$ Dram\+Perf\+Model\+Disagg\+::m\+\_\+bank\+\_\+group\+\_\+avail\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 87} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, \textbf{ get\+Access\+Latency()}, and \textbf{ $\sim$\+Dram\+Perf\+Model\+Disagg()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_bank\_keep\_open@{m\_bank\_keep\_open}}
\index{m\_bank\_keep\_open@{m\_bank\_keep\_open}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_bank\_keep\_open}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a3b84ed010bf76a604124d305708ccf3f} 
const \textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Disagg\+::m\+\_\+bank\+\_\+keep\+\_\+open\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 51} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_bank\_offset@{m\_bank\_offset}}
\index{m\_bank\_offset@{m\_bank\_offset}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_bank\_offset}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_ae9a5042ddf53d79b11a6611110a07db0} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+bank\+\_\+offset\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 43} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ parse\+Device\+Address()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_bank\_open\_delay@{m\_bank\_open\_delay}}
\index{m\_bank\_open\_delay@{m\_bank\_open\_delay}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_bank\_open\_delay}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a4561db0703a66fcb0aba0fa08795f348} 
const \textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Disagg\+::m\+\_\+bank\+\_\+open\+\_\+delay\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 52} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_banks@{m\_banks}}
\index{m\_banks@{m\_banks}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_banks}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_acfe414588e5ee6687e53e6af24a2d7a9} 
std\+::vector$<$\textbf{ Bank\+Info}$>$ Dram\+Perf\+Model\+Disagg\+::m\+\_\+banks\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 103} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_banks\_per\_bank\_group@{m\_banks\_per\_bank\_group}}
\index{m\_banks\_per\_bank\_group@{m\_banks\_per\_bank\_group}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_banks\_per\_bank\_group}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a6fec02afcaef16e333355b7422b850f6} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+banks\+\_\+per\+\_\+bank\+\_\+group\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 33} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ parse\+Device\+Address()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_banks\_per\_channel@{m\_banks\_per\_channel}}
\index{m\_banks\_per\_channel@{m\_banks\_per\_channel}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_banks\_per\_channel}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a9364da58b1fb8d85891b9a542c61332e} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+banks\+\_\+per\+\_\+channel\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 32} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_bus\_bandwidth@{m\_bus\_bandwidth}}
\index{m\_bus\_bandwidth@{m\_bus\_bandwidth}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_bus\_bandwidth}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a66df1a67f3a0b944fa3b45506d5d6464} 
const \textbf{ Component\+Bandwidth} Dram\+Perf\+Model\+Disagg\+::m\+\_\+bus\+\_\+bandwidth\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 47} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, and \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_channel\_offset@{m\_channel\_offset}}
\index{m\_channel\_offset@{m\_channel\_offset}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_channel\_offset}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a17d17f855d81802fbfc12cd132e631a5} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+channel\+\_\+offset\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 29} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ parse\+Device\+Address()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_column\_bits\_shift@{m\_column\_bits\_shift}}
\index{m\_column\_bits\_shift@{m\_column\_bits\_shift}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_column\_bits\_shift}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a5de9c1e0a546405a184b3d80ba9f04e2} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+column\+\_\+bits\+\_\+shift\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 46} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ parse\+Device\+Address()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_column\_hi\_offset@{m\_column\_hi\_offset}}
\index{m\_column\_hi\_offset@{m\_column\_hi\_offset}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_column\_hi\_offset}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_adaa0b42c167d6adae0f792e606cfc5e8} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+column\+\_\+hi\+\_\+offset\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 42} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ parse\+Device\+Address()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_column\_offset@{m\_column\_offset}}
\index{m\_column\_offset@{m\_column\_offset}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_column\_offset}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_aaf9260a2d2db62121ee0f0e5dfb4cecb} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+column\+\_\+offset\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 41} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, and \textbf{ parse\+Device\+Address()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_controller\_delay@{m\_controller\_delay}}
\index{m\_controller\_delay@{m\_controller\_delay}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_controller\_delay}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_ad06376326610e798541f75bf24be4898} 
const \textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Disagg\+::m\+\_\+controller\+\_\+delay\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 58} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_core\_id@{m\_core\_id}}
\index{m\_core\_id@{m\_core\_id}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_core\_id}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a37680569b62e8f2426454294626f6abe} 
const \textbf{ core\+\_\+id\+\_\+t} Dram\+Perf\+Model\+Disagg\+::m\+\_\+core\+\_\+id\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 20} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_data\_bus\_width@{m\_data\_bus\_width}}
\index{m\_data\_bus\_width@{m\_data\_bus\_width}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_data\_bus\_width}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_ab18699e63c65dbbcaaeb7f128493f6f8} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+data\+\_\+bus\+\_\+width\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 36} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_data\_moves@{m\_data\_moves}}
\index{m\_data\_moves@{m\_data\_moves}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_data\_moves}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_abb4432de323835b11715fb9097c29773} 
\textbf{ UInt64} Dram\+Perf\+Model\+Disagg\+::m\+\_\+data\+\_\+moves\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 131} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_dirty\_pages@{m\_dirty\_pages}}
\index{m\_dirty\_pages@{m\_dirty\_pages}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_dirty\_pages}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a399a15d238c1b60aa59239966a743e02} 
std\+::list$<$\textbf{ UInt64}$>$ Dram\+Perf\+Model\+Disagg\+::m\+\_\+dirty\+\_\+pages\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 115} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_dram\_access\_cost@{m\_dram\_access\_cost}}
\index{m\_dram\_access\_cost@{m\_dram\_access\_cost}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_dram\_access\_cost}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a679f1a5683983c2c3963891ce6f8c766} 
const \textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Disagg\+::m\+\_\+dram\+\_\+access\+\_\+cost\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 54} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_dram\_page\_size@{m\_dram\_page\_size}}
\index{m\_dram\_page\_size@{m\_dram\_page\_size}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_dram\_page\_size}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_aba4c9070075b36a9349118132dbd4ba0} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+dram\+\_\+page\+\_\+size\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 38} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ parse\+Device\+Address()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_dram\_page\_size\_log2@{m\_dram\_page\_size\_log2}}
\index{m\_dram\_page\_size\_log2@{m\_dram\_page\_size\_log2}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_dram\_page\_size\_log2}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_af0d21c3f282002dd7a31fc844841944b} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+dram\+\_\+page\+\_\+size\+\_\+log2\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 39} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_dram\_speed@{m\_dram\_speed}}
\index{m\_dram\_speed@{m\_dram\_speed}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_dram\_speed}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a10626b2e94d060440a0d53eeaa259c9e} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+dram\+\_\+speed\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 37} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_extra\_pages@{m\_extra\_pages}}
\index{m\_extra\_pages@{m\_extra\_pages}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_extra\_pages}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_af8707777bbc7d2266938c01c5c947d86} 
\textbf{ UInt64} Dram\+Perf\+Model\+Disagg\+::m\+\_\+extra\+\_\+pages\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 136} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_home\_lookup\_bit@{m\_home\_lookup\_bit}}
\index{m\_home\_lookup\_bit@{m\_home\_lookup\_bit}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_home\_lookup\_bit}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a6cb79db065941ca793a12a8ee034f661} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+home\+\_\+lookup\+\_\+bit\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 30} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ parse\+Device\+Address()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_inflight\_hits@{m\_inflight\_hits}}
\index{m\_inflight\_hits@{m\_inflight\_hits}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_inflight\_hits}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a0fa0d41feb494370bcda4eb390409a39} 
\textbf{ UInt64} Dram\+Perf\+Model\+Disagg\+::m\+\_\+inflight\+\_\+hits\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 133} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_inflight\_pages@{m\_inflight\_pages}}
\index{m\_inflight\_pages@{m\_inflight\_pages}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_inflight\_pages}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a597791efdf6d6432bdad65d500bcae5b} 
std\+::map$<$\textbf{ UInt64}, \textbf{ Subsecond\+Time}$>$ Dram\+Perf\+Model\+Disagg\+::m\+\_\+inflight\+\_\+pages\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 116} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_inflight\_redundant@{m\_inflight\_redundant}}
\index{m\_inflight\_redundant@{m\_inflight\_redundant}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_inflight\_redundant}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a79fb1093c537e485724d5626613c70e2} 
std\+::map$<$\textbf{ UInt64}, \textbf{ UInt32}$>$ Dram\+Perf\+Model\+Disagg\+::m\+\_\+inflight\+\_\+redundant\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 117} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_inflightevicted\_pages@{m\_inflightevicted\_pages}}
\index{m\_inflightevicted\_pages@{m\_inflightevicted\_pages}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_inflightevicted\_pages}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a643e6b469d1d08b0f73980972d92840e} 
std\+::map$<$\textbf{ UInt64}, \textbf{ Subsecond\+Time}$>$ Dram\+Perf\+Model\+Disagg\+::m\+\_\+inflightevicted\+\_\+pages\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 118} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_intercommand\_delay@{m\_intercommand\_delay}}
\index{m\_intercommand\_delay@{m\_intercommand\_delay}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_intercommand\_delay}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a8a91fda326228187bce81a4123d2b9c9} 
const \textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Disagg\+::m\+\_\+intercommand\+\_\+delay\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 55} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, and \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_intercommand\_delay\_long@{m\_intercommand\_delay\_long}}
\index{m\_intercommand\_delay\_long@{m\_intercommand\_delay\_long}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_intercommand\_delay\_long}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a15851c4ee4b2a3808d1fc52b250ab277} 
const \textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Disagg\+::m\+\_\+intercommand\+\_\+delay\+\_\+long\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 57} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, and \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_intercommand\_delay\_short@{m\_intercommand\_delay\_short}}
\index{m\_intercommand\_delay\_short@{m\_intercommand\_delay\_short}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_intercommand\_delay\_short}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_abb677da2e7ba03ebb2f52ed8897be349} 
const \textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Disagg\+::m\+\_\+intercommand\+\_\+delay\+\_\+short\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 56} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, and \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_local\_evictions@{m\_local\_evictions}}
\index{m\_local\_evictions@{m\_local\_evictions}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_local\_evictions}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a2d8f760f926213ac6dc5efd3367d45cd} 
\textbf{ UInt64} Dram\+Perf\+Model\+Disagg\+::m\+\_\+local\+\_\+evictions\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 135} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_local\_pages@{m\_local\_pages}}
\index{m\_local\_pages@{m\_local\_pages}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_local\_pages}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a42b5d98d4d0cc41cedc3b40c3a8d10d4} 
std\+::list$<$\textbf{ UInt64}$>$ Dram\+Perf\+Model\+Disagg\+::m\+\_\+local\+\_\+pages\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 113} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_localdram\_size@{m\_localdram\_size}}
\index{m\_localdram\_size@{m\_localdram\_size}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_localdram\_size}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_af727466b4a9256981a1ab4c955c3364a} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+localdram\+\_\+size\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 65} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_max\_bufferspace@{m\_max\_bufferspace}}
\index{m\_max\_bufferspace@{m\_max\_bufferspace}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_max\_bufferspace}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_aefbb1a5901c9fcb5e3e95952f35c11a0} 
\textbf{ UInt64} Dram\+Perf\+Model\+Disagg\+::m\+\_\+max\+\_\+bufferspace\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 138} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_num\_bank\_groups@{m\_num\_bank\_groups}}
\index{m\_num\_bank\_groups@{m\_num\_bank\_groups}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_num\_bank\_groups}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_ae360068658ce41509961a644c9b1cd8c} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+num\+\_\+bank\+\_\+groups\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 25} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, \textbf{ get\+Access\+Latency()}, and \textbf{ parse\+Device\+Address()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_num\_banks@{m\_num\_banks}}
\index{m\_num\_banks@{m\_num\_banks}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_num\_banks}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_acfb1ed08d79ef08fd73da426d8dc2b4b} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+num\+\_\+banks\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 23} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ get\+Access\+Latency()}, and \textbf{ parse\+Device\+Address()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_num\_banks\_log2@{m\_num\_banks\_log2}}
\index{m\_num\_banks\_log2@{m\_num\_banks\_log2}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_num\_banks\_log2}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a89a8cde221b7c3714030bd06b7ffeb46} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+num\+\_\+banks\+\_\+log2\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 24} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ parse\+Device\+Address()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_num\_channels@{m\_num\_channels}}
\index{m\_num\_channels@{m\_num\_channels}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_num\_channels}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a012c4ad89188aa4cdb6d57fe2cbf3b6f} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+num\+\_\+channels\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 28} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, \textbf{ parse\+Device\+Address()}, and \textbf{ $\sim$\+Dram\+Perf\+Model\+Disagg()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_num\_ranks@{m\_num\_ranks}}
\index{m\_num\_ranks@{m\_num\_ranks}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_num\_ranks}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a307a5186a5db99dbd636c38af3c54e9e} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+num\+\_\+ranks\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 26} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ get\+Access\+Latency()}, and \textbf{ parse\+Device\+Address()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_open\_page\_mapping@{m\_open\_page\_mapping}}
\index{m\_open\_page\_mapping@{m\_open\_page\_mapping}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_open\_page\_mapping}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a5f14a9ad0d015e84eac0a28ad5ea52cc} 
const bool Dram\+Perf\+Model\+Disagg\+::m\+\_\+open\+\_\+page\+\_\+mapping\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 40} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ parse\+Device\+Address()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_page\_closing@{m\_page\_closing}}
\index{m\_page\_closing@{m\_page\_closing}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_page\_closing}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a37bd8d83c9ebed4d834c1e62d8b93fb1} 
\textbf{ UInt64} Dram\+Perf\+Model\+Disagg\+::m\+\_\+page\+\_\+closing\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 123} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, and \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_page\_conflict\_data\_to\_data@{m\_page\_conflict\_data\_to\_data}}
\index{m\_page\_conflict\_data\_to\_data@{m\_page\_conflict\_data\_to\_data}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_page\_conflict\_data\_to\_data}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a1d7a1227512ee0cca767f2ca3c2247fd} 
\textbf{ UInt64} Dram\+Perf\+Model\+Disagg\+::m\+\_\+page\+\_\+conflict\+\_\+data\+\_\+to\+\_\+data\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 127} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, and \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_page\_conflict\_data\_to\_metadata@{m\_page\_conflict\_data\_to\_metadata}}
\index{m\_page\_conflict\_data\_to\_metadata@{m\_page\_conflict\_data\_to\_metadata}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_page\_conflict\_data\_to\_metadata}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_ab59b6e4f39b8832d40c21f7ef08a9db6} 
\textbf{ UInt64} Dram\+Perf\+Model\+Disagg\+::m\+\_\+page\+\_\+conflict\+\_\+data\+\_\+to\+\_\+metadata\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 126} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, and \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_page\_conflict\_metadata\_to\_data@{m\_page\_conflict\_metadata\_to\_data}}
\index{m\_page\_conflict\_metadata\_to\_data@{m\_page\_conflict\_metadata\_to\_data}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_page\_conflict\_metadata\_to\_data}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_af3c95c94b30790d1b8882071c592d121} 
\textbf{ UInt64} Dram\+Perf\+Model\+Disagg\+::m\+\_\+page\+\_\+conflict\+\_\+metadata\+\_\+to\+\_\+data\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 125} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, and \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_page\_conflict\_metadata\_to\_metadata@{m\_page\_conflict\_metadata\_to\_metadata}}
\index{m\_page\_conflict\_metadata\_to\_metadata@{m\_page\_conflict\_metadata\_to\_metadata}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_page\_conflict\_metadata\_to\_metadata}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_abb22e107ecae3e9e7f29bde658b4ebdb} 
\textbf{ UInt64} Dram\+Perf\+Model\+Disagg\+::m\+\_\+page\+\_\+conflict\+\_\+metadata\+\_\+to\+\_\+metadata\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 128} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, and \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_page\_empty@{m\_page\_empty}}
\index{m\_page\_empty@{m\_page\_empty}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_page\_empty}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a11dc39f090647dfc57ddd8d16d90e884} 
\textbf{ UInt64} Dram\+Perf\+Model\+Disagg\+::m\+\_\+page\+\_\+empty\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 122} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, and \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_page\_hits@{m\_page\_hits}}
\index{m\_page\_hits@{m\_page\_hits}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_page\_hits}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a21f19892cff78e26a27f4a89f26d5233} 
\textbf{ UInt64} Dram\+Perf\+Model\+Disagg\+::m\+\_\+page\+\_\+hits\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 121} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, and \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_page\_miss@{m\_page\_miss}}
\index{m\_page\_miss@{m\_page\_miss}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_page\_miss}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_ac825909523359c052f2fbd1e38fcb77b} 
\textbf{ UInt64} Dram\+Perf\+Model\+Disagg\+::m\+\_\+page\+\_\+miss\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 124} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, and \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_page\_prefetches@{m\_page\_prefetches}}
\index{m\_page\_prefetches@{m\_page\_prefetches}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_page\_prefetches}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_af815a03d452e1b2ccaf219281129b67c} 
\textbf{ UInt64} Dram\+Perf\+Model\+Disagg\+::m\+\_\+page\+\_\+prefetches\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 132} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_queue\_model@{m\_queue\_model}}
\index{m\_queue\_model@{m\_queue\_model}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_queue\_model}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a3d01479284e8af3224752a0676a82cbb} 
std\+::vector$<$\textbf{ Queue\+Model}$\ast$$>$ Dram\+Perf\+Model\+Disagg\+::m\+\_\+queue\+\_\+model\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 85} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, \textbf{ get\+Access\+Latency()}, and \textbf{ $\sim$\+Dram\+Perf\+Model\+Disagg()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_randomize\_address@{m\_randomize\_address}}
\index{m\_randomize\_address@{m\_randomize\_address}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_randomize\_address}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_ab750f34179b51e8076055e5ddeb6fe65} 
const bool Dram\+Perf\+Model\+Disagg\+::m\+\_\+randomize\+\_\+address\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 44} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, and \textbf{ parse\+Device\+Address()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_randomize\_offset@{m\_randomize\_offset}}
\index{m\_randomize\_offset@{m\_randomize\_offset}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_randomize\_offset}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a3591640230b42638d1887abc55350c67} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+randomize\+\_\+offset\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 45} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ parse\+Device\+Address()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_rank\_avail@{m\_rank\_avail}}
\index{m\_rank\_avail@{m\_rank\_avail}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_rank\_avail}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a1a02e174d1891198a497c6cd7b738cba} 
std\+::vector$<$\textbf{ Queue\+Model}$\ast$$>$ Dram\+Perf\+Model\+Disagg\+::m\+\_\+rank\+\_\+avail\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 86} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, \textbf{ get\+Access\+Latency()}, and \textbf{ $\sim$\+Dram\+Perf\+Model\+Disagg()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_rank\_offset@{m\_rank\_offset}}
\index{m\_rank\_offset@{m\_rank\_offset}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_rank\_offset}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_aed671ecacf635028aebe7a5abfa7c4ca} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+rank\+\_\+offset\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 27} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ parse\+Device\+Address()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_redundant\_moves@{m\_redundant\_moves}}
\index{m\_redundant\_moves@{m\_redundant\_moves}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_redundant\_moves}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a84652a0c75e7e82a6852164b6a39a1de} 
\textbf{ UInt64} Dram\+Perf\+Model\+Disagg\+::m\+\_\+redundant\+\_\+moves\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 137} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_refresh\_interval@{m\_refresh\_interval}}
\index{m\_refresh\_interval@{m\_refresh\_interval}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_refresh\_interval}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a9c8f73e14eddf8232a07f77f1da7b197} 
const \textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Disagg\+::m\+\_\+refresh\+\_\+interval\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 59} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_refresh\_length@{m\_refresh\_length}}
\index{m\_refresh\_length@{m\_refresh\_length}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_refresh\_length}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a7ef6e30c10f4dc31b7b3ff6c2ab5ed7e} 
const \textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Disagg\+::m\+\_\+refresh\+\_\+length\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 60} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_total\_access\_latency@{m\_total\_access\_latency}}
\index{m\_total\_access\_latency@{m\_total\_access\_latency}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_total\_access\_latency}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_ad068ee9596dd356eeb5a4de7ce1865cc} 
\textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Disagg\+::m\+\_\+total\+\_\+access\+\_\+latency\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 141} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_total\_bank\_groups@{m\_total\_bank\_groups}}
\index{m\_total\_bank\_groups@{m\_total\_bank\_groups}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_total\_bank\_groups}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a6770151c13d62c40e01f6bad1058440a} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+total\+\_\+bank\+\_\+groups\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 35} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, \textbf{ get\+Access\+Latency()}, and \textbf{ $\sim$\+Dram\+Perf\+Model\+Disagg()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_total\_banks@{m\_total\_banks}}
\index{m\_total\_banks@{m\_total\_banks}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_total\_banks}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a12022e3925dcc6ad20bd7b5b298de911} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+total\+\_\+banks\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 34} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_total\_queueing\_delay@{m\_total\_queueing\_delay}}
\index{m\_total\_queueing\_delay@{m\_total\_queueing\_delay}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_total\_queueing\_delay}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a2d230757d82a5c780cce8d1f5ba00c03} 
\textbf{ Subsecond\+Time} Dram\+Perf\+Model\+Disagg\+::m\+\_\+total\+\_\+queueing\+\_\+delay\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 140} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_total\_ranks@{m\_total\_ranks}}
\index{m\_total\_ranks@{m\_total\_ranks}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_total\_ranks}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a24a6f20e3a16ab9e944f59767297c3d5} 
const \textbf{ UInt32} Dram\+Perf\+Model\+Disagg\+::m\+\_\+total\+\_\+ranks\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 31} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}, \textbf{ get\+Access\+Latency()}, and \textbf{ $\sim$\+Dram\+Perf\+Model\+Disagg()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!m\_writeback\_pages@{m\_writeback\_pages}}
\index{m\_writeback\_pages@{m\_writeback\_pages}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{m\_writeback\_pages}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_adde2b9c04aeb1478dbe529acd084cef2} 
\textbf{ UInt64} Dram\+Perf\+Model\+Disagg\+::m\+\_\+writeback\+\_\+pages\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 134} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ Dram\+Perf\+Model\+Disagg()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!open\_row\_policy@{open\_row\_policy}}
\index{open\_row\_policy@{open\_row\_policy}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{open\_row\_policy}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_ae344242efcca9d1ec0eee458bab6a39e} 
bool Dram\+Perf\+Model\+Disagg\+::open\+\_\+row\+\_\+policy\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 145} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ get\+Access\+Latency()}.

\index{DramPerfModelDisagg@{DramPerfModelDisagg}!selective\_constant\_time\_policy@{selective\_constant\_time\_policy}}
\index{selective\_constant\_time\_policy@{selective\_constant\_time\_policy}!DramPerfModelDisagg@{DramPerfModelDisagg}}
\doxysubsubsection{selective\_constant\_time\_policy}
{\footnotesize\ttfamily \label{classDramPerfModelDisagg_a380ee7f63c0f8e2dd5e39472545d4e24} 
bool Dram\+Perf\+Model\+Disagg\+::selective\+\_\+constant\+\_\+time\+\_\+policy\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 144} of file \textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}.



Referenced by \textbf{ get\+Access\+Latency()}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
common/performance\+\_\+model/\textbf{ dram\+\_\+perf\+\_\+model\+\_\+disagg.\+h}\item 
common/performance\+\_\+model/\textbf{ dram\+\_\+perf\+\_\+model\+\_\+disag.\+cc}\end{DoxyCompactItemize}
