/******************************************************************************
 *  Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.

 ******************************************************************************/

/******************************************************************************
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jan  9 16:23:03 2018
 *                 Full Compile MD5 Checksum  2ff608fe362eb86bea5ba570b815521f
 *                     (minus title and desc)
 *                 MD5 Checksum               f58b8ef6a7a1966baf956e0d7af563c5
 *
 * lock_release:   r_1777
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1859
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pt902453/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pt902453/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_BVNM_INTR2_1_H__
#define BCHP_BVNM_INTR2_1_H__

/***************************************************************************
 *BVNM_INTR2_1 - BVN Middle Interrupt Controller 1 (BVN Errors INTR to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNM_INTR2_1_R5F_STATUS             0x00047100 /* [RO][32] R5f interrupt Status Register */
#define BCHP_BVNM_INTR2_1_R5F_SET                0x00047104 /* [WO][32] R5f interrupt Set Register */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR              0x00047108 /* [WO][32] R5f interrupt Clear Register */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS        0x0004710c /* [RO][32] R5f interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET           0x00047110 /* [WO][32] R5f interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR         0x00047114 /* [WO][32] R5f interrupt Mask Clear Register */
#define BCHP_BVNM_INTR2_1_PCI_STATUS             0x00047118 /* [RO][32] PCI interrupt Status Register */
#define BCHP_BVNM_INTR2_1_PCI_SET                0x0004711c /* [WO][32] PCI interrupt Set Register */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR              0x00047120 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS        0x00047124 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET           0x00047128 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR         0x0004712c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_STATUS :: reserved0 [31:24] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved0_MASK                0xff000000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved0_SHIFT               24

/* BVNM_INTR2_1 :: R5F_STATUS :: MDI_3_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_3_BVB_IN_INTR_MASK        0x00800000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_3_BVB_IN_INTR_SHIFT       23
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_3_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: reserved1 [22:22] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved1_MASK                0x00400000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved1_SHIFT               22

/* BVNM_INTR2_1 :: R5F_STATUS :: HSCL_3_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_3_INTR_MASK              0x00200000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_3_INTR_SHIFT             21
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_3_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: MVP_TOP_3_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_3_INTR_MASK           0x00100000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_3_INTR_SHIFT          20
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_3_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_BVB_IN_INTR_MASK        0x00080000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_BVB_IN_INTR_SHIFT       19
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: reserved2 [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved2_MASK                0x00040000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved2_SHIFT               18

/* BVNM_INTR2_1 :: R5F_STATUS :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_2_INTR_MASK              0x00020000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_2_INTR_SHIFT             17
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_2_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_2_INTR_MASK           0x00010000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_2_INTR_SHIFT          16
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_2_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: reserved3 [15:12] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved3_MASK                0x0000f000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved3_SHIFT               12

/* BVNM_INTR2_1 :: R5F_STATUS :: DNR_3_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_3_ERR_INTR_MASK           0x00000800
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_3_ERR_INTR_SHIFT          11
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_3_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_2_ERR_INTR_MASK           0x00000400
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_2_ERR_INTR_SHIFT          10
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_2_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: reserved4 [09:09] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved4_MASK                0x00000200
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved4_SHIFT               9

/* BVNM_INTR2_1 :: R5F_STATUS :: ITM_0_ERR_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_ITM_0_ERR_INTR_MASK           0x00000100
#define BCHP_BVNM_INTR2_1_R5F_STATUS_ITM_0_ERR_INTR_SHIFT          8
#define BCHP_BVNM_INTR2_1_R5F_STATUS_ITM_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: VFC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_VFC_2_ERR_INTR_MASK           0x00000080
#define BCHP_BVNM_INTR2_1_R5F_STATUS_VFC_2_ERR_INTR_SHIFT          7
#define BCHP_BVNM_INTR2_1_R5F_STATUS_VFC_2_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: VFC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_VFC_1_ERR_INTR_MASK           0x00000040
#define BCHP_BVNM_INTR2_1_R5F_STATUS_VFC_1_ERR_INTR_SHIFT          6
#define BCHP_BVNM_INTR2_1_R5F_STATUS_VFC_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: VFC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_VFC_0_ERR_INTR_MASK           0x00000020
#define BCHP_BVNM_INTR2_1_R5F_STATUS_VFC_0_ERR_INTR_SHIFT          5
#define BCHP_BVNM_INTR2_1_R5F_STATUS_VFC_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: reserved5 [04:00] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved5_MASK                0x0000001f
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved5_SHIFT               0

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_SET :: reserved0 [31:24] */
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved0_MASK                   0xff000000
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved0_SHIFT                  24

/* BVNM_INTR2_1 :: R5F_SET :: MDI_3_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_3_BVB_IN_INTR_MASK           0x00800000
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_3_BVB_IN_INTR_SHIFT          23
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_3_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: reserved1 [22:22] */
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved1_MASK                   0x00400000
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved1_SHIFT                  22

/* BVNM_INTR2_1 :: R5F_SET :: HSCL_3_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_3_INTR_MASK                 0x00200000
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_3_INTR_SHIFT                21
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_3_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: MVP_TOP_3_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_3_INTR_MASK              0x00100000
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_3_INTR_SHIFT             20
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_3_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_BVB_IN_INTR_MASK           0x00080000
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_BVB_IN_INTR_SHIFT          19
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: reserved2 [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved2_MASK                   0x00040000
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved2_SHIFT                  18

/* BVNM_INTR2_1 :: R5F_SET :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_2_INTR_MASK                 0x00020000
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_2_INTR_SHIFT                17
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_2_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_2_INTR_MASK              0x00010000
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_2_INTR_SHIFT             16
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_2_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: reserved3 [15:12] */
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved3_MASK                   0x0000f000
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved3_SHIFT                  12

/* BVNM_INTR2_1 :: R5F_SET :: DNR_3_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_3_ERR_INTR_MASK              0x00000800
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_3_ERR_INTR_SHIFT             11
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_3_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_2_ERR_INTR_MASK              0x00000400
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_2_ERR_INTR_SHIFT             10
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_2_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: reserved4 [09:09] */
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved4_MASK                   0x00000200
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved4_SHIFT                  9

/* BVNM_INTR2_1 :: R5F_SET :: ITM_0_ERR_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_SET_ITM_0_ERR_INTR_MASK              0x00000100
#define BCHP_BVNM_INTR2_1_R5F_SET_ITM_0_ERR_INTR_SHIFT             8
#define BCHP_BVNM_INTR2_1_R5F_SET_ITM_0_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: VFC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_SET_VFC_2_ERR_INTR_MASK              0x00000080
#define BCHP_BVNM_INTR2_1_R5F_SET_VFC_2_ERR_INTR_SHIFT             7
#define BCHP_BVNM_INTR2_1_R5F_SET_VFC_2_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: VFC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_SET_VFC_1_ERR_INTR_MASK              0x00000040
#define BCHP_BVNM_INTR2_1_R5F_SET_VFC_1_ERR_INTR_SHIFT             6
#define BCHP_BVNM_INTR2_1_R5F_SET_VFC_1_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: VFC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_SET_VFC_0_ERR_INTR_MASK              0x00000020
#define BCHP_BVNM_INTR2_1_R5F_SET_VFC_0_ERR_INTR_SHIFT             5
#define BCHP_BVNM_INTR2_1_R5F_SET_VFC_0_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: reserved5 [04:00] */
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved5_MASK                   0x0000001f
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved5_SHIFT                  0

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_CLEAR :: reserved0 [31:24] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved0_MASK                 0xff000000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved0_SHIFT                24

/* BVNM_INTR2_1 :: R5F_CLEAR :: MDI_3_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_3_BVB_IN_INTR_MASK         0x00800000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_3_BVB_IN_INTR_SHIFT        23
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_3_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: reserved1 [22:22] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved1_MASK                 0x00400000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved1_SHIFT                22

/* BVNM_INTR2_1 :: R5F_CLEAR :: HSCL_3_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_3_INTR_MASK               0x00200000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_3_INTR_SHIFT              21
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_3_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: MVP_TOP_3_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_3_INTR_MASK            0x00100000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_3_INTR_SHIFT           20
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_3_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_BVB_IN_INTR_MASK         0x00080000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_BVB_IN_INTR_SHIFT        19
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: reserved2 [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved2_MASK                 0x00040000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved2_SHIFT                18

/* BVNM_INTR2_1 :: R5F_CLEAR :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_2_INTR_MASK               0x00020000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_2_INTR_SHIFT              17
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_2_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_2_INTR_MASK            0x00010000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_2_INTR_SHIFT           16
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_2_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: reserved3 [15:12] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved3_MASK                 0x0000f000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved3_SHIFT                12

/* BVNM_INTR2_1 :: R5F_CLEAR :: DNR_3_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_3_ERR_INTR_MASK            0x00000800
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_3_ERR_INTR_SHIFT           11
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_3_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_2_ERR_INTR_MASK            0x00000400
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_2_ERR_INTR_SHIFT           10
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_2_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: reserved4 [09:09] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved4_MASK                 0x00000200
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved4_SHIFT                9

/* BVNM_INTR2_1 :: R5F_CLEAR :: ITM_0_ERR_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_ITM_0_ERR_INTR_MASK            0x00000100
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_ITM_0_ERR_INTR_SHIFT           8
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_ITM_0_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: VFC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_VFC_2_ERR_INTR_MASK            0x00000080
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_VFC_2_ERR_INTR_SHIFT           7
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_VFC_2_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: VFC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_VFC_1_ERR_INTR_MASK            0x00000040
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_VFC_1_ERR_INTR_SHIFT           6
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_VFC_1_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: VFC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_VFC_0_ERR_INTR_MASK            0x00000020
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_VFC_0_ERR_INTR_SHIFT           5
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_VFC_0_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: reserved5 [04:00] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved5_MASK                 0x0000001f
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved5_SHIFT                0

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: reserved0 [31:24] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved0_MASK           0xff000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved0_SHIFT          24

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: MDI_3_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_3_BVB_IN_INTR_MASK   0x00800000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_3_BVB_IN_INTR_SHIFT  23
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_3_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: reserved1 [22:22] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved1_MASK           0x00400000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved1_SHIFT          22

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: HSCL_3_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_3_INTR_MASK         0x00200000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_3_INTR_SHIFT        21
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_3_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: MVP_TOP_3_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_3_INTR_MASK      0x00100000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_3_INTR_SHIFT     20
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_3_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_BVB_IN_INTR_MASK   0x00080000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_BVB_IN_INTR_SHIFT  19
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: reserved2 [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved2_MASK           0x00040000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved2_SHIFT          18

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_2_INTR_MASK         0x00020000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_2_INTR_SHIFT        17
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_2_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_2_INTR_MASK      0x00010000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_2_INTR_SHIFT     16
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_2_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: reserved3 [15:12] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved3_MASK           0x0000f000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved3_SHIFT          12

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: DNR_3_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_3_ERR_INTR_MASK      0x00000800
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_3_ERR_INTR_SHIFT     11
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_3_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_2_ERR_INTR_MASK      0x00000400
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_2_ERR_INTR_SHIFT     10
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_2_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: reserved4 [09:09] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved4_MASK           0x00000200
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved4_SHIFT          9

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: ITM_0_ERR_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_ITM_0_ERR_INTR_MASK      0x00000100
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_ITM_0_ERR_INTR_SHIFT     8
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_ITM_0_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: VFC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_VFC_2_ERR_INTR_MASK      0x00000080
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_VFC_2_ERR_INTR_SHIFT     7
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_VFC_2_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: VFC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_VFC_1_ERR_INTR_MASK      0x00000040
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_VFC_1_ERR_INTR_SHIFT     6
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_VFC_1_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: VFC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_VFC_0_ERR_INTR_MASK      0x00000020
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_VFC_0_ERR_INTR_SHIFT     5
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_VFC_0_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: reserved5 [04:00] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved5_MASK           0x0000001f
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved5_SHIFT          0

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_MASK_SET :: reserved0 [31:24] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved0_MASK              0xff000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved0_SHIFT             24

/* BVNM_INTR2_1 :: R5F_MASK_SET :: MDI_3_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_3_BVB_IN_INTR_MASK      0x00800000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_3_BVB_IN_INTR_SHIFT     23
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_3_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: reserved1 [22:22] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved1_MASK              0x00400000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved1_SHIFT             22

/* BVNM_INTR2_1 :: R5F_MASK_SET :: HSCL_3_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_3_INTR_MASK            0x00200000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_3_INTR_SHIFT           21
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_3_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: MVP_TOP_3_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_3_INTR_MASK         0x00100000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_3_INTR_SHIFT        20
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_3_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_BVB_IN_INTR_MASK      0x00080000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_BVB_IN_INTR_SHIFT     19
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: reserved2 [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved2_MASK              0x00040000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved2_SHIFT             18

/* BVNM_INTR2_1 :: R5F_MASK_SET :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_2_INTR_MASK            0x00020000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_2_INTR_SHIFT           17
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_2_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_2_INTR_MASK         0x00010000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_2_INTR_SHIFT        16
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_2_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: reserved3 [15:12] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved3_MASK              0x0000f000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved3_SHIFT             12

/* BVNM_INTR2_1 :: R5F_MASK_SET :: DNR_3_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_3_ERR_INTR_MASK         0x00000800
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_3_ERR_INTR_SHIFT        11
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_3_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_2_ERR_INTR_MASK         0x00000400
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_2_ERR_INTR_SHIFT        10
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_2_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: reserved4 [09:09] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved4_MASK              0x00000200
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved4_SHIFT             9

/* BVNM_INTR2_1 :: R5F_MASK_SET :: ITM_0_ERR_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_ITM_0_ERR_INTR_MASK         0x00000100
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_ITM_0_ERR_INTR_SHIFT        8
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_ITM_0_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: VFC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_VFC_2_ERR_INTR_MASK         0x00000080
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_VFC_2_ERR_INTR_SHIFT        7
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_VFC_2_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: VFC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_VFC_1_ERR_INTR_MASK         0x00000040
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_VFC_1_ERR_INTR_SHIFT        6
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_VFC_1_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: VFC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_VFC_0_ERR_INTR_MASK         0x00000020
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_VFC_0_ERR_INTR_SHIFT        5
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_VFC_0_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: reserved5 [04:00] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved5_MASK              0x0000001f
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved5_SHIFT             0

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: reserved0 [31:24] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved0_MASK            0xff000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved0_SHIFT           24

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: MDI_3_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_3_BVB_IN_INTR_MASK    0x00800000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_3_BVB_IN_INTR_SHIFT   23
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_3_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: reserved1 [22:22] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved1_MASK            0x00400000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved1_SHIFT           22

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: HSCL_3_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_3_INTR_MASK          0x00200000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_3_INTR_SHIFT         21
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_3_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: MVP_TOP_3_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_3_INTR_MASK       0x00100000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_3_INTR_SHIFT      20
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_3_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_BVB_IN_INTR_MASK    0x00080000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_BVB_IN_INTR_SHIFT   19
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: reserved2 [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved2_MASK            0x00040000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved2_SHIFT           18

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_2_INTR_MASK          0x00020000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_2_INTR_SHIFT         17
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_2_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_2_INTR_MASK       0x00010000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_2_INTR_SHIFT      16
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_2_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: reserved3 [15:12] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved3_MASK            0x0000f000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved3_SHIFT           12

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: DNR_3_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_3_ERR_INTR_MASK       0x00000800
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_3_ERR_INTR_SHIFT      11
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_3_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_2_ERR_INTR_MASK       0x00000400
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_2_ERR_INTR_SHIFT      10
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_2_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: reserved4 [09:09] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved4_MASK            0x00000200
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved4_SHIFT           9

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: ITM_0_ERR_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_ITM_0_ERR_INTR_MASK       0x00000100
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_ITM_0_ERR_INTR_SHIFT      8
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_ITM_0_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: VFC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_VFC_2_ERR_INTR_MASK       0x00000080
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_VFC_2_ERR_INTR_SHIFT      7
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_VFC_2_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: VFC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_VFC_1_ERR_INTR_MASK       0x00000040
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_VFC_1_ERR_INTR_SHIFT      6
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_VFC_1_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: VFC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_VFC_0_ERR_INTR_MASK       0x00000020
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_VFC_0_ERR_INTR_SHIFT      5
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_VFC_0_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: reserved5 [04:00] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved5_MASK            0x0000001f
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved5_SHIFT           0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_STATUS :: reserved0 [31:24] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved0_MASK                0xff000000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved0_SHIFT               24

/* BVNM_INTR2_1 :: PCI_STATUS :: MDI_3_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_3_BVB_IN_INTR_MASK        0x00800000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_3_BVB_IN_INTR_SHIFT       23
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_3_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: reserved1 [22:22] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved1_MASK                0x00400000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved1_SHIFT               22

/* BVNM_INTR2_1 :: PCI_STATUS :: HSCL_3_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_3_INTR_MASK              0x00200000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_3_INTR_SHIFT             21
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_3_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: MVP_TOP_3_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_3_INTR_MASK           0x00100000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_3_INTR_SHIFT          20
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_3_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_BVB_IN_INTR_MASK        0x00080000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_BVB_IN_INTR_SHIFT       19
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: reserved2 [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved2_MASK                0x00040000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved2_SHIFT               18

/* BVNM_INTR2_1 :: PCI_STATUS :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_2_INTR_MASK              0x00020000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_2_INTR_SHIFT             17
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_2_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_2_INTR_MASK           0x00010000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_2_INTR_SHIFT          16
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_2_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: reserved3 [15:12] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved3_MASK                0x0000f000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved3_SHIFT               12

/* BVNM_INTR2_1 :: PCI_STATUS :: DNR_3_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_3_ERR_INTR_MASK           0x00000800
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_3_ERR_INTR_SHIFT          11
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_3_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_2_ERR_INTR_MASK           0x00000400
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_2_ERR_INTR_SHIFT          10
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_2_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: reserved4 [09:09] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved4_MASK                0x00000200
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved4_SHIFT               9

/* BVNM_INTR2_1 :: PCI_STATUS :: ITM_0_ERR_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_ITM_0_ERR_INTR_MASK           0x00000100
#define BCHP_BVNM_INTR2_1_PCI_STATUS_ITM_0_ERR_INTR_SHIFT          8
#define BCHP_BVNM_INTR2_1_PCI_STATUS_ITM_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: VFC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_VFC_2_ERR_INTR_MASK           0x00000080
#define BCHP_BVNM_INTR2_1_PCI_STATUS_VFC_2_ERR_INTR_SHIFT          7
#define BCHP_BVNM_INTR2_1_PCI_STATUS_VFC_2_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: VFC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_VFC_1_ERR_INTR_MASK           0x00000040
#define BCHP_BVNM_INTR2_1_PCI_STATUS_VFC_1_ERR_INTR_SHIFT          6
#define BCHP_BVNM_INTR2_1_PCI_STATUS_VFC_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: VFC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_VFC_0_ERR_INTR_MASK           0x00000020
#define BCHP_BVNM_INTR2_1_PCI_STATUS_VFC_0_ERR_INTR_SHIFT          5
#define BCHP_BVNM_INTR2_1_PCI_STATUS_VFC_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: reserved5 [04:00] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved5_MASK                0x0000001f
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved5_SHIFT               0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_SET :: reserved0 [31:24] */
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved0_MASK                   0xff000000
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved0_SHIFT                  24

/* BVNM_INTR2_1 :: PCI_SET :: MDI_3_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_3_BVB_IN_INTR_MASK           0x00800000
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_3_BVB_IN_INTR_SHIFT          23
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_3_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: reserved1 [22:22] */
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved1_MASK                   0x00400000
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved1_SHIFT                  22

/* BVNM_INTR2_1 :: PCI_SET :: HSCL_3_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_3_INTR_MASK                 0x00200000
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_3_INTR_SHIFT                21
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_3_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: MVP_TOP_3_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_3_INTR_MASK              0x00100000
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_3_INTR_SHIFT             20
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_3_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_BVB_IN_INTR_MASK           0x00080000
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_BVB_IN_INTR_SHIFT          19
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: reserved2 [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved2_MASK                   0x00040000
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved2_SHIFT                  18

/* BVNM_INTR2_1 :: PCI_SET :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_2_INTR_MASK                 0x00020000
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_2_INTR_SHIFT                17
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_2_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_2_INTR_MASK              0x00010000
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_2_INTR_SHIFT             16
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_2_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: reserved3 [15:12] */
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved3_MASK                   0x0000f000
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved3_SHIFT                  12

/* BVNM_INTR2_1 :: PCI_SET :: DNR_3_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_3_ERR_INTR_MASK              0x00000800
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_3_ERR_INTR_SHIFT             11
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_3_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_2_ERR_INTR_MASK              0x00000400
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_2_ERR_INTR_SHIFT             10
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_2_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: reserved4 [09:09] */
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved4_MASK                   0x00000200
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved4_SHIFT                  9

/* BVNM_INTR2_1 :: PCI_SET :: ITM_0_ERR_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_SET_ITM_0_ERR_INTR_MASK              0x00000100
#define BCHP_BVNM_INTR2_1_PCI_SET_ITM_0_ERR_INTR_SHIFT             8
#define BCHP_BVNM_INTR2_1_PCI_SET_ITM_0_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: VFC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_SET_VFC_2_ERR_INTR_MASK              0x00000080
#define BCHP_BVNM_INTR2_1_PCI_SET_VFC_2_ERR_INTR_SHIFT             7
#define BCHP_BVNM_INTR2_1_PCI_SET_VFC_2_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: VFC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_SET_VFC_1_ERR_INTR_MASK              0x00000040
#define BCHP_BVNM_INTR2_1_PCI_SET_VFC_1_ERR_INTR_SHIFT             6
#define BCHP_BVNM_INTR2_1_PCI_SET_VFC_1_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: VFC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_SET_VFC_0_ERR_INTR_MASK              0x00000020
#define BCHP_BVNM_INTR2_1_PCI_SET_VFC_0_ERR_INTR_SHIFT             5
#define BCHP_BVNM_INTR2_1_PCI_SET_VFC_0_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: reserved5 [04:00] */
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved5_MASK                   0x0000001f
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved5_SHIFT                  0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_CLEAR :: reserved0 [31:24] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved0_MASK                 0xff000000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved0_SHIFT                24

/* BVNM_INTR2_1 :: PCI_CLEAR :: MDI_3_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_3_BVB_IN_INTR_MASK         0x00800000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_3_BVB_IN_INTR_SHIFT        23
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_3_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: reserved1 [22:22] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved1_MASK                 0x00400000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved1_SHIFT                22

/* BVNM_INTR2_1 :: PCI_CLEAR :: HSCL_3_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_3_INTR_MASK               0x00200000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_3_INTR_SHIFT              21
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_3_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: MVP_TOP_3_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_3_INTR_MASK            0x00100000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_3_INTR_SHIFT           20
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_3_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_BVB_IN_INTR_MASK         0x00080000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_BVB_IN_INTR_SHIFT        19
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: reserved2 [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved2_MASK                 0x00040000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved2_SHIFT                18

/* BVNM_INTR2_1 :: PCI_CLEAR :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_2_INTR_MASK               0x00020000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_2_INTR_SHIFT              17
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_2_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_2_INTR_MASK            0x00010000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_2_INTR_SHIFT           16
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_2_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: reserved3 [15:12] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved3_MASK                 0x0000f000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved3_SHIFT                12

/* BVNM_INTR2_1 :: PCI_CLEAR :: DNR_3_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_3_ERR_INTR_MASK            0x00000800
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_3_ERR_INTR_SHIFT           11
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_3_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_2_ERR_INTR_MASK            0x00000400
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_2_ERR_INTR_SHIFT           10
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_2_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: reserved4 [09:09] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved4_MASK                 0x00000200
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved4_SHIFT                9

/* BVNM_INTR2_1 :: PCI_CLEAR :: ITM_0_ERR_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_ITM_0_ERR_INTR_MASK            0x00000100
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_ITM_0_ERR_INTR_SHIFT           8
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_ITM_0_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: VFC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_VFC_2_ERR_INTR_MASK            0x00000080
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_VFC_2_ERR_INTR_SHIFT           7
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_VFC_2_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: VFC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_VFC_1_ERR_INTR_MASK            0x00000040
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_VFC_1_ERR_INTR_SHIFT           6
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_VFC_1_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: VFC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_VFC_0_ERR_INTR_MASK            0x00000020
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_VFC_0_ERR_INTR_SHIFT           5
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_VFC_0_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: reserved5 [04:00] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved5_MASK                 0x0000001f
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved5_SHIFT                0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: reserved0 [31:24] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved0_MASK           0xff000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved0_SHIFT          24

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: MDI_3_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_3_BVB_IN_INTR_MASK   0x00800000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_3_BVB_IN_INTR_SHIFT  23
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_3_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: reserved1 [22:22] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved1_MASK           0x00400000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved1_SHIFT          22

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: HSCL_3_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_3_INTR_MASK         0x00200000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_3_INTR_SHIFT        21
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_3_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: MVP_TOP_3_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_3_INTR_MASK      0x00100000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_3_INTR_SHIFT     20
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_3_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_BVB_IN_INTR_MASK   0x00080000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_BVB_IN_INTR_SHIFT  19
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: reserved2 [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved2_MASK           0x00040000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved2_SHIFT          18

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_2_INTR_MASK         0x00020000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_2_INTR_SHIFT        17
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_2_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_2_INTR_MASK      0x00010000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_2_INTR_SHIFT     16
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_2_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: reserved3 [15:12] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved3_MASK           0x0000f000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved3_SHIFT          12

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: DNR_3_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_3_ERR_INTR_MASK      0x00000800
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_3_ERR_INTR_SHIFT     11
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_3_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_2_ERR_INTR_MASK      0x00000400
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_2_ERR_INTR_SHIFT     10
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_2_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: reserved4 [09:09] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved4_MASK           0x00000200
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved4_SHIFT          9

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: ITM_0_ERR_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_ITM_0_ERR_INTR_MASK      0x00000100
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_ITM_0_ERR_INTR_SHIFT     8
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_ITM_0_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: VFC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_VFC_2_ERR_INTR_MASK      0x00000080
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_VFC_2_ERR_INTR_SHIFT     7
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_VFC_2_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: VFC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_VFC_1_ERR_INTR_MASK      0x00000040
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_VFC_1_ERR_INTR_SHIFT     6
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_VFC_1_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: VFC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_VFC_0_ERR_INTR_MASK      0x00000020
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_VFC_0_ERR_INTR_SHIFT     5
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_VFC_0_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: reserved5 [04:00] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved5_MASK           0x0000001f
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved5_SHIFT          0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_MASK_SET :: reserved0 [31:24] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved0_MASK              0xff000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved0_SHIFT             24

/* BVNM_INTR2_1 :: PCI_MASK_SET :: MDI_3_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_3_BVB_IN_INTR_MASK      0x00800000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_3_BVB_IN_INTR_SHIFT     23
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_3_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: reserved1 [22:22] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved1_MASK              0x00400000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved1_SHIFT             22

/* BVNM_INTR2_1 :: PCI_MASK_SET :: HSCL_3_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_3_INTR_MASK            0x00200000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_3_INTR_SHIFT           21
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_3_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: MVP_TOP_3_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_3_INTR_MASK         0x00100000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_3_INTR_SHIFT        20
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_3_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_BVB_IN_INTR_MASK      0x00080000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_BVB_IN_INTR_SHIFT     19
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: reserved2 [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved2_MASK              0x00040000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved2_SHIFT             18

/* BVNM_INTR2_1 :: PCI_MASK_SET :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_2_INTR_MASK            0x00020000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_2_INTR_SHIFT           17
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_2_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_2_INTR_MASK         0x00010000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_2_INTR_SHIFT        16
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_2_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: reserved3 [15:12] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved3_MASK              0x0000f000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved3_SHIFT             12

/* BVNM_INTR2_1 :: PCI_MASK_SET :: DNR_3_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_3_ERR_INTR_MASK         0x00000800
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_3_ERR_INTR_SHIFT        11
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_3_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_2_ERR_INTR_MASK         0x00000400
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_2_ERR_INTR_SHIFT        10
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_2_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: reserved4 [09:09] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved4_MASK              0x00000200
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved4_SHIFT             9

/* BVNM_INTR2_1 :: PCI_MASK_SET :: ITM_0_ERR_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_ITM_0_ERR_INTR_MASK         0x00000100
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_ITM_0_ERR_INTR_SHIFT        8
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_ITM_0_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: VFC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_VFC_2_ERR_INTR_MASK         0x00000080
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_VFC_2_ERR_INTR_SHIFT        7
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_VFC_2_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: VFC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_VFC_1_ERR_INTR_MASK         0x00000040
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_VFC_1_ERR_INTR_SHIFT        6
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_VFC_1_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: VFC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_VFC_0_ERR_INTR_MASK         0x00000020
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_VFC_0_ERR_INTR_SHIFT        5
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_VFC_0_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: reserved5 [04:00] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved5_MASK              0x0000001f
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved5_SHIFT             0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: reserved0 [31:24] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved0_MASK            0xff000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved0_SHIFT           24

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: MDI_3_BVB_IN_INTR [23:23] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_3_BVB_IN_INTR_MASK    0x00800000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_3_BVB_IN_INTR_SHIFT   23
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_3_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: reserved1 [22:22] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved1_MASK            0x00400000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved1_SHIFT           22

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: HSCL_3_INTR [21:21] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_3_INTR_MASK          0x00200000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_3_INTR_SHIFT         21
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_3_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: MVP_TOP_3_INTR [20:20] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_3_INTR_MASK       0x00100000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_3_INTR_SHIFT      20
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_3_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_BVB_IN_INTR_MASK    0x00080000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_BVB_IN_INTR_SHIFT   19
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: reserved2 [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved2_MASK            0x00040000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved2_SHIFT           18

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_2_INTR_MASK          0x00020000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_2_INTR_SHIFT         17
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_2_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_2_INTR_MASK       0x00010000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_2_INTR_SHIFT      16
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_2_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: reserved3 [15:12] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved3_MASK            0x0000f000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved3_SHIFT           12

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: DNR_3_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_3_ERR_INTR_MASK       0x00000800
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_3_ERR_INTR_SHIFT      11
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_3_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_2_ERR_INTR_MASK       0x00000400
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_2_ERR_INTR_SHIFT      10
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_2_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: reserved4 [09:09] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved4_MASK            0x00000200
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved4_SHIFT           9

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: ITM_0_ERR_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_ITM_0_ERR_INTR_MASK       0x00000100
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_ITM_0_ERR_INTR_SHIFT      8
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_ITM_0_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: VFC_2_ERR_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_VFC_2_ERR_INTR_MASK       0x00000080
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_VFC_2_ERR_INTR_SHIFT      7
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_VFC_2_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: VFC_1_ERR_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_VFC_1_ERR_INTR_MASK       0x00000040
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_VFC_1_ERR_INTR_SHIFT      6
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_VFC_1_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: VFC_0_ERR_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_VFC_0_ERR_INTR_MASK       0x00000020
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_VFC_0_ERR_INTR_SHIFT      5
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_VFC_0_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: reserved5 [04:00] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved5_MASK            0x0000001f
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved5_SHIFT           0

#endif /* #ifndef BCHP_BVNM_INTR2_1_H__ */

/* End of File */
