// Seed: 3925370875
module module_0 (
    input  uwire id_0,
    output wor   id_1,
    input  tri0  id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  uwire id_5
);
  reg id_7, id_8;
  assign id_7 = 1;
  assign module_1.id_8 = 0;
  always_comb id_7 = id_2;
  initial id_8 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd50,
    parameter id_12 = 32'd55
) (
    output supply0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output tri1 id_4,
    output uwire id_5,
    input wand id_6,
    input uwire id_7,
    input supply0 id_8["" : 1],
    input supply1 id_9
);
  wire _id_11;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_8,
      id_9,
      id_9,
      id_6
  );
  logic _id_12;
  ;
  wire [id_11 : -1 'h0 &&  id_12] id_13, id_14, id_15, id_16;
endmodule
