Please act as a professional verilog designer.

Implement a 64-bit Johnson counter (torsional ring counter), and cyclic state of the the similar 4-bit Johnson counter is as follows: 0000, 1000, 1100, 1110, 1111, 0111, 0011, 0001, 0000.
Module name:  
    JC_counter               
Input ports：
    input                clk ,
    input                rst_n
Output ports：
    output reg [63:0]     Q
