INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:29:34 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.003ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_3_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 1.335ns (28.561%)  route 3.339ns (71.439%))
  Logic Levels:           11  (CARRY4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1506, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X12Y96         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_3_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/stq_addr_3_q_reg[5]/Q
                         net (fo=9, routed)           0.802     1.564    lsq1/handshake_lsq_lsq1_core/stq_addr_3_q[5]
    SLICE_X14Y90         LUT6 (Prop_lut6_I2_O)        0.043     1.607 r  lsq1/handshake_lsq_lsq1_core/mat_loadEn_INST_0_i_184/O
                         net (fo=1, routed)           0.000     1.607    lsq1/handshake_lsq_lsq1_core/mat_loadEn_INST_0_i_184_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     1.884 r  lsq1/handshake_lsq_lsq1_core/mat_loadEn_INST_0_i_138/CO[2]
                         net (fo=8, routed)           0.372     2.255    lsq1/handshake_lsq_lsq1_core/p_4_in320_in
    SLICE_X15Y92         LUT5 (Prop_lut5_I2_O)        0.122     2.377 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[29]_i_38/O
                         net (fo=1, routed)           0.000     2.377    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[29]_i_38_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.564 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.564    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[29]_i_10_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.613 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.613    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_14_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.662 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.662    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[29]_i_8_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     2.769 f  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_17/O[2]
                         net (fo=1, routed)           0.412     3.182    lsq1/handshake_lsq_lsq1_core/TEMP_59_double_out1[18]
    SLICE_X20Y95         LUT6 (Prop_lut6_I1_O)        0.118     3.300 f  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[29]_i_13/O
                         net (fo=33, routed)          0.763     4.063    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[29]_i_13_n_0
    SLICE_X7Y108         LUT5 (Prop_lut5_I3_O)        0.043     4.106 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[23]_i_5/O
                         net (fo=1, routed)           0.450     4.556    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[23]_i_5_n_0
    SLICE_X17Y104        LUT6 (Prop_lut6_I5_O)        0.043     4.599 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[23]_i_3/O
                         net (fo=1, routed)           0.540     5.139    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[23]_i_3_n_0
    SLICE_X24Y99         LUT6 (Prop_lut6_I5_O)        0.043     5.182 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[23]_i_1/O
                         net (fo=1, routed)           0.000     5.182    lsq1/handshake_lsq_lsq1_core/ldq_data_4_d[23]
    SLICE_X24Y99         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=1506, unset)         0.483     4.183    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X24Y99         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[23]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X24Y99         FDRE (Setup_fdre_C_D)        0.032     4.179    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[23]
  -------------------------------------------------------------------
                         required time                          4.179    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                 -1.003    




