# //  ModelSim SE-64 10.5b May 20 2016Linux 3.10.0-862.14.4.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim shift_register_tb_behaviour_cfg -lib work -L TSMCLib -do "/data/public/common/software/opprog/do_files/init_simulator.do" 
# Start time: 15:36:40 on Nov 26,2018
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_tb_behaviour_cfg#1
# Loading work.shift_register_tb(behaviour)#1
# Loading work.shift_register_behaviour_cfg#1
# Loading work.shift_register(behaviour)#1
# do /data/public/common/software/opprog/do_files/init_simulator.do
run 180 ns
# ** Fatal: (vsim-3483) Delay in signal assignment is not ascending.
#    Time: 0 ps  Iteration: 0  Process: /shift_register_tb/line__22 File: VHDL/shift_register_tb-behaviour.vhd Line: 24
# Fatal error in Architecture behaviour at VHDL/shift_register_tb-behaviour.vhd line 24
# 
# HDL call sequence:
# Stopped at VHDL/shift_register_tb-behaviour.vhd 24 Architecture behaviour
# 
# End time: 15:41:59 on Nov 26,2018, Elapsed time: 0:05:19
# Errors: 2, Warnings: 0
# reading modelsim.ini
# vsim shift_register_tb_behaviour_cfg -lib work -L TSMCLib 
# Start time: 15:41:59 on Nov 26,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_tb_behaviour_cfg#1
# Loading work.shift_register_tb(behaviour)#1
# Loading work.shift_register_behaviour_cfg#1
# Loading work.shift_register(behaviour)#1
run 180 ns
# End time: 15:46:09 on Nov 26,2018, Elapsed time: 0:04:10
# Errors: 0, Warnings: 0
# reading modelsim.ini
# vsim shift_register_tb_behaviour_cfg -lib work -L TSMCLib 
# Start time: 15:46:09 on Nov 26,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_tb_behaviour_cfg#1
# Loading work.shift_register_tb(behaviour)#1
# Loading work.shift_register_behaviour_cfg#1
# Loading work.shift_register(behaviour)#1
run 180 ns
# End time: 15:49:38 on Nov 26,2018, Elapsed time: 0:03:29
# Errors: 0, Warnings: 0
# reading modelsim.ini
# vsim shift_register_tb_behaviour_cfg -lib work -L TSMCLib 
# Start time: 15:49:39 on Nov 26,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_tb_behaviour_cfg#1
# Loading work.shift_register_tb(behaviour)#1
# Loading work.shift_register_behaviour_cfg#1
# Loading work.shift_register(behaviour)#1
run 180 ns
# End time: 15:53:23 on Nov 26,2018, Elapsed time: 0:03:44
# Errors: 0, Warnings: 0
# reading modelsim.ini
# vsim shift_register_tb_behaviour_cfg -lib work -L TSMCLib 
# Start time: 15:53:23 on Nov 26,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_tb_behaviour_cfg#1
# Loading work.shift_register_tb(behaviour)#1
# Loading work.shift_register_behaviour_cfg#1
# Loading work.shift_register(behaviour)#1
run 180 ns
# End time: 15:55:12 on Nov 26,2018, Elapsed time: 0:01:49
# Errors: 0, Warnings: 0
