{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649096113084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649096113084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 21:15:12 2022 " "Processing started: Mon Apr 04 21:15:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649096113084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649096113084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OR_HELPER_16 -c OR_HELPER_16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off OR_HELPER_16 -c OR_HELPER_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649096113084 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649096113357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/or_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /aueb/8th semester/computer architecture/assignments/comp-arch-projects/assignment 1/vhdl files/or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_2-LOGICFUNC " "Found design unit 1: OR_2-LOGICFUNC" {  } { { "../VHDL files/OR_2.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/OR_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649096113674 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_2 " "Found entity 1: OR_2" {  } { { "../VHDL files/OR_2.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/VHDL files/OR_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649096113674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649096113674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_helper_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_helper_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_HELPER_16-logic_structural " "Found design unit 1: OR_HELPER_16-logic_structural" {  } { { "OR_HELPER_16.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/OR_HELPER_16/OR_HELPER_16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649096113698 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_HELPER_16 " "Found entity 1: OR_HELPER_16" {  } { { "OR_HELPER_16.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/OR_HELPER_16/OR_HELPER_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649096113698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649096113698 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "OUT1 OR_HELPER_16.vhd(44) " "VHDL error at OR_HELPER_16.vhd(44): object \"OUT1\" is used but not declared" {  } { { "OR_HELPER_16.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/OR_HELPER_16/OR_HELPER_16.vhd" 44 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1649096113699 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out OUT1 OR_HELPER_16.vhd(44) " "VHDL error at OR_HELPER_16.vhd(44): cannot associate formal port \"OUT1\" of mode \"out\" with an expression" {  } { { "OR_HELPER_16.vhd" "" { Text "G:/AUEB/8th semester/Computer Architecture/Assignments/Comp-Arch-Projects/Assignment 1/OR_HELPER_16/OR_HELPER_16.vhd" 44 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1649096113699 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649096113857 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 04 21:15:13 2022 " "Processing ended: Mon Apr 04 21:15:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649096113857 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649096113857 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649096113857 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649096113857 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649096114485 ""}
