$date
	Fri Nov 17 01:28:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module regfile_tb $end
$var wire 8 ! r_data [7:0] $end
$var parameter 32 " B $end
$var parameter 32 # w $end
$var reg 1 $ clk $end
$var reg 2 % r_addr [1:0] $end
$var reg 2 & w_addr [1:0] $end
$var reg 8 ' w_data [7:0] $end
$var reg 1 ( wr_en $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 2 ) r_addr [1:0] $end
$var wire 2 * w_addr [1:0] $end
$var wire 8 + w_data [7:0] $end
$var wire 1 ( wr_en $end
$var parameter 32 , B $end
$var parameter 32 - w $end
$var reg 8 . r_data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 -
b1000 ,
b10 #
b1000 "
$end
#0
$dumpvars
bx .
b1 +
b0 *
bx )
1(
b1 '
b0 &
bx %
0$
bx !
$end
#5
1$
#10
0$
b0 %
b0 )
0(
#15
b1 !
b1 .
1$
#20
0$
b10 '
b10 +
b1 &
b1 *
1(
#25
1$
#30
0$
b11111111 '
b11111111 +
b0 &
b0 *
#35
1$
#40
0$
0(
#45
b11111111 !
b11111111 .
1$
#50
0$
