

================================================================
== Vitis HLS Report for 'axil_conv2D_Pipeline_loop_n'
================================================================
* Date:           Thu May 29 18:19:08 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_n  |        ?|        ?|        13|         11|          1|   inf|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 11, D = 13, States = { 2 3 4 7 5 6 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 7 
5 --> 6 
6 --> 8 
7 --> 5 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:62]   --->   Operation 15 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %max_out, i64 666, i64 207, i64 1"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %image_out, i64 666, i64 207, i64 1"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %max_out, void @empty_2, i32 0, i32 0, void @empty_10, i32 1, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %image_out, void @empty_2, i32 0, i32 0, void @empty_10, i32 1, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln62 = store i2 0, i2 %n" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:62]   --->   Operation 20 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond68"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%n_1 = load i2 %n" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:63]   --->   Operation 22 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i2 %n_1" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:63]   --->   Operation 23 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %n_1, i32 1" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:63]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i16 %image_out, i64 0, i64 %zext_ln63" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:63]   --->   Operation 25 'getelementptr' 'image_out_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%image_out_load = load i13 %image_out_addr" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:63]   --->   Operation 26 'load' 'image_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp, i1 1" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:63]   --->   Operation 27 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i2 %or_ln" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:63]   --->   Operation 28 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (3.25ns)   --->   "%image_out_load = load i13 %image_out_addr" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:63]   --->   Operation 29 'load' 'image_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%image_out_addr_1 = getelementptr i16 %image_out, i64 0, i64 %zext_ln63_2" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:63]   --->   Operation 30 'getelementptr' 'image_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (3.25ns)   --->   "%image_out_load_1 = load i13 %image_out_addr_1" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:63]   --->   Operation 31 'load' 'image_out_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>

State 4 <SV = 3> <Delay = 5.33>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:62]   --->   Operation 32 'specpipeline' 'specpipeline_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:62]   --->   Operation 33 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i2 %n_1" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:63]   --->   Operation 34 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (3.25ns)   --->   "%image_out_load_1 = load i13 %image_out_addr_1" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:63]   --->   Operation 35 'load' 'image_out_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>
ST_4 : Operation 36 [1/1] (2.07ns)   --->   "%icmp_ln63 = icmp_slt  i16 %image_out_load, i16 %image_out_load_1" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:63]   --->   Operation 36 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %if.end92, void %if.then82" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:63]   --->   Operation 37 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.87ns)   --->   "%add_ln66 = add i7 %zext_ln63_1, i7 86" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:66]   --->   Operation 38 'add' 'add_ln66' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i7 %add_ln66" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:66]   --->   Operation 39 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%image_out_addr_2 = getelementptr i16 %image_out, i64 0, i64 %zext_ln66" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:66]   --->   Operation 40 'getelementptr' 'image_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (3.25ns)   --->   "%image_out_load_2 = load i13 %image_out_addr_2" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:66]   --->   Operation 41 'load' 'image_out_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>

State 5 <SV = 5> <Delay = 5.33>
ST_5 : Operation 42 [2/2] (3.25ns)   --->   "%store_ln64 = store i16 %image_out_load_1, i13 %image_out_addr" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:64]   --->   Operation 42 'store' 'store_ln64' <Predicate = (icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>
ST_5 : Operation 43 [1/2] (3.25ns)   --->   "%image_out_load_3 = load i13 %image_out_addr_3" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:66]   --->   Operation 43 'load' 'image_out_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>
ST_5 : Operation 44 [1/1] (2.07ns)   --->   "%icmp_ln66 = icmp_slt  i16 %image_out_load_2, i16 %image_out_load_3" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:66]   --->   Operation 44 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %if.end117, void %if.then105" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:66]   --->   Operation 45 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>

State 6 <SV = 6> <Delay = 3.25>
ST_6 : Operation 46 [1/2] (3.25ns)   --->   "%store_ln64 = store i16 %image_out_load_1, i13 %image_out_addr" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:64]   --->   Operation 46 'store' 'store_ln64' <Predicate = (icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln65 = br void %if.end92" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:65]   --->   Operation 47 'br' 'br_ln65' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 48 [2/2] (3.25ns)   --->   "%store_ln67 = store i16 %image_out_load_3, i13 %image_out_addr_2" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:67]   --->   Operation 48 'store' 'store_ln67' <Predicate = (icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>

State 7 <SV = 4> <Delay = 5.12>
ST_7 : Operation 49 [1/1] (1.87ns)   --->   "%add_ln66_1 = add i7 %zext_ln63_1, i7 87" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:66]   --->   Operation 49 'add' 'add_ln66_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i7 %add_ln66_1" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:66]   --->   Operation 50 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/2] (3.25ns)   --->   "%image_out_load_2 = load i13 %image_out_addr_2" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:66]   --->   Operation 51 'load' 'image_out_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%image_out_addr_3 = getelementptr i16 %image_out, i64 0, i64 %zext_ln66_1" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:66]   --->   Operation 52 'getelementptr' 'image_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [2/2] (3.25ns)   --->   "%image_out_load_3 = load i13 %image_out_addr_3" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:66]   --->   Operation 53 'load' 'image_out_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 54 [1/2] (3.25ns)   --->   "%store_ln67 = store i16 %image_out_load_3, i13 %image_out_addr_2" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:67]   --->   Operation 54 'store' 'store_ln67' <Predicate = (icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln68 = br void %if.end117" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:68]   --->   Operation 55 'br' 'br_ln68' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_8 : Operation 56 [2/2] (3.25ns)   --->   "%image_out_load_4 = load i13 %image_out_addr" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:69]   --->   Operation 56 'load' 'image_out_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 57 [1/2] (3.25ns)   --->   "%image_out_load_4 = load i13 %image_out_addr" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:69]   --->   Operation 57 'load' 'image_out_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>
ST_9 : Operation 58 [2/2] (3.25ns)   --->   "%image_out_load_5 = load i13 %image_out_addr_2" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:69]   --->   Operation 58 'load' 'image_out_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>

State 10 <SV = 9> <Delay = 5.33>
ST_10 : Operation 59 [1/2] (3.25ns)   --->   "%image_out_load_5 = load i13 %image_out_addr_2" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:69]   --->   Operation 59 'load' 'image_out_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>
ST_10 : Operation 60 [1/1] (2.07ns)   --->   "%icmp_ln69 = icmp_slt  i16 %image_out_load_4, i16 %image_out_load_5" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:69]   --->   Operation 60 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc148, void %if.then128" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:69]   --->   Operation 61 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 62 [2/2] (3.25ns)   --->   "%store_ln70 = store i16 %image_out_load_5, i13 %image_out_addr" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:70]   --->   Operation 62 'store' 'store_ln70' <Predicate = (icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 63 [1/2] (3.25ns)   --->   "%store_ln70 = store i16 %image_out_load_5, i13 %image_out_addr" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:70]   --->   Operation 63 'store' 'store_ln70' <Predicate = (icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.inc148" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:71]   --->   Operation 64 'br' 'br_ln71' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_12 : Operation 65 [2/2] (3.25ns)   --->   "%image_out_load_6 = load i13 %image_out_addr" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:72]   --->   Operation 65 'load' 'image_out_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>
ST_12 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln62 = store i2 2, i2 %n" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:62]   --->   Operation 66 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>

State 13 <SV = 12> <Delay = 6.50>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i1 %tmp" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:72]   --->   Operation 67 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/2] (3.25ns)   --->   "%image_out_load_6 = load i13 %image_out_addr" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:72]   --->   Operation 68 'load' 'image_out_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%max_out_addr = getelementptr i16 %max_out, i64 0, i64 %zext_ln72" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:72]   --->   Operation 69 'getelementptr' 'max_out_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [2/2] (3.25ns)   --->   "%store_ln72 = store i16 %image_out_load_6, i11 %max_out_addr" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:72]   --->   Operation 70 'store' 'store_ln72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1849> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 71 [1/2] (3.25ns)   --->   "%store_ln72 = store i16 %image_out_load_6, i11 %max_out_addr" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:72]   --->   Operation 71 'store' 'store_ln72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1849> <RAM>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.cond68" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:62]   --->   Operation 72 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 2 bit ('n', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:62) [3]  (0.000 ns)
	'store' operation 0 bit ('store_ln62', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:62) of constant 0 on local variable 'n', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:62 [8]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 2 bit ('n', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:63) on local variable 'n', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:62 [11]  (0.000 ns)
	'getelementptr' operation 13 bit ('image_out_addr', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:63) [19]  (0.000 ns)
	'load' operation 16 bit ('image_out_load', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:63) on array 'image_out' [20]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation 16 bit ('image_out_load', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:63) on array 'image_out' [20]  (3.254 ns)

 <State 4>: 5.331ns
The critical path consists of the following:
	'load' operation 16 bit ('image_out_load_1', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:63) on array 'image_out' [22]  (3.254 ns)
	'icmp' operation 1 bit ('icmp_ln63', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:63) [23]  (2.077 ns)

 <State 5>: 5.331ns
The critical path consists of the following:
	'load' operation 16 bit ('image_out_load_3', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:66) on array 'image_out' [36]  (3.254 ns)
	'icmp' operation 1 bit ('icmp_ln66', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:66) [37]  (2.077 ns)

 <State 6>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln64', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:64) of variable 'image_out_load_1', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:63 on array 'image_out' [26]  (3.254 ns)

 <State 7>: 5.124ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln66_1', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:66) [31]  (1.870 ns)
	'getelementptr' operation 13 bit ('image_out_addr_3', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:66) [35]  (0.000 ns)
	'load' operation 16 bit ('image_out_load_3', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:66) on array 'image_out' [36]  (3.254 ns)

 <State 8>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln67', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:67) of variable 'image_out_load_3', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:66 on array 'image_out' [40]  (3.254 ns)

 <State 9>: 3.254ns
The critical path consists of the following:
	'load' operation 16 bit ('image_out_load_4', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:69) on array 'image_out' [43]  (3.254 ns)

 <State 10>: 5.331ns
The critical path consists of the following:
	'load' operation 16 bit ('image_out_load_5', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:69) on array 'image_out' [44]  (3.254 ns)
	'icmp' operation 1 bit ('icmp_ln69', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:69) [45]  (2.077 ns)

 <State 11>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:70) of variable 'image_out_load_5', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:69 on array 'image_out' [48]  (3.254 ns)

 <State 12>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:70) of variable 'image_out_load_5', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:69 on array 'image_out' [48]  (3.254 ns)

 <State 13>: 6.508ns
The critical path consists of the following:
	'load' operation 16 bit ('image_out_load_6', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:72) on array 'image_out' [52]  (3.254 ns)
	'store' operation 0 bit ('store_ln72', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:72) of variable 'image_out_load_6', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:72 on array 'max_out' [54]  (3.254 ns)

 <State 14>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln72', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:72) of variable 'image_out_load_6', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:72 on array 'max_out' [54]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
