#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Nov  6 18:18:38 2023
# Process ID: 78471
# Current directory: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1
# Command line: vivado -log ember_fpga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ember_fpga_wrapper.tcl -notrace
# Log file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper.vdi
# Journal file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ember_fpga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.2/Vivado/2020.2/data/ip'.
Command: link_design -top ember_fpga_wrapper -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.dcp' for cell 'ember_fpga_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clkmux_0_0/ember_fpga_clkmux_0_0.dcp' for cell 'ember_fpga_i/clkmux_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_rram_top_wrapper_0_0/ember_fpga_rram_top_wrapper_0_0.dcp' for cell 'ember_fpga_i/rram_top_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_util_vector_logic_0_0/ember_fpga_util_vector_logic_0_0.dcp' for cell 'ember_fpga_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_util_vector_logic_1_0/ember_fpga_util_vector_logic_1_0.dcp' for cell 'ember_fpga_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_util_vector_logic_0_1/ember_fpga_util_vector_logic_0_1.dcp' for cell 'ember_fpga_i/util_vector_logic_2'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2628.016 ; gain = 0.000 ; free physical = 329908 ; free virtual = 745723
INFO: [Netlist 29-17] Analyzing 868 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3034.430 ; gain = 406.414 ; free physical = 329304 ; free virtual = 745119
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.434 ; gain = 0.000 ; free physical = 329381 ; free virtual = 745196
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3034.434 ; gain = 406.418 ; free physical = 329381 ; free virtual = 745196
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3106.469 ; gain = 64.039 ; free physical = 329371 ; free virtual = 745186

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2b27a4111

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3106.469 ; gain = 0.000 ; free physical = 329365 ; free virtual = 745179

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 29b1df401

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3208.449 ; gain = 0.004 ; free physical = 329201 ; free virtual = 745015
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1bb73112a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3208.449 ; gain = 0.004 ; free physical = 329201 ; free virtual = 745015
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 234518251

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3208.449 ; gain = 0.004 ; free physical = 329201 ; free virtual = 745016
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 234518251

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3208.449 ; gain = 0.004 ; free physical = 329201 ; free virtual = 745015
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 234518251

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3208.449 ; gain = 0.004 ; free physical = 329201 ; free virtual = 745015
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 26e502b57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3208.449 ; gain = 0.004 ; free physical = 329201 ; free virtual = 745015
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3208.449 ; gain = 0.000 ; free physical = 329200 ; free virtual = 745014
Ending Logic Optimization Task | Checksum: 1b6e5d023

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3208.449 ; gain = 0.004 ; free physical = 329200 ; free virtual = 745014

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b6e5d023

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3208.449 ; gain = 0.000 ; free physical = 329200 ; free virtual = 745014

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b6e5d023

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3208.449 ; gain = 0.000 ; free physical = 329200 ; free virtual = 745014

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3208.449 ; gain = 0.000 ; free physical = 329200 ; free virtual = 745014
Ending Netlist Obfuscation Task | Checksum: 1b6e5d023

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3208.449 ; gain = 0.000 ; free physical = 329200 ; free virtual = 745014
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3208.449 ; gain = 174.008 ; free physical = 329200 ; free virtual = 745014
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3216.449 ; gain = 0.000 ; free physical = 329196 ; free virtual = 745012
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
Command: report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329113 ; free virtual = 744929
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 134d951b0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329113 ; free virtual = 744929
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329113 ; free virtual = 744929

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8d238a0e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329141 ; free virtual = 744957

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135020986

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329137 ; free virtual = 744953

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135020986

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329137 ; free virtual = 744953
Phase 1 Placer Initialization | Checksum: 135020986

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329134 ; free virtual = 744950

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11e17cc68

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329117 ; free virtual = 744933

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: fccf3081

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329118 ; free virtual = 744934

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 60 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 0 new cell, deleted 26 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329048 ; free virtual = 744864

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             26  |                    26  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             26  |                    26  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 7abe08f2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329046 ; free virtual = 744862
Phase 2.3 Global Placement Core | Checksum: 6d01752b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329043 ; free virtual = 744859
Phase 2 Global Placement | Checksum: 6d01752b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329047 ; free virtual = 744863

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 76f00205

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329049 ; free virtual = 744865

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20ede67c6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329044 ; free virtual = 744860

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1db3b050e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329044 ; free virtual = 744860

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13feaf545

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329046 ; free virtual = 744862

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18b82204c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329044 ; free virtual = 744860

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19c9aade9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329031 ; free virtual = 744847

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14643aedd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329030 ; free virtual = 744847

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: a0138626

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329030 ; free virtual = 744847
Phase 3 Detail Placement | Checksum: a0138626

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329030 ; free virtual = 744847

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 708d6169

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.099 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: e0df9896

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329037 ; free virtual = 744853
INFO: [Place 46-33] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d16a11c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329034 ; free virtual = 744850
Phase 4.1.1.1 BUFG Insertion | Checksum: 708d6169

Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329034 ; free virtual = 744850
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.519. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329032 ; free virtual = 744849
Phase 4.1 Post Commit Optimization | Checksum: 6f976338

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329032 ; free virtual = 744849

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 6f976338

Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329039 ; free virtual = 744856

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 6f976338

Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329039 ; free virtual = 744856
Phase 4.3 Placer Reporting | Checksum: 6f976338

Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329039 ; free virtual = 744856

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329039 ; free virtual = 744856

Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329039 ; free virtual = 744856
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e2b06fdc

Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329039 ; free virtual = 744856
Ending Placer Task | Checksum: d7eaafe5

Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329039 ; free virtual = 744856
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:26 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329122 ; free virtual = 744938
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329102 ; free virtual = 744931
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ember_fpga_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329095 ; free virtual = 744914
INFO: [runtcl-4] Executing : report_utilization -file ember_fpga_wrapper_utilization_placed.rpt -pb ember_fpga_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ember_fpga_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329104 ; free virtual = 744923
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3462.199 ; gain = 0.000 ; free physical = 329061 ; free virtual = 744893
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 272e5737 ConstDB: 0 ShapeSum: b0bc58ae RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11d0d11ad

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 3651.617 ; gain = 153.059 ; free physical = 328799 ; free virtual = 744621
Post Restoration Checksum: NetGraph: a47bfbe3 NumContArr: 789115ca Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11d0d11ad

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 3651.617 ; gain = 153.059 ; free physical = 328803 ; free virtual = 744625

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11d0d11ad

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3680.613 ; gain = 182.055 ; free physical = 328757 ; free virtual = 744579

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11d0d11ad

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3680.613 ; gain = 182.055 ; free physical = 328757 ; free virtual = 744579
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 136852cf9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 3723.723 ; gain = 225.164 ; free physical = 328745 ; free virtual = 744567
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.703  | TNS=0.000  | WHS=-0.420 | THS=-993.344|

Phase 2 Router Initialization | Checksum: 1767beb3b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 3723.723 ; gain = 225.164 ; free physical = 328745 ; free virtual = 744567

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8253
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8253
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1767beb3b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 3731.723 ; gain = 233.164 ; free physical = 328743 ; free virtual = 744565
Phase 3 Initial Routing | Checksum: 6cb7633f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 3731.723 ; gain = 233.164 ; free physical = 328726 ; free virtual = 744548
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                     sclk |clk_out1_ember_fpga_clk_wiz_0 |                                         ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]/D|
|                     sclk |clk_out1_ember_fpga_clk_wiz_0 |                                         ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2099
 Number of Nodes with overlaps = 465
 Number of Nodes with overlaps = 184
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.327  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 265abf1ab

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3731.723 ; gain = 233.164 ; free physical = 328722 ; free virtual = 744544
Phase 4 Rip-up And Reroute | Checksum: 265abf1ab

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3731.723 ; gain = 233.164 ; free physical = 328722 ; free virtual = 744544

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 265abf1ab

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3731.723 ; gain = 233.164 ; free physical = 328722 ; free virtual = 744544

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 265abf1ab

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3731.723 ; gain = 233.164 ; free physical = 328722 ; free virtual = 744544
Phase 5 Delay and Skew Optimization | Checksum: 265abf1ab

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 3731.723 ; gain = 233.164 ; free physical = 328722 ; free virtual = 744544

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23321043e

Time (s): cpu = 00:01:14 ; elapsed = 00:00:41 . Memory (MB): peak = 3731.723 ; gain = 233.164 ; free physical = 328722 ; free virtual = 744544
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.480  | TNS=0.000  | WHS=-1.632 | THS=-229.334|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1788000be

Time (s): cpu = 00:04:15 ; elapsed = 00:02:21 . Memory (MB): peak = 5517.723 ; gain = 2019.164 ; free physical = 328633 ; free virtual = 744455
Phase 6.1 Hold Fix Iter | Checksum: 1788000be

Time (s): cpu = 00:04:15 ; elapsed = 00:02:21 . Memory (MB): peak = 5517.723 ; gain = 2019.164 ; free physical = 328633 ; free virtual = 744455
Phase 6 Post Hold Fix | Checksum: 15220cbf3

Time (s): cpu = 00:04:15 ; elapsed = 00:02:21 . Memory (MB): peak = 5517.723 ; gain = 2019.164 ; free physical = 328633 ; free virtual = 744455

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 131cfe588

Time (s): cpu = 00:04:18 ; elapsed = 00:02:22 . Memory (MB): peak = 5517.723 ; gain = 2019.164 ; free physical = 328639 ; free virtual = 744461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.041 | TNS=-0.041 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 131cfe588

Time (s): cpu = 00:04:18 ; elapsed = 00:02:22 . Memory (MB): peak = 5517.723 ; gain = 2019.164 ; free physical = 328639 ; free virtual = 744461

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.17055 %
  Global Horizontal Routing Utilization  = 1.19713 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 131cfe588

Time (s): cpu = 00:04:18 ; elapsed = 00:02:22 . Memory (MB): peak = 5517.723 ; gain = 2019.164 ; free physical = 328638 ; free virtual = 744460

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 131cfe588

Time (s): cpu = 00:04:18 ; elapsed = 00:02:22 . Memory (MB): peak = 5517.723 ; gain = 2019.164 ; free physical = 328637 ; free virtual = 744459

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 16251689c

Time (s): cpu = 00:04:19 ; elapsed = 00:02:23 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328637 ; free virtual = 744459

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5549.734 ; gain = 0.000 ; free physical = 328769 ; free virtual = 744591
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.518. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: e9c90500

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 5549.734 ; gain = 0.000 ; free physical = 328806 ; free virtual = 744628
Phase 11 Incr Placement Change | Checksum: 16251689c

Time (s): cpu = 00:04:25 ; elapsed = 00:02:26 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328799 ; free virtual = 744621

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 4db3c5a6

Time (s): cpu = 00:04:26 ; elapsed = 00:02:26 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328804 ; free virtual = 744626
Post Restoration Checksum: NetGraph: f4e22e33 NumContArr: 1871cf47 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 10d53fd7a

Time (s): cpu = 00:04:27 ; elapsed = 00:02:27 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328776 ; free virtual = 744598

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 10d53fd7a

Time (s): cpu = 00:04:27 ; elapsed = 00:02:27 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328731 ; free virtual = 744553

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 11d0a2c13

Time (s): cpu = 00:04:27 ; elapsed = 00:02:27 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328731 ; free virtual = 744553
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 111686cd9

Time (s): cpu = 00:04:35 ; elapsed = 00:02:30 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328727 ; free virtual = 744550
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.359  | TNS=0.000  | WHS=-0.420 | THS=-991.777|

Phase 13 Router Initialization | Checksum: 10858d105

Time (s): cpu = 00:04:40 ; elapsed = 00:02:31 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328723 ; free virtual = 744545

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.16953 %
  Global Horizontal Routing Utilization  = 1.19625 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 19
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3
  Number of Partially Routed Nets     = 16
  Number of Node Overlaps             = 0


Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 10858d105

Time (s): cpu = 00:04:41 ; elapsed = 00:02:31 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328722 ; free virtual = 744544
Phase 14 Initial Routing | Checksum: 10b50ea03

Time (s): cpu = 00:04:42 ; elapsed = 00:02:32 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328692 ; free virtual = 744514
INFO: [Route 35-580] Design has 15 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]/D|
|                     sclk |clk_out1_ember_fpga_clk_wiz_0 |                                         ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[1]/D|
|                     sclk |clk_out1_ember_fpga_clk_wiz_0 |                                         ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[4]/D|
|                     sclk |clk_out1_ember_fpga_clk_wiz_0 |                                         ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/bsl_loop_reg[3]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 | ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[154]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.506  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 132e55951

Time (s): cpu = 00:04:53 ; elapsed = 00:02:39 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328696 ; free virtual = 744518
Phase 15 Rip-up And Reroute | Checksum: 132e55951

Time (s): cpu = 00:04:53 ; elapsed = 00:02:40 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328696 ; free virtual = 744518

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 153a4c037

Time (s): cpu = 00:04:55 ; elapsed = 00:02:40 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328696 ; free virtual = 744518
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.555  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 16.1 Delay CleanUp | Checksum: 153a4c037

Time (s): cpu = 00:04:55 ; elapsed = 00:02:40 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328697 ; free virtual = 744519

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 153a4c037

Time (s): cpu = 00:04:55 ; elapsed = 00:02:40 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328697 ; free virtual = 744519
Phase 16 Delay and Skew Optimization | Checksum: 153a4c037

Time (s): cpu = 00:04:55 ; elapsed = 00:02:40 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328697 ; free virtual = 744519

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 189e86856

Time (s): cpu = 00:04:57 ; elapsed = 00:02:41 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328696 ; free virtual = 744519
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.555  | TNS=0.000  | WHS=-1.136 | THS=-6.054 |


Phase 17.1.2 Lut RouteThru Assignment for hold
Phase 17.1.2 Lut RouteThru Assignment for hold | Checksum: 1b8672844

Time (s): cpu = 00:05:08 ; elapsed = 00:02:53 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328532 ; free virtual = 744354
Phase 17.1 Hold Fix Iter | Checksum: 1b8672844

Time (s): cpu = 00:05:08 ; elapsed = 00:02:53 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328532 ; free virtual = 744354

Phase 17.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.555  | TNS=0.000  | WHS=-0.301 | THS=-0.301 |

Phase 17.2 Additional Hold Fix | Checksum: 1965d40d8

Time (s): cpu = 00:05:11 ; elapsed = 00:02:54 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328675 ; free virtual = 744497
Phase 17 Post Hold Fix | Checksum: 2037dc724

Time (s): cpu = 00:05:11 ; elapsed = 00:02:54 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328675 ; free virtual = 744497

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1ef91371c

Time (s): cpu = 00:05:14 ; elapsed = 00:02:55 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328677 ; free virtual = 744499
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.106 | TNS=-0.106 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1ef91371c

Time (s): cpu = 00:05:14 ; elapsed = 00:02:55 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328677 ; free virtual = 744499

Phase 19 Reset Design
INFO: [Route 35-307] 8263 nets already restored were skipped.
Post Restoration Checksum: NetGraph: f803468f NumContArr: 47391860 Constraints: 0 Timing: 231509ad
Phase 19 Reset Design | Checksum: 16251689c

Time (s): cpu = 00:05:16 ; elapsed = 00:02:56 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328721 ; free virtual = 744543

Phase 20 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.040 | TNS=-0.040 | WHS=0.063  | THS=0.000  |

Phase 20 Post Router Timing | Checksum: 17d566701

Time (s): cpu = 00:05:22 ; elapsed = 00:02:57 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328720 ; free virtual = 744542
WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 72-16] Aggressive Explore Summary
+------+--------+--------+--------+-----+--------+--------------+-------------------+
| Pass |  WNS   |  TNS   |  WHS   | THS | Status | Elapsed Time | Solution Selected |
+------+--------+--------+--------+-----+--------+--------------+-------------------+
|  1   | -0.041 | -0.041 | -1.632 |  -  |  Pass  |   00:02:04   |         x         |
+------+--------+--------+--------+-----+--------+--------------+-------------------+
|  2   | -0.106 | -0.106 | -0.301 |  -  |  Fail  |   00:00:28   |                   |
+------+--------+--------+--------+-----+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:22 ; elapsed = 00:02:57 . Memory (MB): peak = 5549.734 ; gain = 2051.176 ; free physical = 328924 ; free virtual = 744746

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:28 ; elapsed = 00:03:00 . Memory (MB): peak = 5549.734 ; gain = 2087.535 ; free physical = 328924 ; free virtual = 744746
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 5549.734 ; gain = 0.000 ; free physical = 328906 ; free virtual = 744744
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
Command: report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
Command: report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
127 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ember_fpga_wrapper_route_status.rpt -pb ember_fpga_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ember_fpga_wrapper_timing_summary_routed.rpt -pb ember_fpga_wrapper_timing_summary_routed.pb -rpx ember_fpga_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ember_fpga_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ember_fpga_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_routed.rpt -pb ember_fpga_wrapper_bus_skew_routed.pb -rpx ember_fpga_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5639.148 ; gain = 0.000 ; free physical = 328900 ; free virtual = 744732

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.040 | TNS=-0.040 | WHS=0.063 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 234421918

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 5639.148 ; gain = 0.000 ; free physical = 328888 ; free virtual = 744719

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.040 | TNS=-0.040 | WHS=0.063 | THS=0.000 |
INFO: [Physopt 32-663] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5].  Re-placed instance ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]
INFO: [Physopt 32-735] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[5]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.335 | TNS=0.000 | WHS=0.001 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.335 | TNS=0.000 | WHS=0.001 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 234421918

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 5639.148 ; gain = 0.000 ; free physical = 328681 ; free virtual = 744512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5639.148 ; gain = 0.000 ; free physical = 328681 ; free virtual = 744512
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.335 | TNS=0.000 | WHS=0.001 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.376  |          0.040  |            0  |              0  |                     1  |           0  |           1  |  00:00:18  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5639.148 ; gain = 0.000 ; free physical = 328681 ; free virtual = 744512
Ending Physical Synthesis Task | Checksum: 230c56573

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 5639.148 ; gain = 0.000 ; free physical = 328681 ; free virtual = 744512
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 5639.148 ; gain = 0.000 ; free physical = 328840 ; free virtual = 744671
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 5639.148 ; gain = 0.000 ; free physical = 328819 ; free virtual = 744667
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file ember_fpga_wrapper_timing_summary_postroute_physopted.rpt -pb ember_fpga_wrapper_timing_summary_postroute_physopted.pb -rpx ember_fpga_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_postroute_physopted.rpt -pb ember_fpga_wrapper_bus_skew_postroute_physopted.pb -rpx ember_fpga_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ember_fpga_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ember_fpga_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 5695.184 ; gain = 0.008 ; free physical = 328825 ; free virtual = 744672
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 18:24:11 2023...
