// Seed: 4099075117
module module_0 (
    input  wor id_0,
    output wor id_1
);
  tri0 id_3, id_4 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri id_2,
    output supply1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_3
  );
  assign modCall_1.type_5 = 0;
  id_6(
      .id_0(1),
      .id_1(id_0),
      .id_2(id_1),
      .id_3(1),
      .id_4(1'b0),
      .id_5('h0),
      .id_6(id_5),
      .id_7(id_3 == 1),
      .id_8(1'b0),
      .id_9(id_3),
      .id_10(id_2)
  );
endmodule
