Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  4 17:12:40 2025
| Host         : DESKTOP-0S0F0DE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.268        0.000                      0                 1836        0.062        0.000                      0                 1836        3.000        0.000                       0                   341  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out3_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0                                                                                                                                                    9.500        0.000                       0                   284  
  clk_out3_clk_wiz_0       31.494        0.000                      0                   80        0.177        0.000                      0                   80       19.500        0.000                       0                    53  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0        6.205        0.000                      0                 1756        0.062        0.000                      0                 1756  
clk_out2_clk_wiz_0  clk_out3_clk_wiz_0        5.268        0.000                      0                    8        0.634        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y36     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y36     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y28     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y28     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y23     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y23     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y25     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y25     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y76     frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y124    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y124    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y83     frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y76     frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y120    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y120    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y120    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y120    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y124    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y124    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y124    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y131    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y131    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y131    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y62     frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y62     frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y69     frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y69     frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y69     frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.494ns  (required time - arrival time)
  Source:                 vga/vga/VGAdisp/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 2.223ns (29.424%)  route 5.332ns (70.576%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.604    -0.936    vga/vga/VGAdisp/clk_out3
    SLICE_X48Y128        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDCE (Prop_fdce_C_Q)         0.419    -0.517 f  vga/vga/VGAdisp/vcnt_reg[3]/Q
                         net (fo=10, routed)          0.876     0.359    vga/vga/VGAdisp/vcnt[3]
    SLICE_X46Y127        LUT2 (Prop_lut2_I0_O)        0.296     0.655 r  vga/vga/VGAdisp/inYrange0__4_carry_i_7/O
                         net (fo=1, routed)           0.000     0.655    vga/vga/VGAdata/inYrange0__4_carry__0_1[1]
    SLICE_X46Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.188 r  vga/vga/VGAdata/inYrange0__4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.188    vga/vga/VGAdata/inYrange0__4_carry_n_0
    SLICE_X46Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.442 r  vga/vga/VGAdata/inYrange0__4_carry__0/CO[0]
                         net (fo=3, routed)           1.157     2.599    vga/vga/VGAdisp/addr_reg[0][0]
    SLICE_X49Y130        LUT5 (Prop_lut5_I2_O)        0.395     2.994 r  vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=8, routed)           1.891     4.885    vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X66Y132        LUT4 (Prop_lut4_I1_O)        0.326     5.211 r  vga/vga/VGAdisp/rgb[5]_i_1/O
                         net (fo=1, routed)           1.408     6.619    vga/vga/VGAdata/D[5]
    OLOGIC_X1Y144        FDCE                                         r  vga/vga/VGAdata/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.573    38.553    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y144        FDCE                                         r  vga/vga/VGAdata/rgb_reg[5]/C
                         clock pessimism              0.488    39.041    
                         clock uncertainty           -0.095    38.946    
    OLOGIC_X1Y144        FDCE (Setup_fdce_C_D)       -0.834    38.112    vga/vga/VGAdata/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                 31.494    

Slack (MET) :             31.627ns  (required time - arrival time)
  Source:                 vga/vga/VGAdisp/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 2.223ns (29.955%)  route 5.198ns (70.045%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.604    -0.936    vga/vga/VGAdisp/clk_out3
    SLICE_X48Y128        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDCE (Prop_fdce_C_Q)         0.419    -0.517 f  vga/vga/VGAdisp/vcnt_reg[3]/Q
                         net (fo=10, routed)          0.876     0.359    vga/vga/VGAdisp/vcnt[3]
    SLICE_X46Y127        LUT2 (Prop_lut2_I0_O)        0.296     0.655 r  vga/vga/VGAdisp/inYrange0__4_carry_i_7/O
                         net (fo=1, routed)           0.000     0.655    vga/vga/VGAdata/inYrange0__4_carry__0_1[1]
    SLICE_X46Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.188 r  vga/vga/VGAdata/inYrange0__4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.188    vga/vga/VGAdata/inYrange0__4_carry_n_0
    SLICE_X46Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.442 r  vga/vga/VGAdata/inYrange0__4_carry__0/CO[0]
                         net (fo=3, routed)           1.157     2.599    vga/vga/VGAdisp/addr_reg[0][0]
    SLICE_X49Y130        LUT5 (Prop_lut5_I2_O)        0.395     2.994 r  vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=8, routed)           1.905     4.899    vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X66Y132        LUT4 (Prop_lut4_I1_O)        0.326     5.225 r  vga/vga/VGAdisp/rgb[7]_i_1/O
                         net (fo=1, routed)           1.260     6.485    vga/vga/VGAdata/D[7]
    OLOGIC_X1Y142        FDCE                                         r  vga/vga/VGAdata/rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.573    38.553    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y142        FDCE                                         r  vga/vga/VGAdata/rgb_reg[7]/C
                         clock pessimism              0.488    39.041    
                         clock uncertainty           -0.095    38.946    
    OLOGIC_X1Y142        FDCE (Setup_fdce_C_D)       -0.834    38.112    vga/vga/VGAdata/rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                 31.627    

Slack (MET) :             31.792ns  (required time - arrival time)
  Source:                 vga/vga/VGAdisp/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 2.223ns (30.632%)  route 5.034ns (69.368%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.604    -0.936    vga/vga/VGAdisp/clk_out3
    SLICE_X48Y128        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDCE (Prop_fdce_C_Q)         0.419    -0.517 f  vga/vga/VGAdisp/vcnt_reg[3]/Q
                         net (fo=10, routed)          0.876     0.359    vga/vga/VGAdisp/vcnt[3]
    SLICE_X46Y127        LUT2 (Prop_lut2_I0_O)        0.296     0.655 r  vga/vga/VGAdisp/inYrange0__4_carry_i_7/O
                         net (fo=1, routed)           0.000     0.655    vga/vga/VGAdata/inYrange0__4_carry__0_1[1]
    SLICE_X46Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.188 r  vga/vga/VGAdata/inYrange0__4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.188    vga/vga/VGAdata/inYrange0__4_carry_n_0
    SLICE_X46Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.442 r  vga/vga/VGAdata/inYrange0__4_carry__0/CO[0]
                         net (fo=3, routed)           1.157     2.599    vga/vga/VGAdisp/addr_reg[0][0]
    SLICE_X49Y130        LUT5 (Prop_lut5_I2_O)        0.395     2.994 r  vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=8, routed)           1.597     4.591    vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X66Y131        LUT4 (Prop_lut4_I1_O)        0.326     4.917 r  vga/vga/VGAdisp/rgb[4]_i_1/O
                         net (fo=1, routed)           1.404     6.321    vga/vga/VGAdata/D[4]
    OLOGIC_X1Y145        FDCE                                         r  vga/vga/VGAdata/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.574    38.554    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y145        FDCE                                         r  vga/vga/VGAdata/rgb_reg[4]/C
                         clock pessimism              0.488    39.042    
                         clock uncertainty           -0.095    38.947    
    OLOGIC_X1Y145        FDCE (Setup_fdce_C_D)       -0.834    38.113    vga/vga/VGAdata/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         38.113    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                 31.792    

Slack (MET) :             31.801ns  (required time - arrival time)
  Source:                 vga/vga/VGAdisp/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 2.223ns (30.687%)  route 5.021ns (69.313%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.550 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.604    -0.936    vga/vga/VGAdisp/clk_out3
    SLICE_X48Y128        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDCE (Prop_fdce_C_Q)         0.419    -0.517 f  vga/vga/VGAdisp/vcnt_reg[3]/Q
                         net (fo=10, routed)          0.876     0.359    vga/vga/VGAdisp/vcnt[3]
    SLICE_X46Y127        LUT2 (Prop_lut2_I0_O)        0.296     0.655 r  vga/vga/VGAdisp/inYrange0__4_carry_i_7/O
                         net (fo=1, routed)           0.000     0.655    vga/vga/VGAdata/inYrange0__4_carry__0_1[1]
    SLICE_X46Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.188 r  vga/vga/VGAdata/inYrange0__4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.188    vga/vga/VGAdata/inYrange0__4_carry_n_0
    SLICE_X46Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.442 r  vga/vga/VGAdata/inYrange0__4_carry__0/CO[0]
                         net (fo=3, routed)           1.157     2.599    vga/vga/VGAdisp/addr_reg[0][0]
    SLICE_X49Y130        LUT5 (Prop_lut5_I2_O)        0.395     2.994 r  vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=8, routed)           1.588     4.582    vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X66Y131        LUT4 (Prop_lut4_I1_O)        0.326     4.908 r  vga/vga/VGAdisp/rgb[0]_i_1/O
                         net (fo=1, routed)           1.400     6.308    vga/vga/VGAdata/D[0]
    OLOGIC_X1Y135        FDCE                                         r  vga/vga/VGAdata/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.570    38.550    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y135        FDCE                                         r  vga/vga/VGAdata/rgb_reg[0]/C
                         clock pessimism              0.488    39.038    
                         clock uncertainty           -0.095    38.943    
    OLOGIC_X1Y135        FDCE (Setup_fdce_C_D)       -0.834    38.109    vga/vga/VGAdata/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         38.109    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                 31.801    

Slack (MET) :             31.831ns  (required time - arrival time)
  Source:                 vga/vga/VGAdisp/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 2.223ns (30.799%)  route 4.995ns (69.201%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.604    -0.936    vga/vga/VGAdisp/clk_out3
    SLICE_X48Y128        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDCE (Prop_fdce_C_Q)         0.419    -0.517 f  vga/vga/VGAdisp/vcnt_reg[3]/Q
                         net (fo=10, routed)          0.876     0.359    vga/vga/VGAdisp/vcnt[3]
    SLICE_X46Y127        LUT2 (Prop_lut2_I0_O)        0.296     0.655 r  vga/vga/VGAdisp/inYrange0__4_carry_i_7/O
                         net (fo=1, routed)           0.000     0.655    vga/vga/VGAdata/inYrange0__4_carry__0_1[1]
    SLICE_X46Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.188 r  vga/vga/VGAdata/inYrange0__4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.188    vga/vga/VGAdata/inYrange0__4_carry_n_0
    SLICE_X46Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.442 r  vga/vga/VGAdata/inYrange0__4_carry__0/CO[0]
                         net (fo=3, routed)           1.157     2.599    vga/vga/VGAdisp/addr_reg[0][0]
    SLICE_X49Y130        LUT5 (Prop_lut5_I2_O)        0.395     2.994 r  vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=8, routed)           1.373     4.367    vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X66Y132        LUT4 (Prop_lut4_I1_O)        0.326     4.693 r  vga/vga/VGAdisp/rgb[3]_i_1/O
                         net (fo=1, routed)           1.589     6.282    vga/vga/VGAdata/D[3]
    OLOGIC_X1Y143        FDCE                                         r  vga/vga/VGAdata/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.573    38.553    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y143        FDCE                                         r  vga/vga/VGAdata/rgb_reg[3]/C
                         clock pessimism              0.488    39.041    
                         clock uncertainty           -0.095    38.946    
    OLOGIC_X1Y143        FDCE (Setup_fdce_C_D)       -0.834    38.112    vga/vga/VGAdata/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                 31.831    

Slack (MET) :             31.869ns  (required time - arrival time)
  Source:                 vga/vga/VGAdisp/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 2.223ns (30.980%)  route 4.953ns (69.020%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 38.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.604    -0.936    vga/vga/VGAdisp/clk_out3
    SLICE_X48Y128        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDCE (Prop_fdce_C_Q)         0.419    -0.517 f  vga/vga/VGAdisp/vcnt_reg[3]/Q
                         net (fo=10, routed)          0.876     0.359    vga/vga/VGAdisp/vcnt[3]
    SLICE_X46Y127        LUT2 (Prop_lut2_I0_O)        0.296     0.655 r  vga/vga/VGAdisp/inYrange0__4_carry_i_7/O
                         net (fo=1, routed)           0.000     0.655    vga/vga/VGAdata/inYrange0__4_carry__0_1[1]
    SLICE_X46Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.188 r  vga/vga/VGAdata/inYrange0__4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.188    vga/vga/VGAdata/inYrange0__4_carry_n_0
    SLICE_X46Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.442 r  vga/vga/VGAdata/inYrange0__4_carry__0/CO[0]
                         net (fo=3, routed)           1.157     2.599    vga/vga/VGAdisp/addr_reg[0][0]
    SLICE_X49Y130        LUT5 (Prop_lut5_I2_O)        0.395     2.994 r  vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=8, routed)           1.580     4.574    vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X66Y131        LUT4 (Prop_lut4_I1_O)        0.326     4.900 r  vga/vga/VGAdisp/rgb[2]_i_1/O
                         net (fo=1, routed)           1.339     6.239    vga/vga/VGAdata/D[2]
    OLOGIC_X1Y134        FDCE                                         r  vga/vga/VGAdata/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.569    38.549    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y134        FDCE                                         r  vga/vga/VGAdata/rgb_reg[2]/C
                         clock pessimism              0.488    39.037    
                         clock uncertainty           -0.095    38.942    
    OLOGIC_X1Y134        FDCE (Setup_fdce_C_D)       -0.834    38.108    vga/vga/VGAdata/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                 31.869    

Slack (MET) :             31.878ns  (required time - arrival time)
  Source:                 vga/vga/VGAdisp/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 2.223ns (30.992%)  route 4.950ns (69.008%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.604    -0.936    vga/vga/VGAdisp/clk_out3
    SLICE_X48Y128        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDCE (Prop_fdce_C_Q)         0.419    -0.517 f  vga/vga/VGAdisp/vcnt_reg[3]/Q
                         net (fo=10, routed)          0.876     0.359    vga/vga/VGAdisp/vcnt[3]
    SLICE_X46Y127        LUT2 (Prop_lut2_I0_O)        0.296     0.655 r  vga/vga/VGAdisp/inYrange0__4_carry_i_7/O
                         net (fo=1, routed)           0.000     0.655    vga/vga/VGAdata/inYrange0__4_carry__0_1[1]
    SLICE_X46Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.188 r  vga/vga/VGAdata/inYrange0__4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.188    vga/vga/VGAdata/inYrange0__4_carry_n_0
    SLICE_X46Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.442 r  vga/vga/VGAdata/inYrange0__4_carry__0/CO[0]
                         net (fo=3, routed)           1.157     2.599    vga/vga/VGAdisp/addr_reg[0][0]
    SLICE_X49Y130        LUT5 (Prop_lut5_I2_O)        0.395     2.994 r  vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=8, routed)           1.362     4.356    vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X66Y132        LUT4 (Prop_lut4_I1_O)        0.326     4.682 r  vga/vga/VGAdisp/rgb[1]_i_1/O
                         net (fo=1, routed)           1.555     6.237    vga/vga/VGAdata/D[1]
    OLOGIC_X1Y147        FDCE                                         r  vga/vga/VGAdata/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.575    38.555    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y147        FDCE                                         r  vga/vga/VGAdata/rgb_reg[1]/C
                         clock pessimism              0.488    39.043    
                         clock uncertainty           -0.095    38.948    
    OLOGIC_X1Y147        FDCE (Setup_fdce_C_D)       -0.834    38.114    vga/vga/VGAdata/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                 31.878    

Slack (MET) :             31.957ns  (required time - arrival time)
  Source:                 vga/vga/VGAdisp/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 2.223ns (31.346%)  route 4.869ns (68.654%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.604    -0.936    vga/vga/VGAdisp/clk_out3
    SLICE_X48Y128        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDCE (Prop_fdce_C_Q)         0.419    -0.517 f  vga/vga/VGAdisp/vcnt_reg[3]/Q
                         net (fo=10, routed)          0.876     0.359    vga/vga/VGAdisp/vcnt[3]
    SLICE_X46Y127        LUT2 (Prop_lut2_I0_O)        0.296     0.655 r  vga/vga/VGAdisp/inYrange0__4_carry_i_7/O
                         net (fo=1, routed)           0.000     0.655    vga/vga/VGAdata/inYrange0__4_carry__0_1[1]
    SLICE_X46Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.188 r  vga/vga/VGAdata/inYrange0__4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.188    vga/vga/VGAdata/inYrange0__4_carry_n_0
    SLICE_X46Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.442 r  vga/vga/VGAdata/inYrange0__4_carry__0/CO[0]
                         net (fo=3, routed)           1.157     2.599    vga/vga/VGAdisp/addr_reg[0][0]
    SLICE_X49Y130        LUT5 (Prop_lut5_I2_O)        0.395     2.994 r  vga/vga/VGAdisp/rgb[7]_i_2/O
                         net (fo=8, routed)           1.616     4.610    vga/vga/VGAdisp/rgb[7]_i_2_n_0
    SLICE_X66Y131        LUT4 (Prop_lut4_I1_O)        0.326     4.936 r  vga/vga/VGAdisp/rgb[6]_i_1/O
                         net (fo=1, routed)           1.219     6.156    vga/vga/VGAdata/D[6]
    OLOGIC_X1Y137        FDCE                                         r  vga/vga/VGAdata/rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.573    38.553    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y137        FDCE                                         r  vga/vga/VGAdata/rgb_reg[6]/C
                         clock pessimism              0.488    39.041    
                         clock uncertainty           -0.095    38.946    
    OLOGIC_X1Y137        FDCE (Setup_fdce_C_D)       -0.834    38.112    vga/vga/VGAdata/rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                 31.957    

Slack (MET) :             34.353ns  (required time - arrival time)
  Source:                 vga/vga/VGAdisp/hcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdisp/hsyncb_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 0.704ns (14.794%)  route 4.055ns (85.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.605    -0.935    vga/vga/VGAdisp/clk_out3
    SLICE_X48Y129        FDCE                                         r  vga/vga/VGAdisp/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDCE (Prop_fdce_C_Q)         0.456    -0.479 f  vga/vga/VGAdisp/hcnt_reg[4]/Q
                         net (fo=5, routed)           1.208     0.729    vga/vga/VGAdisp/hcnt[4]
    SLICE_X48Y128        LUT5 (Prop_lut5_I4_O)        0.124     0.853 r  vga/vga/VGAdisp/hcnt[5]_i_2/O
                         net (fo=3, routed)           0.832     1.685    vga/vga/VGAdisp/hcnt[5]_i_2_n_0
    SLICE_X48Y130        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  vga/vga/VGAdisp/hsyncb_i_1/O
                         net (fo=1, routed)           2.015     3.824    vga/vga/VGAdisp/hsyncb_i_1_n_0
    OLOGIC_X0Y142        FDPE                                         r  vga/vga/VGAdisp/hsyncb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.566    38.546    vga/vga/VGAdisp/clk_out3
    OLOGIC_X0Y142        FDPE                                         r  vga/vga/VGAdisp/hsyncb_reg/C
                         clock pessimism              0.560    39.105    
                         clock uncertainty           -0.095    39.011    
    OLOGIC_X0Y142        FDPE (Setup_fdpe_C_D)       -0.834    38.177    vga/vga/VGAdisp/hsyncb_reg
  -------------------------------------------------------------------
                         required time                         38.177    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                 34.353    

Slack (MET) :             34.560ns  (required time - arrival time)
  Source:                 vga/vga/VGAdisp/vcnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdisp/vsyncb_reg_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.842ns (18.499%)  route 3.710ns (81.501%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.605    -0.935    vga/vga/VGAdisp/clk_out3
    SLICE_X45Y128        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.419    -0.516 f  vga/vga/VGAdisp/vcnt_reg[6]/Q
                         net (fo=10, routed)          0.856     0.340    vga/vga/VGAdisp/vcnt[6]
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.299     0.639 r  vga/vga/VGAdisp/vsyncb_i_2/O
                         net (fo=1, routed)           0.845     1.483    vga/vga/VGAdisp/vsyncb_i_2_n_0
    SLICE_X45Y129        LUT5 (Prop_lut5_I2_O)        0.124     1.607 r  vga/vga/VGAdisp/vsyncb_i_1/O
                         net (fo=2, routed)           2.009     3.616    vga/vga/VGAdisp/vsyncb_i_1_n_0
    OLOGIC_X0Y143        FDPE                                         r  vga/vga/VGAdisp/vsyncb_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.566    38.546    vga/vga/VGAdisp/clk_out3
    OLOGIC_X0Y143        FDPE                                         r  vga/vga/VGAdisp/vsyncb_reg_lopt_replica/C
                         clock pessimism              0.560    39.105    
                         clock uncertainty           -0.095    39.011    
    OLOGIC_X0Y143        FDPE (Setup_fdpe_C_D)       -0.834    38.177    vga/vga/VGAdisp/vsyncb_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.177    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                 34.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga/vga/VGAdisp/vsyncb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdisp/buf_vsyncb_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.150%)  route 0.119ns (45.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.554    -0.610    vga/vga/VGAdisp/clk_out3
    SLICE_X47Y132        FDPE                                         r  vga/vga/VGAdisp/vsyncb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.469 r  vga/vga/VGAdisp/vsyncb_reg/Q
                         net (fo=22, routed)          0.119    -0.350    vga/vga/VGAdisp/vsyncb_reg_0
    SLICE_X49Y131        FDPE                                         r  vga/vga/VGAdisp/buf_vsyncb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.822    -0.851    vga/vga/VGAdisp/clk_out3
    SLICE_X49Y131        FDPE                                         r  vga/vga/VGAdisp/buf_vsyncb_reg/C
                         clock pessimism              0.254    -0.597    
    SLICE_X49Y131        FDPE (Hold_fdpe_C_D)         0.070    -0.527    vga/vga/VGAdisp/buf_vsyncb_reg
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/vga/VGAdisp/vcnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdisp/vcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.247%)  route 0.101ns (30.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.552    -0.612    vga/vga/VGAdisp/clk_out3
    SLICE_X45Y128        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.128    -0.484 r  vga/vga/VGAdisp/vcnt_reg[6]/Q
                         net (fo=10, routed)          0.101    -0.383    vga/vga/VGAdisp/vcnt[6]
    SLICE_X45Y128        LUT6 (Prop_lut6_I2_O)        0.099    -0.284 r  vga/vga/VGAdisp/vcnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.284    vga/vga/VGAdisp/vcnt_1[9]
    SLICE_X45Y128        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.820    -0.853    vga/vga/VGAdisp/clk_out3
    SLICE_X45Y128        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[9]/C
                         clock pessimism              0.241    -0.612    
    SLICE_X45Y128        FDCE (Hold_fdce_C_D)         0.092    -0.520    vga/vga/VGAdisp/vcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga/vga/VGAdisp/hcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdisp/hcnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.061%)  route 0.158ns (45.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.551    -0.613    vga/vga/VGAdisp/clk_out3
    SLICE_X48Y129        FDCE                                         r  vga/vga/VGAdisp/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  vga/vga/VGAdisp/hcnt_reg[1]/Q
                         net (fo=7, routed)           0.158    -0.314    vga/vga/VGAdisp/hcnt[1]
    SLICE_X48Y129        LUT6 (Prop_lut6_I4_O)        0.045    -0.269 r  vga/vga/VGAdisp/hcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    vga/vga/VGAdisp/hcnt_0[4]
    SLICE_X48Y129        FDCE                                         r  vga/vga/VGAdisp/hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.820    -0.853    vga/vga/VGAdisp/clk_out3
    SLICE_X48Y129        FDCE                                         r  vga/vga/VGAdisp/hcnt_reg[4]/C
                         clock pessimism              0.240    -0.613    
    SLICE_X48Y129        FDCE (Hold_fdce_C_D)         0.092    -0.521    vga/vga/VGAdisp/hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga/vga/VGAdisp/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdisp/hcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.558%)  route 0.175ns (48.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.551    -0.613    vga/vga/VGAdisp/clk_out3
    SLICE_X48Y129        FDCE                                         r  vga/vga/VGAdisp/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  vga/vga/VGAdisp/hcnt_reg[7]/Q
                         net (fo=8, routed)           0.175    -0.297    vga/vga/VGAdisp/hcnt[7]
    SLICE_X48Y130        LUT6 (Prop_lut6_I3_O)        0.045    -0.252 r  vga/vga/VGAdisp/hcnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    vga/vga/VGAdisp/hcnt_0[9]
    SLICE_X48Y130        FDCE                                         r  vga/vga/VGAdisp/hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.821    -0.852    vga/vga/VGAdisp/clk_out3
    SLICE_X48Y130        FDCE                                         r  vga/vga/VGAdisp/hcnt_reg[9]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X48Y130        FDCE (Hold_fdce_C_D)         0.092    -0.506    vga/vga/VGAdisp/hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga/vga/VGAdisp/vcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdisp/vcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.420%)  route 0.176ns (48.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.552    -0.612    vga/vga/VGAdisp/clk_out3
    SLICE_X45Y127        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  vga/vga/VGAdisp/vcnt_reg[4]/Q
                         net (fo=8, routed)           0.176    -0.295    vga/vga/VGAdisp/vcnt[4]
    SLICE_X45Y129        LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  vga/vga/VGAdisp/vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    vga/vga/VGAdisp/vcnt_1[5]
    SLICE_X45Y129        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.821    -0.852    vga/vga/VGAdisp/clk_out3
    SLICE_X45Y129        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[5]/C
                         clock pessimism              0.255    -0.597    
    SLICE_X45Y129        FDCE (Hold_fdce_C_D)         0.091    -0.506    vga/vga/VGAdisp/vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga/vga/VGAdisp/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdisp/hcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.415%)  route 0.176ns (48.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.551    -0.613    vga/vga/VGAdisp/clk_out3
    SLICE_X48Y129        FDCE                                         r  vga/vga/VGAdisp/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  vga/vga/VGAdisp/hcnt_reg[7]/Q
                         net (fo=8, routed)           0.176    -0.296    vga/vga/VGAdisp/hcnt[7]
    SLICE_X48Y130        LUT6 (Prop_lut6_I1_O)        0.045    -0.251 r  vga/vga/VGAdisp/hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    vga/vga/VGAdisp/hcnt_0[5]
    SLICE_X48Y130        FDCE                                         r  vga/vga/VGAdisp/hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.821    -0.852    vga/vga/VGAdisp/clk_out3
    SLICE_X48Y130        FDCE                                         r  vga/vga/VGAdisp/hcnt_reg[5]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X48Y130        FDCE (Hold_fdce_C_D)         0.091    -0.507    vga/vga/VGAdisp/hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga/vga/VGAdisp/vcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdisp/vcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.189ns (47.339%)  route 0.210ns (52.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.552    -0.612    vga/vga/VGAdisp/clk_out3
    SLICE_X45Y128        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  vga/vga/VGAdisp/vcnt_reg[1]/Q
                         net (fo=13, routed)          0.210    -0.261    vga/vga/VGAdisp/vcnt[1]
    SLICE_X47Y129        LUT3 (Prop_lut3_I0_O)        0.048    -0.213 r  vga/vga/VGAdisp/vcnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga/vga/VGAdisp/vcnt_1[0]
    SLICE_X47Y129        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.820    -0.853    vga/vga/VGAdisp/clk_out3
    SLICE_X47Y129        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[0]/C
                         clock pessimism              0.275    -0.578    
    SLICE_X47Y129        FDCE (Hold_fdce_C_D)         0.105    -0.473    vga/vga/VGAdisp/vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga/vga/VGAdisp/vcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdisp/vcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.190ns (46.582%)  route 0.218ns (53.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.552    -0.612    vga/vga/VGAdisp/clk_out3
    SLICE_X45Y128        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  vga/vga/VGAdisp/vcnt_reg[1]/Q
                         net (fo=13, routed)          0.218    -0.253    vga/vga/VGAdisp/vcnt[1]
    SLICE_X48Y128        LUT5 (Prop_lut5_I3_O)        0.049    -0.204 r  vga/vga/VGAdisp/vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    vga/vga/VGAdisp/vcnt_1[3]
    SLICE_X48Y128        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.819    -0.854    vga/vga/VGAdisp/clk_out3
    SLICE_X48Y128        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[3]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X48Y128        FDCE (Hold_fdce_C_D)         0.107    -0.472    vga/vga/VGAdisp/vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga/vga/VGAdisp/hcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdisp/hcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.190ns (48.212%)  route 0.204ns (51.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.550    -0.614    vga/vga/VGAdisp/clk_out3
    SLICE_X49Y128        FDCE                                         r  vga/vga/VGAdisp/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  vga/vga/VGAdisp/hcnt_reg[0]/Q
                         net (fo=8, routed)           0.204    -0.269    vga/vga/VGAdisp/hcnt[0]
    SLICE_X48Y129        LUT5 (Prop_lut5_I3_O)        0.049    -0.220 r  vga/vga/VGAdisp/hcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    vga/vga/VGAdisp/hcnt_0[3]
    SLICE_X48Y129        FDCE                                         r  vga/vga/VGAdisp/hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.820    -0.853    vga/vga/VGAdisp/clk_out3
    SLICE_X48Y129        FDCE                                         r  vga/vga/VGAdisp/hcnt_reg[3]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X48Y129        FDCE (Hold_fdce_C_D)         0.107    -0.492    vga/vga/VGAdisp/hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga/vga/VGAdisp/vcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga/VGAdisp/vcnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.552    -0.612    vga/vga/VGAdisp/clk_out3
    SLICE_X45Y127        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  vga/vga/VGAdisp/vcnt_reg[4]/Q
                         net (fo=8, routed)           0.180    -0.291    vga/vga/VGAdisp/vcnt[4]
    SLICE_X45Y127        LUT6 (Prop_lut6_I1_O)        0.045    -0.246 r  vga/vga/VGAdisp/vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    vga/vga/VGAdisp/vcnt_1[4]
    SLICE_X45Y127        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.818    -0.854    vga/vga/VGAdisp/clk_out3
    SLICE_X45Y127        FDCE                                         r  vga/vga/VGAdisp/vcnt_reg[4]/C
                         clock pessimism              0.242    -0.612    
    SLICE_X45Y127        FDCE (Hold_fdce_C_D)         0.091    -0.521    vga/vga/VGAdisp/vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk_inst/inst/clkout3_buf/I
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y135    vga/vga/VGAdata/rgb_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y147    vga/vga/VGAdata/rgb_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y134    vga/vga/VGAdata/rgb_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y143    vga/vga/VGAdata/rgb_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y145    vga/vga/VGAdata/rgb_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y144    vga/vga/VGAdata/rgb_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y137    vga/vga/VGAdata/rgb_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y142    vga/vga/VGAdata/rgb_reg[7]/C
Min Period        n/a     FDPE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y142    vga/vga/VGAdisp/hsyncb_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y130    vga/vga/VGAdata/addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y130    vga/vga/VGAdata/addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y130    vga/vga/VGAdata/addr_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y130    vga/vga/VGAdata/addr_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y129    vga/vga/VGAdisp/hcnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y129    vga/vga/VGAdisp/hcnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y129    vga/vga/VGAdisp/hcnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y129    vga/vga/VGAdisp/hcnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y129    vga/vga/VGAdisp/hcnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y129    vga/vga/VGAdisp/hcnt_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y130    vga/vga/VGAdata/addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y133    vga/vga/VGAdata/addr_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y133    vga/vga/VGAdata/addr_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y133    vga/vga/VGAdata/addr_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y133    vga/vga/VGAdata/addr_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y130    vga/vga/VGAdata/addr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y130    vga/vga/VGAdata/addr_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y130    vga/vga/VGAdata/addr_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y131    vga/vga/VGAdata/addr_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y131    vga/vga/VGAdata/addr_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 vga/vga/VGAdata/addr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.089ns  (logic 0.642ns (4.905%)  route 12.447ns (95.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.609    -0.931    vga/vga/VGAdata/clk_out3
    SLICE_X50Y134        FDCE                                         r  vga/vga/VGAdata/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.413 r  vga/vga/VGAdata/addr_reg[17]/Q
                         net (fo=137, routed)        11.713    11.299    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addra[15]
    SLICE_X80Y88         LUT6 (Prop_lut6_I4_O)        0.124    11.423 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__61/O
                         net (fo=1, routed)           0.734    12.158    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/ena_array[56]
    RAMB36_X3Y18         RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.646    18.625    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    19.020    
                         clock uncertainty           -0.215    18.806    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.363    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.363    
                         arrival time                         -12.158    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 vga/vga/VGAdata/addr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.802ns  (logic 0.642ns (5.015%)  route 12.160ns (94.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.609    -0.931    vga/vga/VGAdata/clk_out3
    SLICE_X50Y134        FDCE                                         r  vga/vga/VGAdata/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.413 r  vga/vga/VGAdata/addr_reg[17]/Q
                         net (fo=137, routed)        11.576    11.163    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/addra[17]
    SLICE_X82Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.287 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__57/O
                         net (fo=1, routed)           0.583    11.871    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/ena_array[60]
    RAMB36_X3Y17         RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.643    18.622    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    19.017    
                         clock uncertainty           -0.215    18.803    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.360    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.360    
                         arrival time                         -11.871    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 vga/vga/VGAdata/addr_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.885ns  (logic 0.642ns (4.982%)  route 12.243ns (95.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.609    -0.931    vga/vga/VGAdata/clk_out3
    SLICE_X50Y134        FDCE                                         r  vga/vga/VGAdata/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.413 f  vga/vga/VGAdata/addr_reg[16]/Q
                         net (fo=137, routed)        10.946    10.533    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.124    10.657 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__56/O
                         net (fo=1, routed)           1.297    11.954    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/ena_array[44]
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.734    18.714    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    19.109    
                         clock uncertainty           -0.215    18.895    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.452    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.452    
                         arrival time                         -11.954    
  -------------------------------------------------------------------
                         slack                                  6.497    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 vga/vga/VGAdata/addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.608ns  (logic 0.518ns (4.108%)  route 12.090ns (95.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.607    -0.933    vga/vga/VGAdata/clk_out3
    SLICE_X50Y132        FDCE                                         r  vga/vga/VGAdata/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y132        FDCE (Prop_fdce_C_Q)         0.518    -0.415 r  vga/vga/VGAdata/addr_reg[11]/Q
                         net (fo=135, routed)        12.090    11.675    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y0          RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.769    18.749    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.215    18.930    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    18.364    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.364    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 vga/vga/VGAdata/addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.468ns  (logic 0.518ns (4.155%)  route 11.950ns (95.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.605    -0.935    vga/vga/VGAdata/clk_out3
    SLICE_X50Y131        FDCE                                         r  vga/vga/VGAdata/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.417 r  vga/vga/VGAdata/addr_reg[6]/Q
                         net (fo=135, routed)        11.950    11.533    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y0          RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.769    18.749    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.215    18.930    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.364    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.364    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 vga/vga/VGAdata/addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.333ns  (logic 0.518ns (4.200%)  route 11.815ns (95.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.607    -0.933    vga/vga/VGAdata/clk_out3
    SLICE_X50Y132        FDCE                                         r  vga/vga/VGAdata/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y132        FDCE (Prop_fdce_C_Q)         0.518    -0.415 r  vga/vga/VGAdata/addr_reg[8]/Q
                         net (fo=135, routed)        11.815    11.400    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y0          RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.769    18.749    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.215    18.930    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.364    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.364    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                  6.964    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 vga/vga/VGAdata/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.268ns  (logic 0.518ns (4.222%)  route 11.750ns (95.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 18.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.604    -0.936    vga/vga/VGAdata/clk_out3
    SLICE_X50Y130        FDCE                                         r  vga/vga/VGAdata/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  vga/vga/VGAdata/addr_reg[3]/Q
                         net (fo=135, routed)        11.750    11.332    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.734    18.714    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    19.109    
                         clock uncertainty           -0.215    18.895    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.329    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.329    
                         arrival time                         -11.332    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 vga/vga/VGAdata/addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.270ns  (logic 0.518ns (4.222%)  route 11.752ns (95.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.607    -0.933    vga/vga/VGAdata/clk_out3
    SLICE_X50Y132        FDCE                                         r  vga/vga/VGAdata/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y132        FDCE (Prop_fdce_C_Q)         0.518    -0.415 r  vga/vga/VGAdata/addr_reg[11]/Q
                         net (fo=135, routed)        11.752    11.337    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.768    18.748    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.215    18.929    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    18.363    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.363    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 vga/vga/VGAdata/addr_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.269ns  (logic 0.642ns (5.233%)  route 11.627ns (94.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.609    -0.931    vga/vga/VGAdata/clk_out3
    SLICE_X50Y134        FDCE                                         r  vga/vga/VGAdata/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.413 f  vga/vga/VGAdata/addr_reg[16]/Q
                         net (fo=137, routed)        11.145    10.732    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.124    10.856 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49/O
                         net (fo=1, routed)           0.482    11.338    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/ena_array[41]
    RAMB36_X0Y3          RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.724    18.704    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    19.099    
                         clock uncertainty           -0.215    18.885    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.442    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.442    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  7.104    

Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 vga/vga/VGAdata/addr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.154ns  (logic 0.642ns (5.282%)  route 11.512ns (94.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 18.618 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.609    -0.931    vga/vga/VGAdata/clk_out3
    SLICE_X50Y134        FDCE                                         r  vga/vga/VGAdata/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.413 r  vga/vga/VGAdata/addr_reg[17]/Q
                         net (fo=137, routed)        11.071    10.658    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/addra[15]
    SLICE_X82Y82         LUT6 (Prop_lut6_I4_O)        0.124    10.782 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11/O
                         net (fo=1, routed)           0.441    11.223    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/ena_array[50]
    RAMB36_X3Y16         RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.639    18.618    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    19.013    
                         clock uncertainty           -0.215    18.799    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.356    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.356    
                         arrival time                         -11.223    
  -------------------------------------------------------------------
                         slack                                  7.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 vga/vga/VGAdata/addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.164ns (19.901%)  route 0.660ns (80.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.553    -0.611    vga/vga/VGAdata/clk_out3
    SLICE_X50Y132        FDCE                                         r  vga/vga/VGAdata/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y132        FDCE (Prop_fdce_C_Q)         0.164    -0.447 r  vga/vga/VGAdata/addr_reg[11]/Q
                         net (fo=135, routed)         0.660     0.213    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.870    -0.803    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.215    -0.032    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.151    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga/vga/VGAdata/addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.164ns (18.939%)  route 0.702ns (81.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.552    -0.612    vga/vga/VGAdata/clk_out3
    SLICE_X50Y131        FDCE                                         r  vga/vga/VGAdata/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  vga/vga/VGAdata/addr_reg[7]/Q
                         net (fo=135, routed)         0.702     0.254    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.882    -0.791    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.215    -0.020    
    RAMB36_X0Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.163    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vga/vga/VGAdata/addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.164ns (18.772%)  route 0.710ns (81.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.551    -0.613    vga/vga/VGAdata/clk_out3
    SLICE_X50Y130        FDCE                                         r  vga/vga/VGAdata/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  vga/vga/VGAdata/addr_reg[1]/Q
                         net (fo=135, routed)         0.710     0.260    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.882    -0.791    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.215    -0.020    
    RAMB36_X0Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.163    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vga/vga/VGAdata/addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.164ns (18.602%)  route 0.718ns (81.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.551    -0.613    vga/vga/VGAdata/clk_out3
    SLICE_X50Y130        FDCE                                         r  vga/vga/VGAdata/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  vga/vga/VGAdata/addr_reg[0]/Q
                         net (fo=135, routed)         0.718     0.268    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.882    -0.791    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.215    -0.020    
    RAMB36_X0Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.163    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vga/vga/VGAdata/addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.164ns (18.387%)  route 0.728ns (81.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.552    -0.612    vga/vga/VGAdata/clk_out3
    SLICE_X50Y131        FDCE                                         r  vga/vga/VGAdata/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  vga/vga/VGAdata/addr_reg[4]/Q
                         net (fo=135, routed)         0.728     0.280    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.882    -0.791    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.215    -0.020    
    RAMB36_X0Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.163    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vga/vga/VGAdata/addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.164ns (18.338%)  route 0.730ns (81.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.552    -0.612    vga/vga/VGAdata/clk_out3
    SLICE_X50Y131        FDCE                                         r  vga/vga/VGAdata/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  vga/vga/VGAdata/addr_reg[6]/Q
                         net (fo=135, routed)         0.730     0.282    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.882    -0.791    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.215    -0.020    
    RAMB36_X0Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.163    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vga/vga/VGAdata/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.164ns (18.244%)  route 0.735ns (81.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.551    -0.613    vga/vga/VGAdata/clk_out3
    SLICE_X50Y130        FDCE                                         r  vga/vga/VGAdata/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  vga/vga/VGAdata/addr_reg[2]/Q
                         net (fo=135, routed)         0.735     0.286    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.882    -0.791    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.215    -0.020    
    RAMB36_X0Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.163    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vga/vga/VGAdata/addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.164ns (18.398%)  route 0.727ns (81.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.553    -0.611    vga/vga/VGAdata/clk_out3
    SLICE_X50Y132        FDCE                                         r  vga/vga/VGAdata/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y132        FDCE (Prop_fdce_C_Q)         0.164    -0.447 r  vga/vga/VGAdata/addr_reg[10]/Q
                         net (fo=135, routed)         0.727     0.280    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.870    -0.803    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.215    -0.032    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.151    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 vga/vga/VGAdata/addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.164ns (18.041%)  route 0.745ns (81.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.552    -0.612    vga/vga/VGAdata/clk_out3
    SLICE_X50Y131        FDCE                                         r  vga/vga/VGAdata/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDCE (Prop_fdce_C_Q)         0.164    -0.448 r  vga/vga/VGAdata/addr_reg[5]/Q
                         net (fo=135, routed)         0.745     0.297    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.882    -0.791    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.215    -0.020    
    RAMB36_X0Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.163    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga/vga/VGAdata/addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.164ns (17.633%)  route 0.766ns (82.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.553    -0.611    vga/vga/VGAdata/clk_out3
    SLICE_X50Y132        FDCE                                         r  vga/vga/VGAdata/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y132        FDCE (Prop_fdce_C_Q)         0.164    -0.447 r  vga/vga/VGAdata/addr_reg[11]/Q
                         net (fo=135, routed)         0.766     0.319    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.875    -0.798    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.215    -0.027    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.156    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        13.401ns  (logic 3.705ns (27.648%)  route 9.696ns (72.352%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 38.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( 19.227 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    15.645 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    17.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.767    19.227    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    21.681 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.966    24.647    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[362]
    SLICE_X8Y35          LUT6 (Prop_lut6_I3_O)        0.124    24.771 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    24.771    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_23_n_0
    SLICE_X8Y35          MUXF7 (Prop_muxf7_I1_O)      0.214    24.985 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.985    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_11_n_0
    SLICE_X8Y35          MUXF8 (Prop_muxf8_I1_O)      0.088    25.073 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4/O
                         net (fo=1, routed)           2.722    27.795    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_n_0
    SLICE_X66Y69         LUT6 (Prop_lut6_I1_O)        0.319    28.114 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    28.114    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X66Y69         MUXF7 (Prop_muxf7_I0_O)      0.209    28.323 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           2.668    30.991    vga/vga/VGAdisp/douta[2]
    SLICE_X66Y131        LUT4 (Prop_lut4_I0_O)        0.297    31.288 r  vga/vga/VGAdisp/rgb[2]_i_1/O
                         net (fo=1, routed)           1.339    32.628    vga/vga/VGAdata/D[2]
    OLOGIC_X1Y134        FDCE                                         r  vga/vga/VGAdata/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.569    38.549    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y134        FDCE                                         r  vga/vga/VGAdata/rgb_reg[2]/C
                         clock pessimism              0.395    38.944    
                         clock uncertainty           -0.215    38.729    
    OLOGIC_X1Y134        FDCE (Setup_fdce_C_D)       -0.834    37.895    vga/vga/VGAdata/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         37.895    
                         arrival time                         -32.628    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        13.225ns  (logic 3.747ns (28.334%)  route 9.478ns (71.666%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.774ns = ( 19.226 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    15.645 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    17.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.766    19.226    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    21.680 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.809    24.489    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[261]
    SLICE_X8Y39          LUT6 (Prop_lut6_I5_O)        0.124    24.613 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    24.613    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_20_n_0
    SLICE_X8Y39          MUXF7 (Prop_muxf7_I0_O)      0.241    24.854 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    24.854    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_10_n_0
    SLICE_X8Y39          MUXF8 (Prop_muxf8_I0_O)      0.098    24.952 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           2.681    27.633    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I1_O)        0.319    27.952 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.952    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X67Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    28.164 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           2.580    30.744    vga/vga/VGAdisp/douta[5]
    SLICE_X66Y132        LUT4 (Prop_lut4_I0_O)        0.299    31.043 r  vga/vga/VGAdisp/rgb[5]_i_1/O
                         net (fo=1, routed)           1.408    32.450    vga/vga/VGAdata/D[5]
    OLOGIC_X1Y144        FDCE                                         r  vga/vga/VGAdata/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.573    38.553    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y144        FDCE                                         r  vga/vga/VGAdata/rgb_reg[5]/C
                         clock pessimism              0.395    38.948    
                         clock uncertainty           -0.215    38.733    
    OLOGIC_X1Y144        FDCE (Setup_fdce_C_D)       -0.834    37.899    vga/vga/VGAdata/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         37.899    
                         arrival time                         -32.450    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        13.199ns  (logic 3.747ns (28.389%)  route 9.452ns (71.611%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.550 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.774ns = ( 19.226 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    15.645 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    17.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.766    19.226    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    21.680 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.921    24.600    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[256]
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.124    24.724 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    24.724    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_20_n_0
    SLICE_X10Y35         MUXF7 (Prop_muxf7_I0_O)      0.241    24.965 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    24.965    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_10_n_0
    SLICE_X10Y35         MUXF8 (Prop_muxf8_I0_O)      0.098    25.063 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4/O
                         net (fo=1, routed)           2.602    27.665    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.319    27.984 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.984    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X65Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    28.196 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           2.529    30.726    vga/vga/VGAdisp/douta[0]
    SLICE_X66Y131        LUT4 (Prop_lut4_I0_O)        0.299    31.025 r  vga/vga/VGAdisp/rgb[0]_i_1/O
                         net (fo=1, routed)           1.400    32.424    vga/vga/VGAdata/D[0]
    OLOGIC_X1Y135        FDCE                                         r  vga/vga/VGAdata/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.570    38.550    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y135        FDCE                                         r  vga/vga/VGAdata/rgb_reg[0]/C
                         clock pessimism              0.395    38.945    
                         clock uncertainty           -0.215    38.730    
    OLOGIC_X1Y135        FDCE (Setup_fdce_C_D)       -0.834    37.896    vga/vga/VGAdata/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         37.896    
                         arrival time                         -32.424    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        13.111ns  (logic 3.705ns (28.259%)  route 9.406ns (71.741%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( 19.227 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    15.645 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    17.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.767    19.227    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    21.681 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.719    24.400    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[361]
    SLICE_X8Y37          LUT6 (Prop_lut6_I3_O)        0.124    24.524 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    24.524    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_23_n_0
    SLICE_X8Y37          MUXF7 (Prop_muxf7_I1_O)      0.214    24.738 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.738    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_11_n_0
    SLICE_X8Y37          MUXF8 (Prop_muxf8_I1_O)      0.088    24.826 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_4/O
                         net (fo=1, routed)           2.610    27.435    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_4_n_0
    SLICE_X66Y68         LUT6 (Prop_lut6_I1_O)        0.319    27.754 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.754    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X66Y68         MUXF7 (Prop_muxf7_I0_O)      0.209    27.963 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.523    30.486    vga/vga/VGAdisp/douta[1]
    SLICE_X66Y132        LUT4 (Prop_lut4_I0_O)        0.297    30.783 r  vga/vga/VGAdisp/rgb[1]_i_1/O
                         net (fo=1, routed)           1.555    32.338    vga/vga/VGAdata/D[1]
    OLOGIC_X1Y147        FDCE                                         r  vga/vga/VGAdata/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.575    38.555    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y147        FDCE                                         r  vga/vga/VGAdata/rgb_reg[1]/C
                         clock pessimism              0.395    38.950    
                         clock uncertainty           -0.215    38.735    
    OLOGIC_X1Y147        FDCE (Setup_fdce_C_D)       -0.834    37.901    vga/vga/VGAdata/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         37.901    
                         arrival time                         -32.338    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        12.927ns  (logic 3.775ns (29.203%)  route 9.152ns (70.797%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.774ns = ( 19.226 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    15.645 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    17.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.766    19.226    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    21.680 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.858    24.538    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[260]
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.124    24.662 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    24.662    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_20_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I0_O)      0.241    24.903 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    24.903    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_10_n_0
    SLICE_X8Y36          MUXF8 (Prop_muxf8_I0_O)      0.098    25.001 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4/O
                         net (fo=1, routed)           2.842    27.843    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_n_0
    SLICE_X66Y69         LUT6 (Prop_lut6_I1_O)        0.319    28.162 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    28.162    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X66Y69         MUXF7 (Prop_muxf7_I0_O)      0.241    28.403 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           2.048    30.451    vga/vga/VGAdisp/douta[4]
    SLICE_X66Y131        LUT4 (Prop_lut4_I0_O)        0.298    30.749 r  vga/vga/VGAdisp/rgb[4]_i_1/O
                         net (fo=1, routed)           1.404    32.153    vga/vga/VGAdata/D[4]
    OLOGIC_X1Y145        FDCE                                         r  vga/vga/VGAdata/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.574    38.554    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y145        FDCE                                         r  vga/vga/VGAdata/rgb_reg[4]/C
                         clock pessimism              0.395    38.949    
                         clock uncertainty           -0.215    38.734    
    OLOGIC_X1Y145        FDCE (Setup_fdce_C_D)       -0.834    37.900    vga/vga/VGAdata/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         37.900    
                         arrival time                         -32.153    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        12.815ns  (logic 3.738ns (29.170%)  route 9.077ns (70.830%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( 19.227 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    15.645 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    17.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.767    19.227    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    21.681 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.818    24.499    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[363]
    SLICE_X8Y38          LUT6 (Prop_lut6_I3_O)        0.124    24.623 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    24.623    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_23_n_0
    SLICE_X8Y38          MUXF7 (Prop_muxf7_I1_O)      0.214    24.837 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.837    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_11_n_0
    SLICE_X8Y38          MUXF8 (Prop_muxf8_I1_O)      0.088    24.925 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4/O
                         net (fo=1, routed)           2.388    27.313    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_4_n_0
    SLICE_X66Y68         LUT6 (Prop_lut6_I1_O)        0.319    27.632 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.632    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X66Y68         MUXF7 (Prop_muxf7_I0_O)      0.241    27.873 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           2.282    30.155    vga/vga/VGAdisp/douta[3]
    SLICE_X66Y132        LUT4 (Prop_lut4_I0_O)        0.298    30.453 r  vga/vga/VGAdisp/rgb[3]_i_1/O
                         net (fo=1, routed)           1.589    32.041    vga/vga/VGAdata/D[3]
    OLOGIC_X1Y143        FDCE                                         r  vga/vga/VGAdata/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.573    38.553    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y143        FDCE                                         r  vga/vga/VGAdata/rgb_reg[3]/C
                         clock pessimism              0.395    38.948    
                         clock uncertainty           -0.215    38.733    
    OLOGIC_X1Y143        FDCE (Setup_fdce_C_D)       -0.834    37.899    vga/vga/VGAdata/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         37.899    
                         arrival time                         -32.041    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        12.789ns  (logic 3.741ns (29.252%)  route 9.048ns (70.748%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( 19.227 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    15.645 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    17.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.767    19.227    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    21.681 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           2.807    24.488    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[366]
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    24.612 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    24.612    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_23_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I1_O)      0.217    24.829 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.829    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_11_n_0
    SLICE_X9Y35          MUXF8 (Prop_muxf8_I1_O)      0.094    24.923 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4/O
                         net (fo=1, routed)           2.632    27.555    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.316    27.871 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.871    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X65Y68         MUXF7 (Prop_muxf7_I0_O)      0.238    28.109 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           2.389    30.498    vga/vga/VGAdisp/douta[6]
    SLICE_X66Y131        LUT4 (Prop_lut4_I0_O)        0.298    30.796 r  vga/vga/VGAdisp/rgb[6]_i_1/O
                         net (fo=1, routed)           1.219    32.016    vga/vga/VGAdata/D[6]
    OLOGIC_X1Y137        FDCE                                         r  vga/vga/VGAdata/rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.573    38.553    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y137        FDCE                                         r  vga/vga/VGAdata/rgb_reg[6]/C
                         clock pessimism              0.395    38.948    
                         clock uncertainty           -0.215    38.733    
    OLOGIC_X1Y137        FDCE (Setup_fdce_C_D)       -0.834    37.899    vga/vga/VGAdata/rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         37.899    
                         arrival time                         -32.016    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        12.602ns  (logic 3.741ns (29.686%)  route 8.861ns (70.314%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( 19.227 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    15.645 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    17.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         1.767    19.227    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    21.681 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.849    24.530    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[367]
    SLICE_X9Y38          LUT6 (Prop_lut6_I3_O)        0.124    24.654 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    24.654    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_23_n_0
    SLICE_X9Y38          MUXF7 (Prop_muxf7_I1_O)      0.217    24.871 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.871    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_11_n_0
    SLICE_X9Y38          MUXF8 (Prop_muxf8_I1_O)      0.094    24.965 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4/O
                         net (fo=1, routed)           2.583    27.548    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_n_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I1_O)        0.316    27.864 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    27.864    frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X67Y68         MUXF7 (Prop_muxf7_I0_O)      0.238    28.102 r  frame_buffer_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           2.169    30.271    vga/vga/VGAdisp/douta[7]
    SLICE_X66Y132        LUT4 (Prop_lut4_I0_O)        0.298    30.569 r  vga/vga/VGAdisp/rgb[7]_i_1/O
                         net (fo=1, routed)           1.260    31.829    vga/vga/VGAdata/D[7]
    OLOGIC_X1Y142        FDCE                                         r  vga/vga/VGAdata/rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          1.573    38.553    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y142        FDCE                                         r  vga/vga/VGAdata/rgb_reg[7]/C
                         clock pessimism              0.395    38.948    
                         clock uncertainty           -0.215    38.733    
    OLOGIC_X1Y142        FDCE (Setup_fdce_C_D)       -0.834    37.899    vga/vga/VGAdata/rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         37.899    
                         arrival time                         -31.829    
  -------------------------------------------------------------------
                         slack                                  6.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.342ns (30.670%)  route 0.773ns (69.330%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.555    -0.609    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y131        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=8, routed)           0.139    -0.329    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X64Y131        MUXF7 (Prop_muxf7_S_O)       0.093    -0.236 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.102    -0.134    vga/vga/VGAdisp/rgb_reg[7][6]
    SLICE_X66Y131        LUT4 (Prop_lut4_I2_O)        0.108    -0.026 r  vga/vga/VGAdisp/rgb[6]_i_1/O
                         net (fo=1, routed)           0.532     0.506    vga/vga/VGAdata/D[6]
    OLOGIC_X1Y137        FDCE                                         r  vga/vga/VGAdata/rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.867    -0.806    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y137        FDCE                                         r  vga/vga/VGAdata/rgb_reg[6]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.215    -0.035    
    OLOGIC_X1Y137        FDCE (Hold_fdce_C_D)        -0.093    -0.128    vga/vga/VGAdata/rgb_reg[6]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.342ns (29.821%)  route 0.805ns (70.179%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.555    -0.609    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y131        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=8, routed)           0.143    -0.326    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X65Y132        MUXF7 (Prop_muxf7_S_O)       0.093    -0.233 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.102    -0.131    vga/vga/VGAdisp/rgb_reg[7][7]
    SLICE_X66Y132        LUT4 (Prop_lut4_I2_O)        0.108    -0.023 r  vga/vga/VGAdisp/rgb[7]_i_1/O
                         net (fo=1, routed)           0.561     0.538    vga/vga/VGAdata/D[7]
    OLOGIC_X1Y142        FDCE                                         r  vga/vga/VGAdata/rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.867    -0.806    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y142        FDCE                                         r  vga/vga/VGAdata/rgb_reg[7]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.215    -0.035    
    OLOGIC_X1Y142        FDCE (Hold_fdce_C_D)        -0.093    -0.128    vga/vga/VGAdata/rgb_reg[7]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.342ns (29.703%)  route 0.809ns (70.297%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.555    -0.609    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y131        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=8, routed)           0.079    -0.389    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X65Y131        MUXF7 (Prop_muxf7_S_O)       0.093    -0.296 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.136    -0.160    vga/vga/VGAdisp/rgb_reg[7][4]
    SLICE_X66Y131        LUT4 (Prop_lut4_I2_O)        0.108    -0.052 r  vga/vga/VGAdisp/rgb[4]_i_1/O
                         net (fo=1, routed)           0.595     0.542    vga/vga/VGAdata/D[4]
    OLOGIC_X1Y145        FDCE                                         r  vga/vga/VGAdata/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.868    -0.805    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y145        FDCE                                         r  vga/vga/VGAdata/rgb_reg[4]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.215    -0.034    
    OLOGIC_X1Y145        FDCE (Hold_fdce_C_D)        -0.093    -0.127    vga/vga/VGAdata/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.334ns (27.439%)  route 0.883ns (72.561%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.555    -0.609    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y131        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=8, routed)           0.139    -0.329    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X65Y131        MUXF7 (Prop_muxf7_S_O)       0.085    -0.244 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.156    -0.088    vga/vga/VGAdisp/rgb_reg[7][2]
    SLICE_X66Y131        LUT4 (Prop_lut4_I2_O)        0.108     0.020 r  vga/vga/VGAdisp/rgb[2]_i_1/O
                         net (fo=1, routed)           0.588     0.608    vga/vga/VGAdata/D[2]
    OLOGIC_X1Y134        FDCE                                         r  vga/vga/VGAdata/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.865    -0.808    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y134        FDCE                                         r  vga/vga/VGAdata/rgb_reg[2]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.215    -0.037    
    OLOGIC_X1Y134        FDCE (Hold_fdce_C_D)        -0.093    -0.130    vga/vga/VGAdata/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.334ns (25.950%)  route 0.953ns (74.050%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.555    -0.609    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y131        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=8, routed)           0.211    -0.257    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X65Y132        MUXF7 (Prop_muxf7_S_O)       0.085    -0.172 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.139    -0.034    vga/vga/VGAdisp/rgb_reg[7][5]
    SLICE_X66Y132        LUT4 (Prop_lut4_I2_O)        0.108     0.074 r  vga/vga/VGAdisp/rgb[5]_i_1/O
                         net (fo=1, routed)           0.604     0.678    vga/vga/VGAdata/D[5]
    OLOGIC_X1Y144        FDCE                                         r  vga/vga/VGAdata/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.867    -0.806    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y144        FDCE                                         r  vga/vga/VGAdata/rgb_reg[5]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.215    -0.035    
    OLOGIC_X1Y144        FDCE (Hold_fdce_C_D)        -0.093    -0.128    vga/vga/VGAdata/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.356ns (25.499%)  route 1.040ns (74.501%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.555    -0.609    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y131        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=16, routed)          0.167    -0.302    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X64Y131        LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.257    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X64Y131        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.195 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.189    -0.006    vga/vga/VGAdisp/rgb_reg[7][0]
    SLICE_X66Y131        LUT4 (Prop_lut4_I2_O)        0.108     0.102 r  vga/vga/VGAdisp/rgb[0]_i_1/O
                         net (fo=1, routed)           0.685     0.787    vga/vga/VGAdata/D[0]
    OLOGIC_X1Y135        FDCE                                         r  vga/vga/VGAdata/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.865    -0.808    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y135        FDCE                                         r  vga/vga/VGAdata/rgb_reg[0]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.215    -0.037    
    OLOGIC_X1Y135        FDCE (Hold_fdce_C_D)        -0.093    -0.130    vga/vga/VGAdata/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.342ns (24.262%)  route 1.068ns (75.738%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.555    -0.609    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y131        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=8, routed)           0.143    -0.326    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X64Y132        MUXF7 (Prop_muxf7_S_O)       0.093    -0.233 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.156    -0.076    vga/vga/VGAdisp/rgb_reg[7][3]
    SLICE_X66Y132        LUT4 (Prop_lut4_I2_O)        0.108     0.032 r  vga/vga/VGAdisp/rgb[3]_i_1/O
                         net (fo=1, routed)           0.768     0.800    vga/vga/VGAdata/D[3]
    OLOGIC_X1Y143        FDCE                                         r  vga/vga/VGAdata/rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.867    -0.806    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y143        FDCE                                         r  vga/vga/VGAdata/rgb_reg[3]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.215    -0.035    
    OLOGIC_X1Y143        FDCE (Hold_fdce_C_D)        -0.093    -0.128    vga/vga/VGAdata/rgb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga/vga/VGAdata/rgb_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.334ns (23.016%)  route 1.117ns (76.984%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=282, routed)         0.555    -0.609    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y131        FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=8, routed)           0.277    -0.191    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X64Y132        MUXF7 (Prop_muxf7_S_O)       0.085    -0.106 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.189     0.082    vga/vga/VGAdisp/rgb_reg[7][1]
    SLICE_X66Y132        LUT4 (Prop_lut4_I2_O)        0.108     0.190 r  vga/vga/VGAdisp/rgb[1]_i_1/O
                         net (fo=1, routed)           0.652     0.842    vga/vga/VGAdata/D[1]
    OLOGIC_X1Y147        FDCE                                         r  vga/vga/VGAdata/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout3_buf/O
                         net (fo=51, routed)          0.869    -0.804    vga/vga/VGAdata/clk_out3
    OLOGIC_X1Y147        FDCE                                         r  vga/vga/VGAdata/rgb_reg[1]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.215    -0.033    
    OLOGIC_X1Y147        FDCE (Hold_fdce_C_D)        -0.093    -0.126    vga/vga/VGAdata/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.968    





