// Seed: 1702293452
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(id_3)
    @(posedge 1) begin : LABEL_0
      id_1 <= id_1 == id_3;
    end
  wire id_6;
  assign id_3 = 1'b0;
  assign id_5 = id_6;
  module_0 modCall_1 (id_3);
  wire id_7;
  wire id_8;
  int  id_9 = 1;
  generate
    wire id_10;
    assign id_1 = 1;
  endgenerate
endmodule
