<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::TargetPassConfig Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetPassConfig Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::TargetPassConfig" --><!-- doxytag: inherits="llvm::ImmutablePass" -->
<p>Target-Independent Code Generator <a class="el" href="classllvm_1_1Pass.html" title="Pass interface - Implemented by all &#39;passes&#39;.">Pass</a> Configuration Options.  
 <a href="classllvm_1_1TargetPassConfig.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="CodeGen_2Passes_8h_source.html">Passes.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::TargetPassConfig:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetPassConfig__inherit__graph.png" border="0" usemap="#llvm_1_1TargetPassConfig_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1TargetPassConfig_inherit__map" id="llvm_1_1TargetPassConfig_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1ImmutablePass.html" title="ImmutablePass class &#45; This class is used to provide information that does not need to be run..." alt="" coords="9,160,164,189"/><area shape="rect" id="node4" href="classllvm_1_1ModulePass.html" title="ModulePass class &#45; This class is used to implement unstructured interprocedural optimizations and ana..." alt="" coords="21,83,152,112"/><area shape="rect" id="node6" href="classllvm_1_1Pass.html" title="Pass interface &#45; Implemented by all &#39;passes&#39;." alt="" coords="44,5,129,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::TargetPassConfig:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetPassConfig__coll__graph.png" border="0" usemap="#llvm_1_1TargetPassConfig_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1TargetPassConfig_coll__map" id="llvm_1_1TargetPassConfig_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1ImmutablePass.html" title="ImmutablePass class &#45; This class is used to provide information that does not need to be run..." alt="" coords="8955,606,9109,635"/><area shape="rect" id="node4" href="classllvm_1_1ModulePass.html" title="ModulePass class &#45; This class is used to implement unstructured interprocedural optimizations and ana..." alt="" coords="8476,186,8607,215"/><area shape="rect" id="node6" href="classllvm_1_1Pass.html" title="Pass interface &#45; Implemented by all &#39;passes&#39;." alt="" coords="7680,80,7765,110"/><area shape="rect" id="node8" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine." alt="" coords="8959,963,9105,992"/><area shape="rect" id="node10" href="classllvm_1_1TargetOptions.html" title="llvm::TargetOptions" alt="" coords="8469,344,8613,374"/><area shape="rect" id="node12" href="structllvm_1_1TargetRecip.html" title="llvm::TargetRecip" alt="" coords="7659,134,7787,163"/><area shape="rect" id="node20" href="classllvm_1_1MCTargetOptions.html" title="llvm::MCTargetOptions" alt="" coords="7641,347,7804,376"/><area shape="rect" id="node22" href="classint.html" title="int" alt="" coords="6243,124,6280,154"/><area shape="rect" id="node26" href="classbool.html" title="bool" alt="" coords="6237,987,6285,1016"/><area shape="rect" id="node47" href="classllvm_1_1MCAsmInfo.html" title="This class is intended to be used as a base class for asm properties and features specific to the tar..." alt="" coords="8477,1150,8605,1179"/><area shape="rect" id="node31" href="classunsigned.html" title="unsigned" alt="" coords="7683,758,7763,787"/><area shape="rect" id="node33" href="classllvm_1_1Target.html" title="Target &#45; Wrapper for Target specific information." alt="" coords="8495,830,8588,859"/><area shape="rect" id="node35" href="classllvm_1_1MCCodeGenInfo.html" title="llvm::MCCodeGenInfo" alt="" coords="8463,883,8620,912"/><area shape="rect" id="node37" href="classllvm_1_1DataLayout.html" title="A parsed version of the target data layout string in and methods for querying it." alt="" coords="8476,936,8607,966"/><area shape="rect" id="node40" href="classllvm_1_1MCInstrInfo.html" title="Interface to description of machine instruction set." alt="" coords="8479,990,8604,1019"/><area shape="rect" id="node42" href="classllvm_1_1MCSubtargetInfo.html" title="MCSubtargetInfo &#45; Generic base class for all target subtargets." alt="" coords="8460,1043,8623,1072"/><area shape="rect" id="node44" href="classllvm_1_1Triple.html" title="Triple &#45; Helper class for working with autoconf configuration names." alt="" coords="8497,1096,8585,1126"/><area shape="rect" id="node63" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class &#45; We assume that the target defines a static array of MCRegisterDesc object..." alt="" coords="8467,1203,8616,1232"/><area shape="rect" id="node67" href="classllvm_1_1PassConfigImpl.html" title="llvm::PassConfigImpl" alt="" coords="8956,1662,9108,1691"/><area shape="rect" id="node69" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; AnalysisID, IdentifyingPassPtr \&gt;" alt="" coords="8372,1662,8711,1691"/><area shape="rect" id="node71" href="classllvm_1_1DenseMapBase.html" title="llvm::DenseMapBase\&lt; DenseMap\&lt; AnalysisID, IdentifyingPassPtr, DenseMapInfo\&lt; AnalysisID \&gt;, detail::DenseMapPair\&lt; AnalysisID, IdentifyingPassPtr \&gt; \&gt;, AnalysisID, IdentifyingPassPtr, DenseMapInfo\&lt; AnalysisID \&gt;, detail::DenseMapPair\&lt; AnalysisID, IdentifyingPassPtr \&gt; \&gt;" alt="" coords="5380,1591,7143,1620"/><area shape="rect" id="node73" href="classllvm_1_1DebugEpochBase.html" title="llvm::DebugEpochBase" alt="" coords="1784,1619,1952,1648"/><area shape="rect" id="node75" href="classllvm_1_1DenseMapBase.html" title="llvm::DenseMapBase\&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT \&gt;" alt="" coords="3029,1619,3477,1648"/><area shape="rect" id="node80" href="classllvm_1_1DenseMapBase.html" title="llvm::DenseMapBase\&lt; DenseMap\&lt; KeyT, ValueT, KeyInfoT, BucketT \&gt;, KeyT, ValueT, KeyInfoT, BucketT \&gt;" alt="" coords="5917,1682,6605,1711"/><area shape="rect" id="node78" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; KeyT, ValueT, KeyInfoT, BucketT \&gt;" alt="" coords="7547,1682,7899,1711"/><area shape="rect" id="node84" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt; std::pair\&lt; AnalysisID, IdentifyingPassPtr \&gt;, 4 \&gt;" alt="" coords="8319,1742,8764,1771"/><area shape="rect" id="node86" href="classllvm_1_1SmallVectorImpl.html" title="llvm::SmallVectorImpl\&lt; std::pair\&lt; AnalysisID, IdentifyingPassPtr \&gt; \&gt;" alt="" coords="7495,1742,7951,1771"/><area shape="rect" id="node88" href="classllvm_1_1SmallVectorTemplateBase.html" title="llvm::SmallVectorTemplateBase\&lt; std::pair\&lt; AnalysisID, IdentifyingPassPtr \&gt;, isPodLike\&lt; std::pair\&lt; AnalysisID, IdentifyingPassPtr \&gt; \&gt;::value \&gt;" alt="" coords="2791,1735,3716,1764"/><area shape="rect" id="node90" href="classllvm_1_1SmallVectorTemplateCommon.html" title="llvm::SmallVectorTemplateCommon\&lt; std::pair\&lt; AnalysisID, IdentifyingPassPtr \&gt; \&gt;" alt="" coords="1107,1723,1653,1752"/><area shape="rect" id="node92" href="classllvm_1_1SmallVectorBase.html" title="This is all the non&#45;templated stuff common to all SmallVectors." alt="" coords="181,1770,347,1799"/><area shape="rect" id="node96" href="classllvm_1_1SmallVectorTemplateCommon.html" title="This is the part of SmallVectorTemplateBase which does not depend on whether the type T is a POD..." alt="" coords="397,1770,757,1799"/><area shape="rect" id="node101" href="classllvm_1_1SmallVectorTemplateCommon.html" title="llvm::SmallVectorTemplateCommon\&lt; T \&gt;" alt="" coords="1237,1834,1523,1863"/><area shape="rect" id="node99" href="classllvm_1_1SmallVectorTemplateBase.html" title="SmallVectorTemplateBase&lt;isPodLike = false&gt; &#45; This is where we put method implementations that are desig..." alt="" coords="1705,1800,2031,1830"/><area shape="rect" id="node107" href="classllvm_1_1SmallVectorTemplateBase.html" title="llvm::SmallVectorTemplateBase\&lt; T, isPodLike\&lt; T \&gt;::value \&gt;" alt="" coords="3051,1812,3456,1842"/><area shape="rect" id="node105" href="classllvm_1_1SmallVectorImpl.html" title="This class consists of common code factored out of the SmallVector class to reduce code duplication b..." alt="" coords="6163,1812,6360,1842"/><area shape="rect" id="node111" href="classllvm_1_1SmallVector.html" title="This is a &#39;vector&#39; (really, a variable&#45;sized array), optimized for the case when the array is small..." alt="" coords="7629,1808,7816,1838"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1TargetPassConfig-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#aa6d3c9b0e94bf6d9a7e30c55deee56a6">TargetPassConfig</a> (<a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> *tm, PassManagerBase &amp;pm)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a60191a723d5e24d5072df3a833b11054">TargetPassConfig</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a2dda19f14b6cc187e9cae9913c500414">~TargetPassConfig</a> () override</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;typename TMC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">TMC &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a4e4d8b28a0aa4efed87b742b649170ec">getTM</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the right type of <a class="el" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine.">TargetMachine</a> for this target.  <a href="#a4e4d8b28a0aa4efed87b742b649170ec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a11c66344e126e4a01ff3205661bb4b21">setInitialized</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a9c48397a001a5c0f31fbd6558ef4f2d5">getOptLevel</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ae2d23951ddd2106fe3b015302118f969">setStartStopPasses</a> (<a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a> Start, <a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a> Stop)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">setStartStopPasses - Set the StartAfter and StopAfter passes to allow running only a portion of the normal code-gen pass sequence.  <a href="#ae2d23951ddd2106fe3b015302118f969"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ac499270ee3de7c9ef7ca42a4ea82d837">setDisableVerify</a> (<a class="el" href="classbool.html">bool</a> Disable)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a0e23643ef5185f324c3214f72f821953">getEnableTailMerge</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#abe8cdd59c91a700f7678b4f9071f9d7d">setEnableTailMerge</a> (<a class="el" href="classbool.html">bool</a> Enable)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a8e22488ba2ab98ca21d3d1377e4ba26a">substitutePass</a> (<a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a> StandardID, <a class="el" href="classllvm_1_1IdentifyingPassPtr.html">IdentifyingPassPtr</a> TargetID)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow the target to override a specific pass without overriding the pass pipeline.  <a href="#a8e22488ba2ab98ca21d3d1377e4ba26a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a36adfc24480b78dfe7a51559b8264de7">insertPass</a> (<a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a> TargetPassID, <a class="el" href="classllvm_1_1IdentifyingPassPtr.html">IdentifyingPassPtr</a> InsertedPassID)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert InsertedPassID pass after TargetPassID pass.  <a href="#a36adfc24480b78dfe7a51559b8264de7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a06bb7196390a0915f2e56969929edba9">enablePass</a> (<a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a> PassID)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow the target to enable a specific standard pass by default.  <a href="#a06bb7196390a0915f2e56969929edba9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a978dba92612e01044c907d34c66f65b0">disablePass</a> (<a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a> PassID)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow the target to disable a specific standard pass by default.  <a href="#a978dba92612e01044c907d34c66f65b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1IdentifyingPassPtr.html">IdentifyingPassPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a5d496972dee405be84dcd10e2e7d8dec">getPassSubstitution</a> (<a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a> StandardID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the pass substituted for StandardID by the target.  <a href="#a5d496972dee405be84dcd10e2e7d8dec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a29a4e53bc9c69aa2ff432e481e40966b">getOptimizeRegAlloc</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the optimized regalloc pipeline is enabled.  <a href="#a29a4e53bc9c69aa2ff432e481e40966b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#af1fc3098e285aca99940b2a793a44259">getEnableShrinkWrap</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if shrink wrapping is enabled.  <a href="#af1fc3098e285aca99940b2a793a44259"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a59e30849e7eda17ee2333d2fab39fba3">usingDefaultRegAlloc</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the default global register allocator is in use and has not be overriden on the command line with '-regalloc=...'.  <a href="#a59e30849e7eda17ee2333d2fab39fba3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a835d2863dbd2cfd8c184a6a94923b61f">addIRPasses</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization.  <a href="#a835d2863dbd2cfd8c184a6a94923b61f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ab62c47f0d5cf32fb2cf858e9f2cdc646">addPassesToHandleExceptions</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Add passes to lower exception handling for the code generator.  <a href="#ab62c47f0d5cf32fb2cf858e9f2cdc646"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a3082a93fec84f7658664ce7b4840b15c">addCodeGenPrepare</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Add pass to prepare the LLVM IR for code generation.  <a href="#a3082a93fec84f7658664ce7b4840b15c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#acd370e6335630ad711de582b8bb2fd72">addISelPrepare</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Add common passes that perform LLVM IR to IR transforms in preparation for instruction selection.  <a href="#acd370e6335630ad711de582b8bb2fd72"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a45c2bcfa7777e420dc7c979b639afaf9">addInstSelector</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions.  <a href="#a45c2bcfa7777e420dc7c979b639afaf9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a821092b65a0bd12e6aab341164fd4e93">addMachinePasses</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Add the complete, standard set of LLVM CodeGen passes.  <a href="#a821092b65a0bd12e6aab341164fd4e93"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> Return NULL to select the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ace827bce3f70d7c4e84e69b4ac8b216e">default</a> (generic) machine scheduler.*/virtual <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *createMachineScheduler(<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="namespacellvm.html#a0a0b5a87b02a31da6aa348f986ba1dada7f99889954c8c69be388fb1de5807aa4">C</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Create an instance of <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of MachineInstrs.">ScheduleDAGInstrs</a> to be run within the standard MachineScheduler pass for this function and target at the current optimization level.  <a href="#ace827bce3f70d7c4e84e69b4ac8b216e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a0258d17d7843465f740454e53ea360c6">createPostMachineScheduler</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="namespacellvm.html#a0a0b5a87b02a31da6aa348f986ba1dada7f99889954c8c69be388fb1de5807aa4">C</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Similar to createMachineScheduler but used when postRA machine scheduling is enabled.  <a href="#a0258d17d7843465f740454e53ea360c6"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#aaee1c58ebc557d6b6e33e7d866d0351f">EarlyTailDuplicateID</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pseudo <a class="el" href="classllvm_1_1Pass.html" title="Pass interface - Implemented by all &#39;passes&#39;.">Pass</a> IDs.  <a href="#aaee1c58ebc557d6b6e33e7d866d0351f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a4b71a0b61fa66a73d031856247cb8cb5">PostRAMachineLICMID</a> = 0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PostRAMachineLICM - A clone of the LICM pass that runs during late machine optimization after regalloc.  <a href="#a4b71a0b61fa66a73d031856247cb8cb5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a9d683dfff7d103c70a52ab297be0a503">ID</a></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a4cab7813e9092d0e0669c57bceb1cb24">setOpt</a> (<a class="el" href="classbool.html">bool</a> &amp;Opt, <a class="el" href="classbool.html">bool</a> Val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a4c4939ec0b463c69e5776eb3f336a964">addPreISel</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Methods with trivial inline returns are convenient points in the common codegen pass pipeline where targets may insert passes.  <a href="#a4c4939ec0b463c69e5776eb3f336a964"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a8e1dc65c445136e2e59dbee92ccd5f7d">addMachineSSAOptimization</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form.  <a href="#a8e1dc65c445136e2e59dbee92ccd5f7d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a3c584af6befa438063622f975dc8386a">addILPOpts</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Add passes that optimize instruction level parallelism for out-of-order targets.  <a href="#a3c584af6befa438063622f975dc8386a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a98b60968916a58d607a698a7655cfbb2">addPreRegAlloc</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method may be implemented by targets that want to run passes immediately before register allocation.  <a href="#a98b60968916a58d607a698a7655cfbb2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ae62a6cd86a48d93f4848217e982fbf9b">createTargetRegisterAllocator</a> (<a class="el" href="classbool.html">bool</a> Optimized)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">createTargetRegisterAllocator - Create the register allocator pass for this target at the current optimization level.  <a href="#ae62a6cd86a48d93f4848217e982fbf9b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a45828ce2faaa3f6411ed3beff5364843">addFastRegAlloc</a> (<a class="el" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *RegAllocPass)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">addFastRegAlloc - Add the minimum set of target-independent passes that are required for fast register allocation.  <a href="#a45828ce2faaa3f6411ed3beff5364843"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#aa1dc5008acc62435c525b26028a39761">addOptimizedRegAlloc</a> (<a class="el" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *RegAllocPass)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">addOptimizedRegAlloc - Add passes related to register allocation.  <a href="#aa1dc5008acc62435c525b26028a39761"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a7a0137211a0b4a9400f319412dad626a">addPreRewrite</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">addPreRewrite - Add passes to the optimized register allocation pipeline after register allocation is complete, but before virtual registers are rewritten to physical registers.  <a href="#a7a0137211a0b4a9400f319412dad626a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a40a9d9de0a8ca42af17c54cf1272fd11">addPostRegAlloc</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method may be implemented by targets that want to run passes after register allocation pass pipeline but before prolog-epilog insertion.  <a href="#a40a9d9de0a8ca42af17c54cf1272fd11"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a81f8ace18b246f97ea5f682a5ea5efa8">addMachineLateOptimization</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Add passes that optimize machine instructions after register allocation.  <a href="#a81f8ace18b246f97ea5f682a5ea5efa8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a396b63f41d492a58e79af00dbacf098e">addPreSched2</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method may be implemented by targets that want to run passes after prolog-epilog insertion and before the second instruction scheduling pass.  <a href="#a396b63f41d492a58e79af00dbacf098e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#adb17e87e14c5ade1a1653f0e87ab7c9b">addGCPasses</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">addGCPasses - Add late codegen passes that analyze code for garbage collection.  <a href="#adb17e87e14c5ade1a1653f0e87ab7c9b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a4f011091f5fa9e924c851251a4293a20">addBlockPlacement</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Add standard basic block placement passes.  <a href="#a4f011091f5fa9e924c851251a4293a20"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a665aaee703109520c639696e02283bb8">addPreEmitPass</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass may be implemented by targets that want to run passes immediately before machine code is emitted.  <a href="#a665aaee703109520c639696e02283bb8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ad243e9e36fe4ec126379da4657d74ecc">addPass</a> (<a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a> PassID, <a class="el" href="classbool.html">bool</a> verifyAfter=<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="classbool.html">bool</a> printAfter=<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Utilities for targets to add passes to the pass manager.  <a href="#ad243e9e36fe4ec126379da4657d74ecc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a17c1f1731ed024a7593f709d828a31dc">addPass</a> (<a class="el" href="classllvm_1_1Pass.html">Pass</a> *<a class="el" href="Mips16ISelLowering_8cpp.html#a2748566f4c443ee77aa831e63dbb5ebe">P</a>, <a class="el" href="classbool.html">bool</a> verifyAfter=<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="classbool.html">bool</a> printAfter=<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a pass to the <a class="el" href="classllvm_1_1PassManager.html" title="Manages a sequence of passes over units of IR.">PassManager</a> if that pass is supposed to be run, as determined by the StartAfter and StopAfter options.  <a href="#a17c1f1731ed024a7593f709d828a31dc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a521c0fd2e8307b5b136c2e8b984a9316">createRegAllocPass</a> (<a class="el" href="classbool.html">bool</a> Optimized)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">addMachinePasses helper to create the target-selected or overriden regalloc pass.  <a href="#a521c0fd2e8307b5b136c2e8b984a9316"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a1f3df08c5aaa70199bcbe47963f77ac6">printAndVerify</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;Banner)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">printAndVerify - Add a pass to dump then verify the machine function, if those steps are enabled.  <a href="#a1f3df08c5aaa70199bcbe47963f77ac6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a123cf7df9bb0d6c21219b0d9f1f68811">addPrintPass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;Banner)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a pass to print the machine function if printing is enabled.  <a href="#a123cf7df9bb0d6c21219b0d9f1f68811"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ae4433b84f2a85686e6ec21134626dab0">addVerifyPass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;Banner)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a pass to perform basic verification of the machine function if verification is enabled.  <a href="#ae4433b84f2a85686e6ec21134626dab0"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a0e43f614336b22347dfdb6f20ea792df">TM</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PassConfigImpl.html">PassConfigImpl</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#ab217c347aa927ffb896c171168895459">Impl</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a4d2e2e8f5e3e4505e4056b8f2ed3e65a">Initialized</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a72636f8e2bd44dd56cadc71aac4f5156">DisableVerify</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#aad216263804522ba65f3369a5be899b3">EnableTailMerge</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Default setting for -enable-tail-merge on this target.  <a href="#aad216263804522ba65f3369a5be899b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetPassConfig.html#a189b6618fe53b8c1055fc6ea30d32e82">EnableShrinkWrap</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Default setting for -enable-shrink-wrap on this target.  <a href="#a189b6618fe53b8c1055fc6ea30d32e82"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Target-Independent Code Generator <a class="el" href="classllvm_1_1Pass.html" title="Pass interface - Implemented by all &#39;passes&#39;.">Pass</a> Configuration Options. </p>
<p>This is an <a class="el" href="classllvm_1_1ImmutablePass.html" title="ImmutablePass class - This class is used to provide information that does not need to be run...">ImmutablePass</a> solely for the purpose of exposing CodeGen options to the internals of other CodeGen passes. </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00087">87</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="aa6d3c9b0e94bf6d9a7e30c55deee56a6"></a><!-- doxytag: member="llvm::TargetPassConfig::TargetPassConfig" ref="aa6d3c9b0e94bf6d9a7e30c55deee56a6" args="(TargetMachine *tm, PassManagerBase &amp;pm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetPassConfig.html#aa6d3c9b0e94bf6d9a7e30c55deee56a6">TargetPassConfig::TargetPassConfig</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> *&#160;</td>
          <td class="paramname"><em>tm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">PassManagerBase &amp;&#160;</td>
          <td class="paramname"><em>pm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00216">216</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="CodeGen_2Passes_8h_source.html#l00096">EarlyTailDuplicateID</a>, <a class="el" href="PassRegistry_8cpp_source.html#l00031">llvm::PassRegistry::getPassRegistry()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00112">Impl</a>, <a class="el" href="CodeGen_8cpp_source.html#l00022">llvm::initializeCodeGen()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00313">llvm::MachineLICMID</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00100">PostRAMachineLICMID</a>, <a class="el" href="Passes_8cpp_source.html#l00264">substitutePass()</a>, and <a class="el" href="TailDuplication_8cpp_source.html#l00130">llvm::TailDuplicateID</a>.</p>

</div>
</div>
<a class="anchor" id="a60191a723d5e24d5072df3a833b11054"></a><!-- doxytag: member="llvm::TargetPassConfig::TargetPassConfig" ref="a60191a723d5e24d5072df3a833b11054" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetPassConfig.html#aa6d3c9b0e94bf6d9a7e30c55deee56a6">TargetPassConfig::TargetPassConfig</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00253">253</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="a2dda19f14b6cc187e9cae9913c500414"></a><!-- doxytag: member="llvm::TargetPassConfig::~TargetPassConfig" ref="a2dda19f14b6cc187e9cae9913c500414" args="() override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetPassConfig.html#a2dda19f14b6cc187e9cae9913c500414">TargetPassConfig::~TargetPassConfig</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00210">210</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="CodeGen_2Passes_8h_source.html#l00112">Impl</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a4f011091f5fa9e924c851251a4293a20"></a><!-- doxytag: member="llvm::TargetPassConfig::addBlockPlacement" ref="a4f011091f5fa9e924c851251a4293a20" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#a4f011091f5fa9e924c851251a4293a20">TargetPassConfig::addBlockPlacement</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add standard basic block placement passes. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00797">797</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="Passes_8cpp_source.html#l00337">addPass()</a>, <a class="el" href="Passes_8cpp.html#a1eeb30fa5c1dcc78e59e19c2365a2152">EnableBlockPlacementStats</a>, <a class="el" href="MachineBlockPlacement_8cpp_source.html#l00273">llvm::MachineBlockPlacementID</a>, and <a class="el" href="MachineBlockPlacement_8cpp_source.html#l01191">llvm::MachineBlockPlacementStatsID</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>.</p>

</div>
</div>
<a class="anchor" id="a3082a93fec84f7658664ce7b4840b15c"></a><!-- doxytag: member="llvm::TargetPassConfig::addCodeGenPrepare" ref="a3082a93fec84f7658664ce7b4840b15c" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#a3082a93fec84f7658664ce7b4840b15c">TargetPassConfig::addCodeGenPrepare</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add pass to prepare the LLVM IR for code generation. </p>
<p>This should be done before exception handling preparation passes. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00449">449</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="Passes_8cpp_source.html#l00337">addPass()</a>, <a class="el" href="namespacellvm.html#a6530c485d1b26e306d01f9a28d0b5241">llvm::createCodeGenPreparePass()</a>, <a class="el" href="namespacellvm.html#a9cd0b3a6e2b69aafd9c662d58b56647c">llvm::createRewriteSymbolsPass()</a>, <a class="el" href="Passes_8cpp.html#a3e4ac30fe2b89e2804688ba0329e3ef9">DisableCGP</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00143">getOptLevel()</a>, <a class="el" href="CodeGen_8h_source.html#l00050">llvm::CodeGenOpt::None</a>, and <a class="el" href="CodeGen_2Passes_8h_source.html#l00111">TM</a>.</p>

<p>Referenced by <a class="el" href="LLVMTargetMachine_8cpp_source.html#l00092">addPassesToGenerateCode()</a>.</p>

</div>
</div>
<a class="anchor" id="a45828ce2faaa3f6411ed3beff5364843"></a><!-- doxytag: member="llvm::TargetPassConfig::addFastRegAlloc" ref="a45828ce2faaa3f6411ed3beff5364843" args="(FunctionPass *RegAllocPass)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#a45828ce2faaa3f6411ed3beff5364843">TargetPassConfig::addFastRegAlloc</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *&#160;</td>
          <td class="paramname"><em>RegAllocPass</em></td><td>)</td>
          <td><code> [protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>addFastRegAlloc - Add the minimum set of target-independent passes that are required for fast register allocation. </p>
<p>Add the minimum set of target-independent passes that are required for register allocation.</p>
<p>No coalescing or scheduling. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00714">714</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="Passes_8cpp_source.html#l00337">addPass()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00114">llvm::PHIEliminationID</a>, and <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00175">llvm::TwoAddressInstructionPassID</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>.</p>

</div>
</div>
<a class="anchor" id="adb17e87e14c5ade1a1653f0e87ab7c9b"></a><!-- doxytag: member="llvm::TargetPassConfig::addGCPasses" ref="adb17e87e14c5ade1a1653f0e87ab7c9b" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetPassConfig.html#adb17e87e14c5ade1a1653f0e87ab7c9b">TargetPassConfig::addGCPasses</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>addGCPasses - Add late codegen passes that analyze code for garbage collection. </p>
<p>Add standard <a class="el" href="namespacellvm_1_1GC.html">GC</a> passes.</p>
<p>This should return true if <a class="el" href="namespacellvm_1_1GC.html">GC</a> info should be printed after these passes. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00791">791</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="Passes_8cpp_source.html#l00337">addPass()</a>, and <a class="el" href="GCRootLowering_8cpp_source.html#l00258">llvm::GCMachineCodeAnalysisID</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>.</p>

</div>
</div>
<a class="anchor" id="a3c584af6befa438063622f975dc8386a"></a><!-- doxytag: member="llvm::TargetPassConfig::addILPOpts" ref="a3c584af6befa438063622f975dc8386a" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetPassConfig.html#a3c584af6befa438063622f975dc8386a">llvm::TargetPassConfig::addILPOpts</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add passes that optimize instruction level parallelism for out-of-order targets. </p>
<p>These passes are run while the machine code is still in SSA form, so they can use <a class="el" href="classllvm_1_1MachineTraceMetrics.html">MachineTraceMetrics</a> to control their heuristics.</p>
<p>All passes added here should preserve the <a class="el" href="classllvm_1_1MachineDominatorTree.html" title="DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...">MachineDominatorTree</a>, <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a>, and <a class="el" href="classllvm_1_1MachineTraceMetrics.html">MachineTraceMetrics</a> analyses. </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00265">265</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00583">addMachineSSAOptimization()</a>.</p>

</div>
</div>
<a class="anchor" id="a45c2bcfa7777e420dc7c979b639afaf9"></a><!-- doxytag: member="llvm::TargetPassConfig::addInstSelector" ref="a45c2bcfa7777e420dc7c979b639afaf9" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetPassConfig.html#a45c2bcfa7777e420dc7c979b639afaf9">llvm::TargetPassConfig::addInstSelector</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions. </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00209">209</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>Referenced by <a class="el" href="LLVMTargetMachine_8cpp_source.html#l00092">addPassesToGenerateCode()</a>.</p>

</div>
</div>
<a class="anchor" id="a835d2863dbd2cfd8c184a6a94923b61f"></a><!-- doxytag: member="llvm::TargetPassConfig::addIRPasses" ref="a835d2863dbd2cfd8c184a6a94923b61f" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#a835d2863dbd2cfd8c184a6a94923b61f">TargetPassConfig::addIRPasses</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00375">375</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="Passes_8cpp_source.html#l00337">addPass()</a>, <a class="el" href="BasicAliasAnalysis_8cpp_source.html#l00590">llvm::createBasicAliasAnalysisPass()</a>, <a class="el" href="namespacellvm.html#aa497e235b2414fe9e942c308aa6edcb6">llvm::createCFLAliasAnalysisPass()</a>, <a class="el" href="ConstantHoisting_8cpp_source.html#l00184">llvm::createConstantHoistingPass()</a>, <a class="el" href="namespacellvm.html#ae47ac0c0b63d24a04d49654b3b219f2d">llvm::createGCLoweringPass()</a>, <a class="el" href="LoopStrengthReduce_8cpp_source.html#l04967">llvm::createLoopStrengthReducePass()</a>, <a class="el" href="PartiallyInlineLibCalls_8cpp_source.html#l00161">llvm::createPartiallyInlineLibCallsPass()</a>, <a class="el" href="IRPrintingPasses_8cpp_source.html#l00124">llvm::createPrintFunctionPass()</a>, <a class="el" href="namespacellvm.html#ad81266aaa6ff7606ad771dc5e451592b">llvm::createScopedNoAliasAAPass()</a>, <a class="el" href="ShadowStackGCLowering_8cpp_source.html#l00070">llvm::createShadowStackGCLoweringPass()</a>, <a class="el" href="namespacellvm.html#a022323238327ae5edae5d42398e0325f">llvm::createTypeBasedAliasAnalysisPass()</a>, <a class="el" href="namespacellvm.html#a90925c149f6cf6ac3132722e0d7d233f">llvm::createUnreachableBlockEliminationPass()</a>, <a class="el" href="Verifier_8cpp_source.html#l03699">llvm::createVerifierPass()</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Passes_8cpp.html#a96481f63d3d6bfc517d786e03923e496">DisableConstantHoisting</a>, <a class="el" href="Passes_8cpp.html#a05ceab7aabd004d9cead06e22cad0322">DisableLSR</a>, <a class="el" href="Passes_8cpp.html#aafe55721cbb36c2488173f4332e17d59">DisablePartialLibcallInlining</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00118">DisableVerify</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00143">getOptLevel()</a>, <a class="el" href="CodeGen_8h_source.html#l00050">llvm::CodeGenOpt::None</a>, <a class="el" href="Passes_8cpp.html#a0c2845ffaedc71686e2d54a27655e2ef">PrintLSR</a>, and <a class="el" href="Passes_8cpp.html#adc35d77a660f0e97eb303afc44c08c1d">UseCFLAA</a>.</p>

<p>Referenced by <a class="el" href="LLVMTargetMachine_8cpp_source.html#l00092">addPassesToGenerateCode()</a>.</p>

</div>
</div>
<a class="anchor" id="acd370e6335630ad711de582b8bb2fd72"></a><!-- doxytag: member="llvm::TargetPassConfig::addISelPrepare" ref="acd370e6335630ad711de582b8bb2fd72" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#acd370e6335630ad711de582b8bb2fd72">TargetPassConfig::addISelPrepare</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add common passes that perform LLVM IR to IR transforms in preparation for instruction selection. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00457">457</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="Passes_8cpp_source.html#l00337">addPass()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00251">addPreISel()</a>, <a class="el" href="IRPrintingPasses_8cpp_source.html#l00124">llvm::createPrintFunctionPass()</a>, <a class="el" href="SafeStack_8cpp_source.html#l00609">llvm::createSafeStackPass()</a>, <a class="el" href="namespacellvm.html#a119311a4335be4691e2fb163ab9a4f49">llvm::createStackProtectorPass()</a>, <a class="el" href="Verifier_8cpp_source.html#l03699">llvm::createVerifierPass()</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00118">DisableVerify</a>, <a class="el" href="Passes_8cpp.html#aeee3d0ae88cbd8a6e0e4a06d1e3bd321">PrintISelInput</a>, and <a class="el" href="CodeGen_2Passes_8h_source.html#l00111">TM</a>.</p>

<p>Referenced by <a class="el" href="LLVMTargetMachine_8cpp_source.html#l00092">addPassesToGenerateCode()</a>.</p>

</div>
</div>
<a class="anchor" id="a81f8ace18b246f97ea5f682a5ea5efa8"></a><!-- doxytag: member="llvm::TargetPassConfig::addMachineLateOptimization" ref="a81f8ace18b246f97ea5f682a5ea5efa8" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#a81f8ace18b246f97ea5f682a5ea5efa8">TargetPassConfig::addMachineLateOptimization</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add passes that optimize machine instructions after register allocation. </p>
<p>Post RegAlloc <a class="el" href="classllvm_1_1Pass.html" title="Pass interface - Implemented by all &#39;passes&#39;.">Pass</a> Configuration. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00775">775</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="Passes_8cpp_source.html#l00337">addPass()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00085">llvm::BranchFolderPassID</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00060">llvm::MachineCopyPropagationID</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00149">llvm::TargetMachine::requiresStructuredCFG()</a>, <a class="el" href="TailDuplication_8cpp_source.html#l00130">llvm::TailDuplicateID</a>, and <a class="el" href="CodeGen_2Passes_8h_source.html#l00111">TM</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>.</p>

</div>
</div>
<a class="anchor" id="a821092b65a0bd12e6aab341164fd4e93"></a><!-- doxytag: member="llvm::TargetPassConfig::addMachinePasses" ref="a821092b65a0bd12e6aab341164fd4e93" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#a821092b65a0bd12e6aab341164fd4e93">TargetPassConfig::addMachinePasses</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add the complete, standard set of LLVM CodeGen passes. </p>
<p>Add the complete set of target-independent postISel code generator passes.</p>
<p>Fully developed targets will not generally override this.</p>
<p>This can be read as the standard order of major LLVM CodeGen stages. Stages with nontrivial configuration or multiple passes are broken out below in addStage routines.</p>
<p>Any TargetPassConfig::addXX routine may be overriden by the <a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a>. The addPre/Post methods with empty header implementations allow injecting target-specific fixups just before or after major stages. Additionally, targets have the flexibility to change pass order within a stage by overriding default implementation of addStage routines below. Each technique has maintainability tradeoffs because alternate pass orders are not well supported. addPre/Post works better if the target pass is easily tied to a common pass. But if it has subtle dependencies on multiple passes, the target should override the stage instead.</p>
<p>TODO: We could use a single addPre/Post(ID) hook to allow pass injection before/after any target-independent pass. But it's currently overkill. </p>
<p>Add passes that optimize machine instructions after register allocation. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00493">493</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="Passes_8cpp_source.html#l00797">addBlockPlacement()</a>, <a class="el" href="Passes_8cpp_source.html#l00714">addFastRegAlloc()</a>, <a class="el" href="Passes_8cpp_source.html#l00791">addGCPasses()</a>, <a class="el" href="Passes_8cpp_source.html#l00775">addMachineLateOptimization()</a>, <a class="el" href="Passes_8cpp_source.html#l00583">addMachineSSAOptimization()</a>, <a class="el" href="Passes_8cpp_source.html#l00724">addOptimizedRegAlloc()</a>, <a class="el" href="Passes_8cpp_source.html#l00337">addPass()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00299">addPostRegAlloc()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00318">addPreEmitPass()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00271">addPreRegAlloc()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00306">addPreSched2()</a>, <a class="el" href="GCMetadata_8cpp_source.html#l00086">llvm::createGCInfoPrinter()</a>, <a class="el" href="Passes_8cpp_source.html#l00691">createRegAllocPass()</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Passes_8cpp.html#a9675bf7d4c7f88030e802ab810015396">EnableImplicitNullChecks</a>, <a class="el" href="ExpandISelPseudos_8cpp_source.html#l00043">llvm::ExpandISelPseudosID</a>, <a class="el" href="ExpandPostRAPseudos_8cpp_source.html#l00059">llvm::ExpandPostRAPseudosID</a>, <a class="el" href="Passes_8cpp_source.html#l00620">getEnableShrinkWrap()</a>, <a class="el" href="Passes_8cpp_source.html#l00639">getOptimizeRegAlloc()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00143">getOptLevel()</a>, <a class="el" href="PassRegistry_8cpp_source.html#l00041">llvm::PassRegistry::getPassInfo()</a>, <a class="el" href="PassRegistry_8cpp_source.html#l00031">llvm::PassRegistry::getPassRegistry()</a>, <a class="el" href="PassInfo_8h_source.html#l00078">llvm::PassInfo::getTypeInfo()</a>, <a class="el" href="LLParser_8cpp.html#ab86ae2177a3bc7ef5154e74e482cf6bc">if()</a>, <a class="el" href="ImplicitNullChecks_8cpp_source.html#l00257">llvm::ImplicitNullChecksID</a>, <a class="el" href="Passes_8cpp_source.html#l00234">insertPass()</a>, <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00096">llvm::LocalStackSlotAllocationID</a>, <a class="el" href="Passes_8cpp.html#a20ba34a60647ea76d93b21bc7ddb39d9">MISchedPostRA</a>, <a class="el" href="CodeGen_8h_source.html#l00050">llvm::CodeGenOpt::None</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00102">llvm::TargetMachine::Options</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00175">llvm::PostMachineSchedulerID</a>, <a class="el" href="PostRASchedulerList_8cpp_source.html#l00189">llvm::PostRASchedulerID</a>, <a class="el" href="Passes_8cpp_source.html#l00358">printAndVerify()</a>, <a class="el" href="Passes_8cpp.html#abb79b0c2a618cf1aa4cc8781b38404f0">PrintGCInfo</a>, <a class="el" href="TargetOptions_8h_source.html#l00083">llvm::TargetOptions::PrintMachineCode</a>, <a class="el" href="Passes_8cpp.html#ada1ff17fbfd68b6c6b51e45d076c6ebf">PrintMachineInstrs</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00100">llvm::PrologEpilogCodeInserterID</a>, <a class="el" href="ShrinkWrap_8cpp_source.html#l00178">llvm::ShrinkWrapID</a>, <a class="el" href="StackMapLivenessAnalysis_8cpp_source.html#l00083">llvm::StackMapLivenessID</a>, and <a class="el" href="CodeGen_2Passes_8h_source.html#l00111">TM</a>.</p>

<p>Referenced by <a class="el" href="LLVMTargetMachine_8cpp_source.html#l00092">addPassesToGenerateCode()</a>.</p>

</div>
</div>
<a class="anchor" id="a8e1dc65c445136e2e59dbee92ccd5f7d"></a><!-- doxytag: member="llvm::TargetPassConfig::addMachineSSAOptimization" ref="a8e1dc65c445136e2e59dbee92ccd5f7d" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#a8e1dc65c445136e2e59dbee92ccd5f7d">TargetPassConfig::addMachineSSAOptimization</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form. </p>
<p>Add passes that optimize machine instructions in SSA form.</p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00583">583</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="CodeGen_2Passes_8h_source.html#l00265">addILPOpts()</a>, <a class="el" href="Passes_8cpp_source.html#l00337">addPass()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00050">llvm::DeadMachineInstructionElimID</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00096">EarlyTailDuplicateID</a>, <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00096">llvm::LocalStackSlotAllocationID</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00110">llvm::MachineCSEID</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00313">llvm::MachineLICMID</a>, <a class="el" href="MachineSink_8cpp_source.html#l00148">llvm::MachineSinkingID</a>, <a class="el" href="OptimizePHIs_8cpp_source.html#l00061">llvm::OptimizePHIsID</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00299">llvm::PeepholeOptimizerID</a>, and <a class="el" href="StackColoring_8cpp_source.html#l00177">llvm::StackColoringID</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>.</p>

</div>
</div>
<a class="anchor" id="aa1dc5008acc62435c525b26028a39761"></a><!-- doxytag: member="llvm::TargetPassConfig::addOptimizedRegAlloc" ref="aa1dc5008acc62435c525b26028a39761" args="(FunctionPass *RegAllocPass)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#aa1dc5008acc62435c525b26028a39761">TargetPassConfig::addOptimizedRegAlloc</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *&#160;</td>
          <td class="paramname"><em>RegAllocPass</em></td><td>)</td>
          <td><code> [protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>addOptimizedRegAlloc - Add passes related to register allocation. </p>
<p>Add standard target-independent passes that are tightly coupled with optimized register allocation, including coalescing, machine instruction scheduling, and register allocation itself.</p>
<p><a class="el" href="classllvm_1_1LLVMTargetMachine.html" title="This class describes a target machine that is implemented with the LLVM target-independent code gener...">LLVMTargetMachine</a> provides standard regalloc passes for most targets.</p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00724">724</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="Passes_8cpp_source.html#l00337">addPass()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00293">addPreRewrite()</a>, <a class="el" href="Passes_8cpp.html#ad3d7211c9a2250cebcdef136cc790c95">EarlyLiveIntervals</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00048">llvm::LiveIntervalsID</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00045">llvm::LiveVariablesID</a>, <a class="el" href="MachineLoopInfo_8cpp_source.html#l00036">llvm::MachineLoopInfoID</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00145">llvm::MachineSchedulerID</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00114">llvm::PHIEliminationID</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00100">PostRAMachineLICMID</a>, <a class="el" href="ProcessImplicitDefs_8cpp_source.html#l00052">llvm::ProcessImplicitDefsID</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00271">llvm::RegisterCoalescerID</a>, <a class="el" href="StackSlotColoring_8cpp_source.html#l00117">llvm::StackSlotColoringID</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00175">llvm::TwoAddressInstructionPassID</a>, and <a class="el" href="VirtRegMap_8cpp_source.html#l00181">llvm::VirtRegRewriterID</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>.</p>

</div>
</div>
<a class="anchor" id="ad243e9e36fe4ec126379da4657d74ecc"></a><!-- doxytag: member="llvm::TargetPassConfig::addPass" ref="ad243e9e36fe4ec126379da4657d74ecc" args="(AnalysisID PassID, bool verifyAfter=true, bool printAfter=true)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a> <a class="el" href="classllvm_1_1TargetPassConfig.html#ad243e9e36fe4ec126379da4657d74ecc">TargetPassConfig::addPass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a>&#160;</td>
          <td class="paramname"><em>PassID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>verifyAfter</em> = <code><a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>printAfter</em> = <code><a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Utilities for targets to add passes to the pass manager. </p>
<p>Add a CodeGen pass at this point in the pipeline after checking for target and command line overrides.</p>
<p>Add a CodeGen pass at this point in the pipeline after checking overrides. Return the pass that was added, or zero if no pass was added. <code>printAfter</code> if true and adding a machine function pass add an extra machine printer pass afterwards <code>verifyAfter</code> if true and adding a machine function pass add an extra machine verification pass afterwards.</p>
<p>addPass cannot return a pointer to the pass instance because is internal the <a class="el" href="classllvm_1_1PassManager.html" title="Manages a sequence of passes over units of IR.">PassManager</a> and the instance we create here may already be freed. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00337">337</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="Pass_8cpp_source.html#l00195">llvm::Pass::createPass()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00069">llvm::IdentifyingPassPtr::getID()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00073">llvm::IdentifyingPassPtr::getInstance()</a>, <a class="el" href="Pass_8h_source.html#l00104">llvm::Pass::getPassID()</a>, <a class="el" href="Passes_8cpp_source.html#l00269">getPassSubstitution()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00067">llvm::IdentifyingPassPtr::isInstance()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00066">llvm::IdentifyingPassPtr::isValid()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="Passes_8cpp_source.html#l00135">overridePass()</a>, and <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00797">addBlockPlacement()</a>, <a class="el" href="Passes_8cpp_source.html#l00449">addCodeGenPrepare()</a>, <a class="el" href="Passes_8cpp_source.html#l00714">addFastRegAlloc()</a>, <a class="el" href="Passes_8cpp_source.html#l00791">addGCPasses()</a>, <a class="el" href="Passes_8cpp_source.html#l00375">addIRPasses()</a>, <a class="el" href="Passes_8cpp_source.html#l00457">addISelPrepare()</a>, <a class="el" href="Passes_8cpp_source.html#l00775">addMachineLateOptimization()</a>, <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>, <a class="el" href="Passes_8cpp_source.html#l00583">addMachineSSAOptimization()</a>, <a class="el" href="Passes_8cpp_source.html#l00724">addOptimizedRegAlloc()</a>, <a class="el" href="Passes_8cpp_source.html#l00282">addPass()</a>, and <a class="el" href="Passes_8cpp_source.html#l00416">addPassesToHandleExceptions()</a>.</p>

</div>
</div>
<a class="anchor" id="a17c1f1731ed024a7593f709d828a31dc"></a><!-- doxytag: member="llvm::TargetPassConfig::addPass" ref="a17c1f1731ed024a7593f709d828a31dc" args="(Pass *P, bool verifyAfter=true, bool printAfter=true)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#ad243e9e36fe4ec126379da4657d74ecc">TargetPassConfig::addPass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Pass.html">Pass</a> *&#160;</td>
          <td class="paramname"><em>P</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>verifyAfter</em> = <code><a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>printAfter</em> = <code><a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add a pass to the <a class="el" href="classllvm_1_1PassManager.html" title="Manages a sequence of passes over units of IR.">PassManager</a> if that pass is supposed to be run, as determined by the StartAfter and StopAfter options. </p>
<p>Add a pass to the <a class="el" href="classllvm_1_1PassManager.html" title="Manages a sequence of passes over units of IR.">PassManager</a> if that pass is supposed to be run.</p>
<p>Takes ownership of the pass. <code>printAfter</code> if true and adding a machine function pass add an extra machine printer pass afterwards <code>verifyAfter</code> if true and adding a machine function pass add an extra machine verification pass afterwards.</p>
<p>If the Started/Stopped flags indicate either that the compilation should start at a later pass or that it should stop after an earlier pass, then do not add the pass. Finally, compare the current pass against the StartAfter and StopAfter options and change the Started/Stopped flags accordingly. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00282">282</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="Passes_8cpp_source.html#l00337">addPass()</a>, <a class="el" href="Passes_8cpp_source.html#l00363">addPrintPass()</a>, <a class="el" href="Passes_8cpp_source.html#l00368">addVerifyPass()</a>, <a class="el" href="SmallVector_8h_source.html#l00112">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="Pass_8cpp_source.html#l00195">llvm::Pass::createPass()</a>, <a class="el" href="SmallVector_8h_source.html#l00114">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="Pass_8h_source.html#l00104">llvm::Pass::getPassID()</a>, <a class="el" href="Pass_8cpp_source.html#l00061">llvm::Pass::getPassName()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00112">Impl</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00113">Initialized</a>, <a class="el" href="Passes_8cpp_source.html#l00205">llvm::PassConfigImpl::InsertedPasses</a>, and <a class="el" href="ErrorHandling_8cpp_source.html#l00061">llvm::report_fatal_error()</a>.</p>

</div>
</div>
<a class="anchor" id="ab62c47f0d5cf32fb2cf858e9f2cdc646"></a><!-- doxytag: member="llvm::TargetPassConfig::addPassesToHandleExceptions" ref="ab62c47f0d5cf32fb2cf858e9f2cdc646" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#ab62c47f0d5cf32fb2cf858e9f2cdc646">TargetPassConfig::addPassesToHandleExceptions</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add passes to lower exception handling for the code generator. </p>
<p>Turn exception handling constructs into something the code generators can handle.</p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00416">416</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="Passes_8cpp_source.html#l00337">addPass()</a>, <a class="el" href="MCAsmInfo_8h_source.html#l00036">llvm::WinEH::ARM</a>, <a class="el" href="DwarfEHPrepare_8cpp_source.html#l00088">llvm::createDwarfEHPass()</a>, <a class="el" href="namespacellvm.html#a2ce18583da85cfddf95f09646518d3c3">llvm::createLowerInvokePass()</a>, <a class="el" href="SjLjEHPrepare_8cpp_source.html#l00088">llvm::createSjLjEHPreparePass()</a>, <a class="el" href="namespacellvm.html#a90925c149f6cf6ac3132722e0d7d233f">llvm::createUnreachableBlockEliminationPass()</a>, <a class="el" href="namespacellvm.html#a7db64eceed9a38763d7a1e71358fda31">llvm::createWinEHPass()</a>, <a class="el" href="MCAsmInfo_8h_source.html#l00046">llvm::DwarfCFI</a>, <a class="el" href="MCAsmInfo_8h_source.html#l00511">llvm::MCAsmInfo::getExceptionHandlingType()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00138">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="None_8h_source.html#l00023">llvm::None</a>, <a class="el" href="MCAsmInfo_8h_source.html#l00047">llvm::SjLj</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00111">TM</a>, and <a class="el" href="MCAsmInfo_8h_source.html#l00049">llvm::WinEH</a>.</p>

<p>Referenced by <a class="el" href="LLVMTargetMachine_8cpp_source.html#l00092">addPassesToGenerateCode()</a>.</p>

</div>
</div>
<a class="anchor" id="a40a9d9de0a8ca42af17c54cf1272fd11"></a><!-- doxytag: member="llvm::TargetPassConfig::addPostRegAlloc" ref="a40a9d9de0a8ca42af17c54cf1272fd11" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetPassConfig.html#a40a9d9de0a8ca42af17c54cf1272fd11">llvm::TargetPassConfig::addPostRegAlloc</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method may be implemented by targets that want to run passes after register allocation pass pipeline but before prolog-epilog insertion. </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00299">299</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>.</p>

</div>
</div>
<a class="anchor" id="a665aaee703109520c639696e02283bb8"></a><!-- doxytag: member="llvm::TargetPassConfig::addPreEmitPass" ref="a665aaee703109520c639696e02283bb8" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetPassConfig.html#a665aaee703109520c639696e02283bb8">llvm::TargetPassConfig::addPreEmitPass</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This pass may be implemented by targets that want to run passes immediately before machine code is emitted. </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00318">318</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>.</p>

</div>
</div>
<a class="anchor" id="a4c4939ec0b463c69e5776eb3f336a964"></a><!-- doxytag: member="llvm::TargetPassConfig::addPreISel" ref="a4c4939ec0b463c69e5776eb3f336a964" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetPassConfig.html#a4c4939ec0b463c69e5776eb3f336a964">llvm::TargetPassConfig::addPreISel</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Methods with trivial inline returns are convenient points in the common codegen pass pipeline where targets may insert passes. </p>
<p>Methods with out-of-line standard implementations are major CodeGen stages called by addMachinePasses. Some targets may override major stages when inserting passes is insufficient, but maintaining overriden stages is more work. addPreISelPasses - This method should add any "last minute" LLVM-&gt;LLVM passes (which are run just before instruction selector). </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00251">251</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00457">addISelPrepare()</a>.</p>

</div>
</div>
<a class="anchor" id="a98b60968916a58d607a698a7655cfbb2"></a><!-- doxytag: member="llvm::TargetPassConfig::addPreRegAlloc" ref="a98b60968916a58d607a698a7655cfbb2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetPassConfig.html#a98b60968916a58d607a698a7655cfbb2">llvm::TargetPassConfig::addPreRegAlloc</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method may be implemented by targets that want to run passes immediately before register allocation. </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00271">271</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a0137211a0b4a9400f319412dad626a"></a><!-- doxytag: member="llvm::TargetPassConfig::addPreRewrite" ref="a7a0137211a0b4a9400f319412dad626a" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetPassConfig.html#a7a0137211a0b4a9400f319412dad626a">llvm::TargetPassConfig::addPreRewrite</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>addPreRewrite - Add passes to the optimized register allocation pipeline after register allocation is complete, but before virtual registers are rewritten to physical registers. </p>
<p>These passes must preserve <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> and <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>, and when running after RABasic or RAGreedy, they should take advantage of <a class="el" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a>. When these passes run, <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> contains legal physreg assignments for all virtual registers. </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00293">293</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00724">addOptimizedRegAlloc()</a>.</p>

</div>
</div>
<a class="anchor" id="a396b63f41d492a58e79af00dbacf098e"></a><!-- doxytag: member="llvm::TargetPassConfig::addPreSched2" ref="a396b63f41d492a58e79af00dbacf098e" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetPassConfig.html#a396b63f41d492a58e79af00dbacf098e">llvm::TargetPassConfig::addPreSched2</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method may be implemented by targets that want to run passes after prolog-epilog insertion and before the second instruction scheduling pass. </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00306">306</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>.</p>

</div>
</div>
<a class="anchor" id="a123cf7df9bb0d6c21219b0d9f1f68811"></a><!-- doxytag: member="llvm::TargetPassConfig::addPrintPass" ref="a123cf7df9bb0d6c21219b0d9f1f68811" args="(const std::string &amp;Banner)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#a123cf7df9bb0d6c21219b0d9f1f68811">TargetPassConfig::addPrintPass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;&#160;</td>
          <td class="paramname"><em>Banner</em></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add a pass to print the machine function if printing is enabled. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00363">363</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="namespacellvm.html#ae3d9d272cab531d5880a07d047854887">llvm::createMachineFunctionPrinterPass()</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00171">llvm::TargetMachine::shouldPrintMachineCode()</a>, and <a class="el" href="CodeGen_2Passes_8h_source.html#l00111">TM</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00282">addPass()</a>, and <a class="el" href="Passes_8cpp_source.html#l00358">printAndVerify()</a>.</p>

</div>
</div>
<a class="anchor" id="ae4433b84f2a85686e6ec21134626dab0"></a><!-- doxytag: member="llvm::TargetPassConfig::addVerifyPass" ref="ae4433b84f2a85686e6ec21134626dab0" args="(const std::string &amp;Banner)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#ae4433b84f2a85686e6ec21134626dab0">TargetPassConfig::addVerifyPass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;&#160;</td>
          <td class="paramname"><em>Banner</em></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add a pass to perform basic verification of the machine function if verification is enabled. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00368">368</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="namespacellvm.html#ac7db2954486aeb63a1c928d481b16a2c">llvm::createMachineVerifierPass()</a>, and <a class="el" href="Passes_8cpp.html#a88798de570df0c6b1247870daeb88f60">VerifyMachineCode</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00282">addPass()</a>, and <a class="el" href="Passes_8cpp_source.html#l00358">printAndVerify()</a>.</p>

</div>
</div>
<a class="anchor" id="a0258d17d7843465f740454e53ea360c6"></a><!-- doxytag: member="llvm::TargetPassConfig::createPostMachineScheduler" ref="a0258d17d7843465f740454e53ea360c6" args="(MachineSchedContext *C) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>* <a class="el" href="classllvm_1_1TargetPassConfig.html#a0258d17d7843465f740454e53ea360c6">llvm::TargetPassConfig::createPostMachineScheduler</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Similar to createMachineScheduler but used when postRA machine scheduling is enabled. </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00234">234</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a521c0fd2e8307b5b136c2e8b984a9316"></a><!-- doxytag: member="llvm::TargetPassConfig::createRegAllocPass" ref="a521c0fd2e8307b5b136c2e8b984a9316" args="(bool Optimized)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1FunctionPass.html">FunctionPass</a> * <a class="el" href="classllvm_1_1TargetPassConfig.html#a521c0fd2e8307b5b136c2e8b984a9316">TargetPassConfig::createRegAllocPass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Optimized</em></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>addMachinePasses helper to create the target-selected or overriden regalloc pass. </p>
<p>Find and instantiate the register allocation pass requested by this target at the current optimization level.</p>
<p>Different register allocators are defined as separate passes because they may require different analysis.</p>
<p>This helper ensures that the regalloc= option is always available, even for targets that override the default allocator.</p>
<p>FIXME: When <a class="el" href="classllvm_1_1MachinePassRegistry.html" title="MachinePassRegistry - Track the registration of machine passes.">MachinePassRegistry</a> register pass IDs instead of function ptrs, this can be folded into addPass. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00691">691</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="Passes_8cpp_source.html#l00675">createTargetRegisterAllocator()</a>, <a class="el" href="RegAllocRegistry_8h_source.html#l00051">llvm::RegisterRegAlloc::getDefault()</a>, <a class="el" href="Passes_8cpp.html#afa0f42409bcb9558b814a47bfba9a385">RegAlloc</a>, <a class="el" href="RegAllocRegistry_8h_source.html#l00054">llvm::RegisterRegAlloc::setDefault()</a>, and <a class="el" href="Passes_8cpp_source.html#l00653">useDefaultRegisterAllocator()</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>.</p>

</div>
</div>
<a class="anchor" id="ae62a6cd86a48d93f4848217e982fbf9b"></a><!-- doxytag: member="llvm::TargetPassConfig::createTargetRegisterAllocator" ref="ae62a6cd86a48d93f4848217e982fbf9b" args="(bool Optimized)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1FunctionPass.html">FunctionPass</a> * <a class="el" href="classllvm_1_1TargetPassConfig.html#ae62a6cd86a48d93f4848217e982fbf9b">TargetPassConfig::createTargetRegisterAllocator</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Optimized</em></td><td>)</td>
          <td><code> [protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>createTargetRegisterAllocator - Create the register allocator pass for this target at the current optimization level. </p>
<p>Instantiate the default register allocator pass for this target for either the optimized or unoptimized allocation path.</p>
<p>This will be added to the pass manager by addFastRegAlloc in the unoptimized case or addOptimizedRegAlloc in the optimized case.</p>
<p>A target that uses the standard regalloc pass order for fast or optimized allocation may still override this for per-target regalloc selection. But -regalloc=... always takes precedence. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00675">675</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="RegAllocFast_8cpp_source.html#l01122">llvm::createFastRegisterAllocator()</a>, and <a class="el" href="RegAllocGreedy_8cpp_source.html#l00424">llvm::createGreedyRegisterAllocator()</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00691">createRegAllocPass()</a>.</p>

</div>
</div>
<a class="anchor" id="ace827bce3f70d7c4e84e69b4ac8b216e"></a><!-- doxytag: member="llvm::TargetPassConfig::default" ref="ace827bce3f70d7c4e84e69b4ac8b216e" args="(generic) machine scheduler.*/virtual ScheduleDAGInstrs *createMachineScheduler(MachineSchedContext *C) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> Return NULL to select the <a class="el" href="classllvm_1_1TargetPassConfig.html#ace827bce3f70d7c4e84e69b4ac8b216e">llvm::TargetPassConfig::default</a> </td>
          <td>(</td>
          <td class="paramtype">generic&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create an instance of <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of MachineInstrs.">ScheduleDAGInstrs</a> to be run within the standard MachineScheduler pass for this function and target at the current optimization level. </p>
<p>This can also be used to plug a new <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a> into an instance of the standard <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a>: return new <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a>(C, make_unique&lt;MyStrategy&gt;(C), /* IsPostRA= </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00225">225</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

</div>
</div>
<a class="anchor" id="a978dba92612e01044c907d34c66f65b0"></a><!-- doxytag: member="llvm::TargetPassConfig::disablePass" ref="a978dba92612e01044c907d34c66f65b0" args="(AnalysisID PassID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#a978dba92612e01044c907d34c66f65b0">llvm::TargetPassConfig::disablePass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a>&#160;</td>
          <td class="paramname"><em>PassID</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Allow the target to disable a specific standard pass by default. </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00174">174</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>References <a class="el" href="Passes_8cpp_source.html#l00264">substitutePass()</a>.</p>

</div>
</div>
<a class="anchor" id="a06bb7196390a0915f2e56969929edba9"></a><!-- doxytag: member="llvm::TargetPassConfig::enablePass" ref="a06bb7196390a0915f2e56969929edba9" args="(AnalysisID PassID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#a06bb7196390a0915f2e56969929edba9">llvm::TargetPassConfig::enablePass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a>&#160;</td>
          <td class="paramname"><em>PassID</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Allow the target to enable a specific standard pass by default. </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00171">171</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>References <a class="el" href="Passes_8cpp_source.html#l00264">substitutePass()</a>.</p>

</div>
</div>
<a class="anchor" id="af1fc3098e285aca99940b2a793a44259"></a><!-- doxytag: member="llvm::TargetPassConfig::getEnableShrinkWrap" ref="af1fc3098e285aca99940b2a793a44259" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetPassConfig.html#af1fc3098e285aca99940b2a793a44259">TargetPassConfig::getEnableShrinkWrap</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if shrink wrapping is enabled. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00620">620</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="CommandLine_8h_source.html#l00459">llvm::cl::BOU_FALSE</a>, <a class="el" href="CommandLine_8h_source.html#l00459">llvm::cl::BOU_TRUE</a>, <a class="el" href="CommandLine_8h_source.html#l00459">llvm::cl::BOU_UNSET</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00124">EnableShrinkWrap</a>, <a class="el" href="Passes_8cpp.html#a118b6aa35ad336f5606fdba995a1acc4">EnableShrinkWrapOpt</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00143">getOptLevel()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, and <a class="el" href="None_8h_source.html#l00023">llvm::None</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e23643ef5185f324c3214f72f821953"></a><!-- doxytag: member="llvm::TargetPassConfig::getEnableTailMerge" ref="a0e23643ef5185f324c3214f72f821953" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetPassConfig.html#a0e23643ef5185f324c3214f72f821953">llvm::TargetPassConfig::getEnableTailMerge</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00159">159</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>References <a class="el" href="CodeGen_2Passes_8h_source.html#l00121">EnableTailMerge</a>.</p>

<p>Referenced by <a class="el" href="BranchFolding_8cpp_source.html#l00087">INITIALIZE_PASS()</a>.</p>

</div>
</div>
<a class="anchor" id="a29a4e53bc9c69aa2ff432e481e40966b"></a><!-- doxytag: member="llvm::TargetPassConfig::getOptimizeRegAlloc" ref="a29a4e53bc9c69aa2ff432e481e40966b" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetPassConfig.html#a29a4e53bc9c69aa2ff432e481e40966b">TargetPassConfig::getOptimizeRegAlloc</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if the optimized regalloc pipeline is enabled. </p>
<p>Register Allocation <a class="el" href="classllvm_1_1Pass.html" title="Pass interface - Implemented by all &#39;passes&#39;.">Pass</a> Configuration. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00639">639</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="CommandLine_8h_source.html#l00459">llvm::cl::BOU_FALSE</a>, <a class="el" href="CommandLine_8h_source.html#l00459">llvm::cl::BOU_TRUE</a>, <a class="el" href="CommandLine_8h_source.html#l00459">llvm::cl::BOU_UNSET</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00143">getOptLevel()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="None_8h_source.html#l00023">llvm::None</a>, and <a class="el" href="Passes_8cpp.html#a3644b0a889ec8db6b1fe56e897da9de0">OptimizeRegAlloc</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>.</p>

</div>
</div>
<a class="anchor" id="a9c48397a001a5c0f31fbd6558ef4f2d5"></a><!-- doxytag: member="llvm::TargetPassConfig::getOptLevel" ref="a9c48397a001a5c0f31fbd6558ef4f2d5" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> <a class="el" href="classllvm_1_1TargetPassConfig.html#a9c48397a001a5c0f31fbd6558ef4f2d5">llvm::TargetPassConfig::getOptLevel</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00143">143</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>References <a class="el" href="TargetMachine_8cpp_source.html#l00141">llvm::TargetMachine::getOptLevel()</a>, and <a class="el" href="CodeGen_2Passes_8h_source.html#l00111">TM</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00449">addCodeGenPrepare()</a>, <a class="el" href="Passes_8cpp_source.html#l00375">addIRPasses()</a>, <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>, <a class="el" href="Passes_8cpp_source.html#l00620">getEnableShrinkWrap()</a>, and <a class="el" href="Passes_8cpp_source.html#l00639">getOptimizeRegAlloc()</a>.</p>

</div>
</div>
<a class="anchor" id="a5d496972dee405be84dcd10e2e7d8dec"></a><!-- doxytag: member="llvm::TargetPassConfig::getPassSubstitution" ref="a5d496972dee405be84dcd10e2e7d8dec" args="(AnalysisID StandardID) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1IdentifyingPassPtr.html">IdentifyingPassPtr</a> <a class="el" href="classllvm_1_1TargetPassConfig.html#a5d496972dee405be84dcd10e2e7d8dec">TargetPassConfig::getPassSubstitution</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a>&#160;</td>
          <td class="paramname"><em>StandardID</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the pass substituted for StandardID by the target. </p>
<p>If no substitution exists, return StandardID. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00269">269</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="DenseMap_8h_source.html#l00068">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::end()</a>, <a class="el" href="DenseMap_8h_source.html#l00124">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::find()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00112">Impl</a>, and <a class="el" href="Passes_8cpp_source.html#l00201">llvm::PassConfigImpl::TargetPasses</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00337">addPass()</a>.</p>

</div>
</div>
<a class="anchor" id="a4e4d8b28a0aa4efed87b742b649170ec"></a><!-- doxytag: member="llvm::TargetPassConfig::getTM" ref="a4e4d8b28a0aa4efed87b742b649170ec" args="() const " -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename TMC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">TMC&amp; <a class="el" href="classllvm_1_1TargetPassConfig.html#a4e4d8b28a0aa4efed87b742b649170ec">llvm::TargetPassConfig::getTM</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the right type of <a class="el" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine.">TargetMachine</a> for this target. </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00136">136</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>References <a class="el" href="CodeGen_2Passes_8h_source.html#l00111">TM</a>.</p>

</div>
</div>
<a class="anchor" id="a36adfc24480b78dfe7a51559b8264de7"></a><!-- doxytag: member="llvm::TargetPassConfig::insertPass" ref="a36adfc24480b78dfe7a51559b8264de7" args="(AnalysisID TargetPassID, IdentifyingPassPtr InsertedPassID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#a36adfc24480b78dfe7a51559b8264de7">TargetPassConfig::insertPass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a>&#160;</td>
          <td class="paramname"><em>TargetPassID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IdentifyingPassPtr.html">IdentifyingPassPtr</a>&#160;</td>
          <td class="paramname"><em>InsertedPassID</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Insert InsertedPassID pass after TargetPassID pass. </p>
<p>Insert InsertedPassID pass after TargetPassID. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00234">234</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="CodeGen_2Passes_8h_source.html#l00069">llvm::IdentifyingPassPtr::getID()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00073">llvm::IdentifyingPassPtr::getInstance()</a>, <a class="el" href="Pass_8h_source.html#l00104">llvm::Pass::getPassID()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00112">Impl</a>, <a class="el" href="Passes_8cpp_source.html#l00205">llvm::PassConfigImpl::InsertedPasses</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00067">llvm::IdentifyingPassPtr::isInstance()</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, and <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>.</p>

</div>
</div>
<a class="anchor" id="a1f3df08c5aaa70199bcbe47963f77ac6"></a><!-- doxytag: member="llvm::TargetPassConfig::printAndVerify" ref="a1f3df08c5aaa70199bcbe47963f77ac6" args="(const std::string &amp;Banner)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#a1f3df08c5aaa70199bcbe47963f77ac6">TargetPassConfig::printAndVerify</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;&#160;</td>
          <td class="paramname"><em>Banner</em></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>printAndVerify - Add a pass to dump then verify the machine function, if those steps are enabled. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00358">358</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="Passes_8cpp_source.html#l00363">addPrintPass()</a>, and <a class="el" href="Passes_8cpp_source.html#l00368">addVerifyPass()</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>.</p>

</div>
</div>
<a class="anchor" id="ac499270ee3de7c9ef7ca42a4ea82d837"></a><!-- doxytag: member="llvm::TargetPassConfig::setDisableVerify" ref="ac499270ee3de7c9ef7ca42a4ea82d837" args="(bool Disable)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#ac499270ee3de7c9ef7ca42a4ea82d837">llvm::TargetPassConfig::setDisableVerify</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Disable</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00157">157</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>References <a class="el" href="CodeGen_2Passes_8h_source.html#l00118">DisableVerify</a>, and <a class="el" href="Passes_8cpp_source.html#l00259">setOpt()</a>.</p>

<p>Referenced by <a class="el" href="LLVMTargetMachine_8cpp_source.html#l00092">addPassesToGenerateCode()</a>.</p>

</div>
</div>
<a class="anchor" id="abe8cdd59c91a700f7678b4f9071f9d7d"></a><!-- doxytag: member="llvm::TargetPassConfig::setEnableTailMerge" ref="abe8cdd59c91a700f7678b4f9071f9d7d" args="(bool Enable)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#abe8cdd59c91a700f7678b4f9071f9d7d">llvm::TargetPassConfig::setEnableTailMerge</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Enable</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00160">160</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>References <a class="el" href="CodeGen_2Passes_8h_source.html#l00121">EnableTailMerge</a>, and <a class="el" href="Passes_8cpp_source.html#l00259">setOpt()</a>.</p>

</div>
</div>
<a class="anchor" id="a11c66344e126e4a01ff3205661bb4b21"></a><!-- doxytag: member="llvm::TargetPassConfig::setInitialized" ref="a11c66344e126e4a01ff3205661bb4b21" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#a11c66344e126e4a01ff3205661bb4b21">llvm::TargetPassConfig::setInitialized</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00141">141</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>References <a class="el" href="CodeGen_2Passes_8h_source.html#l00113">Initialized</a>.</p>

<p>Referenced by <a class="el" href="LLVMTargetMachine_8cpp_source.html#l00092">addPassesToGenerateCode()</a>.</p>

</div>
</div>
<a class="anchor" id="a4cab7813e9092d0e0669c57bceb1cb24"></a><!-- doxytag: member="llvm::TargetPassConfig::setOpt" ref="a4cab7813e9092d0e0669c57bceb1cb24" args="(bool &amp;Opt, bool Val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#a4cab7813e9092d0e0669c57bceb1cb24">TargetPassConfig::setOpt</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Opt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00259">259</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="CodeGen_2Passes_8h_source.html#l00113">Initialized</a>.</p>

<p>Referenced by <a class="el" href="CodeGen_2Passes_8h_source.html#l00157">setDisableVerify()</a>, and <a class="el" href="CodeGen_2Passes_8h_source.html#l00160">setEnableTailMerge()</a>.</p>

</div>
</div>
<a class="anchor" id="ae2d23951ddd2106fe3b015302118f969"></a><!-- doxytag: member="llvm::TargetPassConfig::setStartStopPasses" ref="ae2d23951ddd2106fe3b015302118f969" args="(AnalysisID Start, AnalysisID Stop)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#ae2d23951ddd2106fe3b015302118f969">llvm::TargetPassConfig::setStartStopPasses</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a>&#160;</td>
          <td class="paramname"><em>Start</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a>&#160;</td>
          <td class="paramname"><em>Stop</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>setStartStopPasses - Set the StartAfter and StopAfter passes to allow running only a portion of the normal code-gen pass sequence. </p>
<p>If the Start pass ID is zero, then compilation will begin at the normal point; otherwise, clear the Started flag to indicate that passes should not be added until the starting pass is seen. If the Stop pass ID is zero, then compilation will continue to the end. </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00151">151</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>Referenced by <a class="el" href="LLVMTargetMachine_8cpp_source.html#l00092">addPassesToGenerateCode()</a>.</p>

</div>
</div>
<a class="anchor" id="a8e22488ba2ab98ca21d3d1377e4ba26a"></a><!-- doxytag: member="llvm::TargetPassConfig::substitutePass" ref="a8e22488ba2ab98ca21d3d1377e4ba26a" args="(AnalysisID StandardID, IdentifyingPassPtr TargetID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetPassConfig.html#a8e22488ba2ab98ca21d3d1377e4ba26a">TargetPassConfig::substitutePass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#af58600f38ddfaf598037309c188dd773">AnalysisID</a>&#160;</td>
          <td class="paramname"><em>StandardID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IdentifyingPassPtr.html">IdentifyingPassPtr</a>&#160;</td>
          <td class="paramname"><em>TargetID</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Allow the target to override a specific pass without overriding the pass pipeline. </p>
<p>When passes are added to the standard pipeline at the point where StandardID is expected, add TargetID in its place. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00264">264</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="CodeGen_2Passes_8h_source.html#l00112">Impl</a>, and <a class="el" href="Passes_8cpp_source.html#l00201">llvm::PassConfigImpl::TargetPasses</a>.</p>

<p>Referenced by <a class="el" href="CodeGen_2Passes_8h_source.html#l00174">disablePass()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00171">enablePass()</a>, and <a class="el" href="Passes_8cpp_source.html#l00216">TargetPassConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a59e30849e7eda17ee2333d2fab39fba3"></a><!-- doxytag: member="llvm::TargetPassConfig::usingDefaultRegAlloc" ref="a59e30849e7eda17ee2333d2fab39fba3" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetPassConfig.html#a59e30849e7eda17ee2333d2fab39fba3">TargetPassConfig::usingDefaultRegAlloc</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if the default global register allocator is in use and has not be overriden on the command line with '-regalloc=...'. </p>

<p>Definition at line <a class="el" href="Passes_8cpp_source.html#l00708">708</a> of file <a class="el" href="Passes_8cpp_source.html">Passes.cpp</a>.</p>

<p>References <a class="el" href="Passes_8cpp.html#afa0f42409bcb9558b814a47bfba9a385">RegAlloc</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a72636f8e2bd44dd56cadc71aac4f5156"></a><!-- doxytag: member="llvm::TargetPassConfig::DisableVerify" ref="a72636f8e2bd44dd56cadc71aac4f5156" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetPassConfig.html#a72636f8e2bd44dd56cadc71aac4f5156">llvm::TargetPassConfig::DisableVerify</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00118">118</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00375">addIRPasses()</a>, <a class="el" href="Passes_8cpp_source.html#l00457">addISelPrepare()</a>, and <a class="el" href="CodeGen_2Passes_8h_source.html#l00157">setDisableVerify()</a>.</p>

</div>
</div>
<a class="anchor" id="aaee1c58ebc557d6b6e33e7d866d0351f"></a><!-- doxytag: member="llvm::TargetPassConfig::EarlyTailDuplicateID" ref="aaee1c58ebc557d6b6e33e7d866d0351f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char <a class="el" href="classllvm_1_1TargetPassConfig.html#aaee1c58ebc557d6b6e33e7d866d0351f">llvm::TargetPassConfig::EarlyTailDuplicateID</a><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pseudo <a class="el" href="classllvm_1_1Pass.html" title="Pass interface - Implemented by all &#39;passes&#39;.">Pass</a> IDs. </p>
<p>These are defined within <a class="el" href="classllvm_1_1TargetPassConfig.html" title="Target-Independent Code Generator Pass Configuration Options.">TargetPassConfig</a> because they are unregistered pass IDs. They are only useful for use with <a class="el" href="classllvm_1_1TargetPassConfig.html" title="Target-Independent Code Generator Pass Configuration Options.">TargetPassConfig</a> APIs to identify multiple occurrences of the same pass. EarlyTailDuplicate - A clone of the TailDuplicate pass that runs early during codegen, on SSA form. </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00096">96</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00583">addMachineSSAOptimization()</a>, <a class="el" href="Passes_8cpp_source.html#l00135">overridePass()</a>, and <a class="el" href="Passes_8cpp_source.html#l00216">TargetPassConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a189b6618fe53b8c1055fc6ea30d32e82"></a><!-- doxytag: member="llvm::TargetPassConfig::EnableShrinkWrap" ref="a189b6618fe53b8c1055fc6ea30d32e82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetPassConfig.html#a189b6618fe53b8c1055fc6ea30d32e82">llvm::TargetPassConfig::EnableShrinkWrap</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Default setting for -enable-shrink-wrap on this target. </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00124">124</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00620">getEnableShrinkWrap()</a>.</p>

</div>
</div>
<a class="anchor" id="aad216263804522ba65f3369a5be899b3"></a><!-- doxytag: member="llvm::TargetPassConfig::EnableTailMerge" ref="aad216263804522ba65f3369a5be899b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetPassConfig.html#aad216263804522ba65f3369a5be899b3">llvm::TargetPassConfig::EnableTailMerge</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Default setting for -enable-tail-merge on this target. </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00121">121</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>Referenced by <a class="el" href="CodeGen_2Passes_8h_source.html#l00159">getEnableTailMerge()</a>, and <a class="el" href="CodeGen_2Passes_8h_source.html#l00160">setEnableTailMerge()</a>.</p>

</div>
</div>
<a class="anchor" id="a9d683dfff7d103c70a52ab297be0a503"></a><!-- doxytag: member="llvm::TargetPassConfig::ID" ref="a9d683dfff7d103c70a52ab297be0a503" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char <a class="el" href="classllvm_1_1TargetPassConfig.html#a9d683dfff7d103c70a52ab297be0a503">llvm::TargetPassConfig::ID</a><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00133">133</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab217c347aa927ffb896c171168895459"></a><!-- doxytag: member="llvm::TargetPassConfig::Impl" ref="ab217c347aa927ffb896c171168895459" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PassConfigImpl.html">PassConfigImpl</a>* <a class="el" href="classllvm_1_1TargetPassConfig.html#ab217c347aa927ffb896c171168895459">llvm::TargetPassConfig::Impl</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00112">112</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00282">addPass()</a>, <a class="el" href="Passes_8cpp_source.html#l00269">getPassSubstitution()</a>, <a class="el" href="Passes_8cpp_source.html#l00234">insertPass()</a>, <a class="el" href="Passes_8cpp_source.html#l00264">substitutePass()</a>, <a class="el" href="Passes_8cpp_source.html#l00216">TargetPassConfig()</a>, and <a class="el" href="Passes_8cpp_source.html#l00210">~TargetPassConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a4d2e2e8f5e3e4505e4056b8f2ed3e65a"></a><!-- doxytag: member="llvm::TargetPassConfig::Initialized" ref="a4d2e2e8f5e3e4505e4056b8f2ed3e65a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetPassConfig.html#a4d2e2e8f5e3e4505e4056b8f2ed3e65a">llvm::TargetPassConfig::Initialized</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00113">113</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00282">addPass()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00141">setInitialized()</a>, and <a class="el" href="Passes_8cpp_source.html#l00259">setOpt()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b71a0b61fa66a73d031856247cb8cb5"></a><!-- doxytag: member="llvm::TargetPassConfig::PostRAMachineLICMID" ref="a4b71a0b61fa66a73d031856247cb8cb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char <a class="el" href="classllvm_1_1TargetPassConfig.html#a4b71a0b61fa66a73d031856247cb8cb5">TargetPassConfig::PostRAMachineLICMID</a> = 0<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PostRAMachineLICM - A clone of the LICM pass that runs during late machine optimization after regalloc. </p>

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00100">100</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00724">addOptimizedRegAlloc()</a>, <a class="el" href="Passes_8cpp_source.html#l00135">overridePass()</a>, and <a class="el" href="Passes_8cpp_source.html#l00216">TargetPassConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e43f614336b22347dfdb6f20ea792df"></a><!-- doxytag: member="llvm::TargetPassConfig::TM" ref="a0e43f614336b22347dfdb6f20ea792df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a>* <a class="el" href="classllvm_1_1TargetPassConfig.html#a0e43f614336b22347dfdb6f20ea792df">llvm::TargetPassConfig::TM</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="CodeGen_2Passes_8h_source.html#l00111">111</a> of file <a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a>.</p>

<p>Referenced by <a class="el" href="Passes_8cpp_source.html#l00449">addCodeGenPrepare()</a>, <a class="el" href="Passes_8cpp_source.html#l00457">addISelPrepare()</a>, <a class="el" href="Passes_8cpp_source.html#l00775">addMachineLateOptimization()</a>, <a class="el" href="Passes_8cpp_source.html#l00493">addMachinePasses()</a>, <a class="el" href="Passes_8cpp_source.html#l00416">addPassesToHandleExceptions()</a>, <a class="el" href="Passes_8cpp_source.html#l00363">addPrintPass()</a>, <a class="el" href="CodeGen_2Passes_8h_source.html#l00143">getOptLevel()</a>, and <a class="el" href="CodeGen_2Passes_8h_source.html#l00136">getTM()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="CodeGen_2Passes_8h_source.html">CodeGen/Passes.h</a></li>
<li><a class="el" href="Passes_8cpp_source.html">Passes.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:34:30 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
