INTSTYLE=ise
INFILE=D:\FPGA\IEEE\Lab12\reglow.ncd
OUTFILE=D:\FPGA\IEEE\Lab12\reglow.bit
FAMILY=Spartan3E
PART=xc3s100e-5cp132
WORKINGDIR=D:\FPGA\IEEE\Lab12
LICENSE=WebPack
USER_INFO=__0_0_0
