Alur, R., Courcoubetis, C., and Dill, D. L. 1990. Model checking for real-time systems. In Proceedings of the 5th Annual Symposium on Logic in Computer Science. IEEE Computer Society Press, Los Alamitos, CA, 322--335.
R. Alur , T. A. Henzinger, A really temporal logic, Proceedings of the 30th Annual Symposium on Foundations of Computer Science, p.164-169, October 30-November 01, 1989[doi>10.1109/SFCS.1989.63473]
G. Bonfini , M. Chiavacci , R. Mariani , E. Pescari, A mixed-signal verification kit for verification of analogue-digital circuits, Proceedings of the conference on Design, automation and test in Europe: Designers' forum, March 06-10, 2006, Munich, Germany
Edmund M. Clarke , I. A. Draghicescu, Expressibility results for linear-time and branching-time logics, Linear Time, Branching Time and Partial Order in Logics and Models for Concurrency, School/Workshop, p.428-437, May 30-June 03, 1988
Edmund M. Clarke , Orna Grumberg , Kiyoharu Hamaguchi, Another Look at LTL Model Checking, Formal Methods in System Design, v.10 n.1, p.47-71, February 1997[doi>10.1023/A:1008615614281]
Cohen, B. 2003a. Psl/sugar Quick Reference Card, VERILOG flavor. {http://members.aol.com/vhdlcohen/vhdl/vhdlcode/PSL quickrefverilog.pdf}.
Cohen, B. 2003b. Psl/sugar Quick Reference Card, VHDL flavor. {http://members.aol.com/vhdlcohen/vhdl/vhdlcode/PSL quickrefvhdl.pdf}.
Thomas H. Cormen , Clifford Stein , Ronald L. Rivest , Charles E. Leiserson, Introduction to Algorithms, McGraw-Hill Higher Education, 2001
Ben D'Angelo , Sriram Sankaranarayanan , Cesar Sanchez , Will Robinson , Bernd Finkbeiner , Henny B. Sipma , Sandeep Mehrotra , Zohar Manna, LOLA: Runtime Monitoring of Synchronous Systems, Proceedings of the 12th International Symposium on Temporal Representation and Reasoning, p.166-174, June 23-25, 2005[doi>10.1109/TIME.2005.26]
Doron Drusinsky, The Temporal Rover and the ATG Rover, Proceedings of the 7th International SPIN Workshop on SPIN Model Checking and Software Verification, p.323-330, August 30-September 01, 2000
E. Allen Emerson , Aloysius K. Mok , A. Prasad Sistla , Jai Srinivasan, Quantitative Temporal Reasoning, Proceedings of the 2nd International Workshop on Computer Aided Verification, p.136-145, June 18-21, 1990
E. Allen Emerson , Richard J. Trefler, Parametric Quantitative Temporal Reasoning, Proceedings of the 14th Annual IEEE Symposium on Logic in Computer Science, p.336, July 02-05, 1999
Bernd Finkbeiner , Sriram Sankaranarayanan , Henny B. Sipma, Collecting Statistics Over Runtime Executions, Formal Methods in System Design, v.27 n.3, p.253-274, November  2005[doi>10.1007/s10703-005-3399-3]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Harel, E., Lichtenstein, O., and Pnueli, A. 1990. Explicit clock temporal logic. In Proceedings of the 5th Annual IEEE Symposium on Logic in Computer Science. IEEE Computer Society Press, Los Alamitos, CA, 402--413.
Klaus Havelund , Grigore Rosu, Synthesizing Monitors for Safety Properties, Proceedings of the 8th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, p.342-356, April 08-12, 2002
Klaus Havelund , Grigore RoÅŸu, An Overview of the Runtime Verification Tool Java PathExplorer, Formal Methods in System Design, v.24 n.2, p.189-215, March 2004[doi>10.1023/B:FORM.0000017721.39909.4b]
Havlicek, J. and Wolfsthal, Y. 2005. PSL and SVA: Two standard assertion languages addressing complementary engineering needs. {http://www.pslsugar.org/papers/pslandsva.pdf}.
Ron Koymans, Specifying real-time properties with metric temporal logic, Real-Time Systems, v.2 n.4, p.255-299, Nov. 1990[doi>10.1007/BF01995674]
Ron Koymans , Willem P. de Roever, Examples of a Real-Time Temporal Logic Specification, The Analysis of Concurrent Systems, p.231-251, September 12-16, 1983
Ron Koymans , Jan Vytopil , Willem P. de Roever, Real-time programming and asynchronous message passing, Proceedings of the second annual ACM symposium on Principles of distributed computing, p.187-197, August 17-19, 1983, Montreal, Quebec, Canada[doi>10.1145/800221.806721]
T. Kuhn , T. Oppold , M. Winterholer , W. Rosenstiel , Marc Edwards , Yaron Kashai, A framework for object oriented hardware specification, verification, and synthesis, Proceedings of the 38th annual Design Automation Conference, p.413-418, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378537]
Orna Kupferman , Moshe Y. Vardi, Model Checking of Safety Properties, Formal Methods in System Design, v.19 n.3, p.291-314, November 2001[doi>10.1023/A:1011254632723]
Lee, I., Kannan, S., Kim, M., Sokolsky, O., and Viswanathan, M. 1999. Runtime assurance based on formal specifications. In Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications.
Zohar Manna , Amir Pnueli, The temporal logic of reactive and concurrent systems, Springer-Verlag New York, Inc., New York, NY, 1992
Zohar Manna , Amir Pnueli, Temporal verification of reactive systems: safety, Springer-Verlag New York, Inc., New York, NY, 1995
Mibench Test Suite. 2001. {http://www.eecs.umich.edu/mibench/}.
Open Systemc Initiative. 1999. {http://www.systemc.org}.
Jonathan S. Ostroff, Temporal logic for real time systems, John Wiley & Sons, Inc., New York, NY, 1989
S. K. Panda , Arnab Roy , P. P. Chakrabarti , Rajeev Kumar, Simulation Based Verification using Temporally Attributed Boolean Logic, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.57-62, January 06-10, 2007[doi>10.1109/VLSID.2007.141]
Property Specification Language Reference Manual. {http://www.eda.org/vfv/docs/PSL-v1.1.pdf}.
Grigore Rosu , Klaus Havelund, Synthesizing Dynamic Programming Algorithms fromLinear Temporal Logic Formulae, RIACS, 2001
Synopsys Inc. {http://www.synopsys.com}.
System Verilog Assertion Language Reference Manual. {http://www.eda.org/sv/SystemVerilog_3.1a.pdf}.
Swan, S. 2004. Enabling PSL Assertions in SystemC. {http://www.pslsugar.org/papers/pm2_stuart_psl_sysc.pdf}.
