-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity covariance is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m : IN STD_LOGIC_VECTOR (31 downto 0);
    n : IN STD_LOGIC_VECTOR (31 downto 0);
    float_n : IN STD_LOGIC_VECTOR (63 downto 0);
    data_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    data_ce0 : OUT STD_LOGIC;
    data_we0 : OUT STD_LOGIC;
    data_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    data_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    data_ce1 : OUT STD_LOGIC;
    data_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    cov_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    cov_ce0 : OUT STD_LOGIC;
    cov_we0 : OUT STD_LOGIC;
    cov_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    mean_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    mean_ce0 : OUT STD_LOGIC;
    mean_we0 : OUT STD_LOGIC;
    mean_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    mean_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of covariance is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "covariance_covariance,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.330000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2700,HLS_SYN_LUT=2954,HLS_VERSION=2022_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (31 downto 0) := "00000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (31 downto 0) := "00000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (31 downto 0) := "00000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (31 downto 0) := "00001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (31 downto 0) := "00010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (31 downto 0) := "00100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv64_BFF0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "1011111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv13_50 : STD_LOGIC_VECTOR (12 downto 0) := "0000001010000";
    constant ap_const_lv13_6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000110";
    constant ap_const_lv13_4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_fu_151_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub1_reg_290 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal i_reg_295 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln27_fu_175_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln27_reg_303 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln30_fu_181_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln30_reg_308 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln27_fu_169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln30_fu_205_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln30_reg_314 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln30_1_fu_217_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln30_1_reg_322 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln29_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln36_1_fu_240_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln36_1_reg_327 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln29_fu_245_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln29_reg_332 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_157_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal div1_reg_340 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal bitcast_ln35_fu_263_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln35_reg_345 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_start : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_done : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_idle : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_ready : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_data_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_data_ce0 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_mean_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_mean_ce0 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_mean_we0 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_mean_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_350_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_350_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_350_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_350_p_ce : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_157_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_157_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_157_p_ce : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_start : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_done : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_idle : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_ready : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_ce0 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_we0 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_ce1 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_mean_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_mean_ce0 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_grp_fu_350_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_grp_fu_350_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_grp_fu_350_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_grp_fu_350_p_ce : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_start : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_done : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_idle : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_ready : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_data_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_data_ce0 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_data_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_data_ce1 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_p_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_p_out_ap_vld : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_grp_fu_350_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_grp_fu_350_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_grp_fu_350_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_grp_fu_350_p_ce : STD_LOGIC;
    signal j_2_reg_113 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal zext_ln30_2_fu_259_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln36_fu_267_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_78 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_fu_157_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_157_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_193_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_4_fu_185_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln30_1_fu_201_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln36_fu_222_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln36_1_fu_228_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln36_fu_234_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_151_ce : STD_LOGIC;
    signal grp_fu_157_ce : STD_LOGIC;
    signal grp_fu_350_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_350_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_350_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_350_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_350_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component covariance_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        float_n : IN STD_LOGIC_VECTOR (63 downto 0);
        mean_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        mean_ce0 : OUT STD_LOGIC;
        mean_we0 : OUT STD_LOGIC;
        mean_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_350_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_350_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_350_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_350_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_350_p_ce : OUT STD_LOGIC;
        grp_fu_157_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_157_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_157_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_157_p_ce : OUT STD_LOGIC );
    end component;


    component covariance_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_we0 : OUT STD_LOGIC;
        data_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        data_ce1 : OUT STD_LOGIC;
        data_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        mean_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        mean_ce0 : OUT STD_LOGIC;
        mean_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_350_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_350_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_350_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_350_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_350_p_ce : OUT STD_LOGIC );
    end component;


    component covariance_covariance_Pipeline_VITIS_LOOP_32_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln27 : IN STD_LOGIC_VECTOR (6 downto 0);
        data_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        data_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        data_ce1 : OUT STD_LOGIC;
        data_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        zext_ln29 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        grp_fu_350_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_350_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_350_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_350_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_350_p_ce : OUT STD_LOGIC );
    end component;


    component covariance_dadd_64ns_64ns_64_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component covariance_ddiv_64ns_64ns_64_22_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component covariance_dadddsub_64ns_64ns_64_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123 : component covariance_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_start,
        ap_done => grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_done,
        ap_idle => grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_idle,
        ap_ready => grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_ready,
        data_address0 => grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_data_address0,
        data_ce0 => grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_data_ce0,
        data_q0 => data_q0,
        float_n => float_n,
        mean_address0 => grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_mean_address0,
        mean_ce0 => grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_mean_ce0,
        mean_we0 => grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_mean_we0,
        mean_d0 => grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_mean_d0,
        grp_fu_350_p_din0 => grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_350_p_din0,
        grp_fu_350_p_din1 => grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_350_p_din1,
        grp_fu_350_p_opcode => grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_350_p_opcode,
        grp_fu_350_p_dout0 => grp_fu_350_p2,
        grp_fu_350_p_ce => grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_350_p_ce,
        grp_fu_157_p_din0 => grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_157_p_din0,
        grp_fu_157_p_din1 => grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_157_p_din1,
        grp_fu_157_p_dout0 => grp_fu_157_p2,
        grp_fu_157_p_ce => grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_157_p_ce);

    grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133 : component covariance_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_start,
        ap_done => grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_done,
        ap_idle => grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_idle,
        ap_ready => grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_ready,
        data_address0 => grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_address0,
        data_ce0 => grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_ce0,
        data_we0 => grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_we0,
        data_d0 => grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_d0,
        data_address1 => grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_address1,
        data_ce1 => grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_ce1,
        data_q1 => data_q1,
        mean_address0 => grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_mean_address0,
        mean_ce0 => grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_mean_ce0,
        mean_q0 => mean_q0,
        grp_fu_350_p_din0 => grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_grp_fu_350_p_din0,
        grp_fu_350_p_din1 => grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_grp_fu_350_p_din1,
        grp_fu_350_p_opcode => grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_grp_fu_350_p_opcode,
        grp_fu_350_p_dout0 => grp_fu_350_p2,
        grp_fu_350_p_ce => grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_grp_fu_350_p_ce);

    grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141 : component covariance_covariance_Pipeline_VITIS_LOOP_32_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_start,
        ap_done => grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_done,
        ap_idle => grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_idle,
        ap_ready => grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_ready,
        zext_ln27 => i_reg_295,
        data_address0 => grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_data_address0,
        data_ce0 => grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_data_ce0,
        data_q0 => data_q0,
        data_address1 => grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_data_address1,
        data_ce1 => grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_data_ce1,
        data_q1 => data_q1,
        zext_ln29 => j_2_reg_113,
        p_out => grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_p_out,
        p_out_ap_vld => grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_p_out_ap_vld,
        grp_fu_350_p_din0 => grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_grp_fu_350_p_din0,
        grp_fu_350_p_din1 => grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_grp_fu_350_p_din1,
        grp_fu_350_p_opcode => grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_grp_fu_350_p_opcode,
        grp_fu_350_p_dout0 => grp_fu_350_p2,
        grp_fu_350_p_ce => grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_grp_fu_350_p_ce);

    dadd_64ns_64ns_64_5_full_dsp_1_U16 : component covariance_dadd_64ns_64ns_64_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => float_n,
        din1 => ap_const_lv64_BFF0000000000000,
        ce => grp_fu_151_ce,
        dout => grp_fu_151_p2);

    ddiv_64ns_64ns_64_22_no_dsp_1_U17 : component covariance_ddiv_64ns_64ns_64_22_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 22,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_157_p0,
        din1 => grp_fu_157_p1,
        ce => grp_fu_157_ce,
        dout => grp_fu_157_p2);

    dadddsub_64ns_64ns_64_5_full_dsp_1_U18 : component covariance_dadddsub_64ns_64ns_64_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_350_p0,
        din1 => grp_fu_350_p1,
        opcode => grp_fu_350_opcode,
        ce => grp_fu_350_ce,
        dout => grp_fu_350_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_ready = ap_const_logic_1)) then 
                    grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_ready = ap_const_logic_1)) then 
                    grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln29_fu_211_p2 = ap_const_lv1_0))) then 
                    grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_ready = ap_const_logic_1)) then 
                    grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    j_2_reg_113_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln27_fu_169_p2 = ap_const_lv1_0))) then 
                j_2_reg_113 <= zext_ln30_fu_181_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                j_2_reg_113 <= add_ln29_reg_332;
            end if; 
        end if;
    end process;

    j_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_fu_78 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln29_fu_211_p2 = ap_const_lv1_1))) then 
                j_fu_78 <= add_ln27_reg_303;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln27_reg_303 <= add_ln27_fu_175_p2;
                i_reg_295 <= j_fu_78;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln29_fu_211_p2 = ap_const_lv1_0))) then
                add_ln29_reg_332 <= add_ln29_fu_245_p2;
                add_ln30_1_reg_322 <= add_ln30_1_fu_217_p2;
                add_ln36_1_reg_327 <= add_ln36_1_fu_240_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln27_fu_169_p2 = ap_const_lv1_0))) then
                    add_ln30_reg_314(12 downto 4) <= add_ln30_fu_205_p2(12 downto 4);
                    zext_ln30_reg_308(6 downto 0) <= zext_ln30_fu_181_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                bitcast_ln35_reg_345 <= bitcast_ln35_fu_263_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                div1_reg_340 <= grp_fu_157_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                sub1_reg_290 <= grp_fu_151_p2;
            end if;
        end if;
    end process;
    zext_ln30_reg_308(12 downto 7) <= "000000";
    add_ln30_reg_314(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state6, icmp_ln27_fu_169_p2, ap_CS_fsm_state7, icmp_ln29_fu_211_p2, grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_done, grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_done, grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln27_fu_169_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln29_fu_211_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln27_fu_175_p2 <= std_logic_vector(unsigned(j_fu_78) + unsigned(ap_const_lv7_1));
    add_ln29_fu_245_p2 <= std_logic_vector(unsigned(j_2_reg_113) + unsigned(ap_const_lv13_1));
    add_ln30_1_fu_217_p2 <= std_logic_vector(unsigned(add_ln30_reg_314) + unsigned(j_2_reg_113));
    add_ln30_fu_205_p2 <= std_logic_vector(unsigned(tmp_4_fu_185_p3) + unsigned(zext_ln30_1_fu_201_p1));
    add_ln36_1_fu_240_p2 <= std_logic_vector(unsigned(add_ln36_fu_234_p2) + unsigned(zext_ln30_reg_308));
    add_ln36_fu_234_p2 <= std_logic_vector(unsigned(shl_ln36_fu_222_p2) + unsigned(shl_ln36_1_fu_228_p2));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_done)
    begin
        if ((grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_done)
    begin
        if ((grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_done)
    begin
        if ((grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state6, icmp_ln27_fu_169_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln27_fu_169_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6, icmp_ln27_fu_169_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln27_fu_169_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln35_fu_263_p1 <= div1_reg_340;

    cov_address0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state32, zext_ln30_2_fu_259_p1, zext_ln36_fu_267_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            cov_address0 <= zext_ln36_fu_267_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            cov_address0 <= zext_ln30_2_fu_259_p1(13 - 1 downto 0);
        else 
            cov_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    cov_ce0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            cov_ce0 <= ap_const_logic_1;
        else 
            cov_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cov_d0_assign_proc : process(bitcast_ln35_fu_263_p1, bitcast_ln35_reg_345, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            cov_d0 <= bitcast_ln35_reg_345;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            cov_d0 <= bitcast_ln35_fu_263_p1;
        else 
            cov_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    cov_we0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            cov_we0 <= ap_const_logic_1;
        else 
            cov_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_address0_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_data_address0, grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_address0, grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_data_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            data_address0 <= grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_address0 <= grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_address0 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_data_address0;
        else 
            data_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    data_address1_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_address1, grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_data_address1, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            data_address1 <= grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_data_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_address1 <= grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_address1;
        else 
            data_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    data_ce0_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_data_ce0, grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_ce0, grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_data_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            data_ce0 <= grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_ce0 <= grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_ce0 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_data_ce0;
        else 
            data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_ce1_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_ce1, grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_data_ce1, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            data_ce1 <= grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_data_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_ce1 <= grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_ce1;
        else 
            data_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    data_d0 <= grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_d0;

    data_we0_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_we0 <= grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_data_we0;
        else 
            data_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_start <= grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_start_reg;
    grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_start <= grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_start_reg;
    grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_start <= grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_ap_start_reg;

    grp_fu_151_ce_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5, grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_done, grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_ap_done = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            grp_fu_151_ce <= ap_const_logic_1;
        else 
            grp_fu_151_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_157_ce_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_157_p_ce, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_157_ce <= grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_157_p_ce;
        else 
            grp_fu_157_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_157_p0_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_157_p_din0, grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_p_out, ap_CS_fsm_state2, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_157_p0 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_157_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_157_p0 <= grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_p_out;
        else 
            grp_fu_157_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_157_p1_assign_proc : process(sub1_reg_290, grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_157_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_157_p1 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_157_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_157_p1 <= sub1_reg_290;
        else 
            grp_fu_157_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_350_ce_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_350_p_ce, grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_grp_fu_350_p_ce, grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_grp_fu_350_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_350_ce <= grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_grp_fu_350_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_350_ce <= grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_grp_fu_350_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_350_ce <= grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_350_p_ce;
        else 
            grp_fu_350_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_350_opcode_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_350_p_opcode, grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_grp_fu_350_p_opcode, grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_grp_fu_350_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_350_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_grp_fu_350_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_350_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_grp_fu_350_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_350_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_350_p_opcode),2));
        else 
            grp_fu_350_opcode <= "XX";
        end if; 
    end process;


    grp_fu_350_p0_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_350_p_din0, grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_grp_fu_350_p_din0, grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_grp_fu_350_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_350_p0 <= grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_grp_fu_350_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_350_p0 <= grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_grp_fu_350_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_350_p0 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_350_p_din0;
        else 
            grp_fu_350_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_350_p1_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_350_p_din1, grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_grp_fu_350_p_din1, grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_grp_fu_350_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_350_p1 <= grp_covariance_Pipeline_VITIS_LOOP_32_7_fu_141_grp_fu_350_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_350_p1 <= grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_grp_fu_350_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_350_p1 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_grp_fu_350_p_din1;
        else 
            grp_fu_350_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln27_fu_169_p2 <= "1" when (j_fu_78 = ap_const_lv7_50) else "0";
    icmp_ln29_fu_211_p2 <= "1" when (j_2_reg_113 = ap_const_lv13_50) else "0";

    mean_address0_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_mean_address0, grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_mean_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            mean_address0 <= grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_mean_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mean_address0 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_mean_address0;
        else 
            mean_address0 <= "XXXXXXX";
        end if; 
    end process;


    mean_ce0_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_mean_ce0, grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_mean_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            mean_ce0 <= grp_covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4_fu_133_mean_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mean_ce0 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_mean_ce0;
        else 
            mean_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mean_d0 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_mean_d0;

    mean_we0_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_mean_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mean_we0 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2_fu_123_mean_we0;
        else 
            mean_we0 <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln36_1_fu_228_p2 <= std_logic_vector(shift_left(unsigned(j_2_reg_113),to_integer(unsigned('0' & ap_const_lv13_4(13-1 downto 0)))));
    shl_ln36_fu_222_p2 <= std_logic_vector(shift_left(unsigned(j_2_reg_113),to_integer(unsigned('0' & ap_const_lv13_6(13-1 downto 0)))));
    tmp_4_fu_185_p3 <= (j_fu_78 & ap_const_lv6_0);
    tmp_5_fu_193_p3 <= (j_fu_78 & ap_const_lv4_0);
    zext_ln30_1_fu_201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_193_p3),13));
    zext_ln30_2_fu_259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln30_1_reg_322),64));
    zext_ln30_fu_181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_78),13));
    zext_ln36_fu_267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln36_1_reg_327),64));
end behav;
