Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec 22 04:48:05 2018
| Host         : DESKTOP-2C3UA9R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file accelerator_bd_wrapper_timing_summary_routed.rpt -rpx accelerator_bd_wrapper_timing_summary_routed.rpx
| Design       : accelerator_bd_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.159        0.000                      0               135240        0.010        0.000                      0               135240        3.750        0.000                       0                 49920  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.159        0.000                      0               135240        0.010        0.000                      0               135240        3.750        0.000                       0                 49920  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.435ns  (logic 1.310ns (13.885%)  route 8.125ns (86.115%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.906     3.200    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X60Y105        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_fdre_C_Q)         0.419     3.619 r  accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[29]/Q
                         net (fo=107, routed)         8.125    11.744    accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982[29]
    SLICE_X54Y63         LUT2 (Prop_lut2_I0_O)        0.296    12.040 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408[30]_i_2/O
                         net (fo=1, routed)           0.000    12.040    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408[30]_i_2_n_189
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.416 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.416    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[30]_i_1_n_189
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.635 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.635    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_1811_fu_14795_p2[31]
    SLICE_X54Y64         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.531    12.710    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X54Y64         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[31]/C
                         clock pessimism              0.129    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X54Y64         FDRE (Setup_fdre_C_D)        0.109    12.794    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[31]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.415ns  (logic 1.300ns (13.808%)  route 8.115ns (86.192%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.907     3.201    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X60Y102        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[20]/Q
                         net (fo=107, routed)         8.115    11.772    accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982[20]
    SLICE_X54Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.176 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.176    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[22]_i_1_n_189
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.293 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.293    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[26]_i_1_n_189
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.616 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[30]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.616    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_1811_fu_14795_p2[28]
    SLICE_X54Y63         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.531    12.710    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X54Y63         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[28]/C
                         clock pessimism              0.129    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X54Y63         FDRE (Setup_fdre_C_D)        0.109    12.794    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[28]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -12.616    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 1.292ns (13.735%)  route 8.115ns (86.265%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.907     3.201    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X60Y102        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[20]/Q
                         net (fo=107, routed)         8.115    11.772    accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982[20]
    SLICE_X54Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.176 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.176    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[22]_i_1_n_189
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.293 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.293    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[26]_i_1_n_189
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.608 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[30]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.608    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_1811_fu_14795_p2[30]
    SLICE_X54Y63         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.531    12.710    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X54Y63         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[30]/C
                         clock pessimism              0.129    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X54Y63         FDRE (Setup_fdre_C_D)        0.109    12.794    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_2_reg_39408_reg[30]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 1.429ns (15.325%)  route 7.896ns (84.675%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.907     3.201    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X60Y102        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[20]/Q
                         net (fo=107, routed)         7.895    11.552    accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982[20]
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.124    11.676 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572[22]_i_3/O
                         net (fo=1, routed)           0.000    11.676    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572[22]_i_3_n_189
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.074 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.075    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[22]_i_1_n_189
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.189    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[26]_i_1_n_189
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.303    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[30]_i_1_n_189
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.526 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.526    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_1926_fu_16614_p2[31]
    SLICE_X59Y52         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.538    12.717    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X59Y52         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[31]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X59Y52         FDRE (Setup_fdre_C_D)        0.062    12.754    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[31]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.526    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 1.426ns (15.298%)  route 7.896ns (84.702%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.907     3.201    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X60Y102        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[20]/Q
                         net (fo=107, routed)         7.895    11.552    accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982[20]
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.124    11.676 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572[22]_i_3/O
                         net (fo=1, routed)           0.000    11.676    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572[22]_i_3_n_189
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.074 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.075    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[22]_i_1_n_189
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.189    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[26]_i_1_n_189
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.523 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[30]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.523    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_1926_fu_16614_p2[28]
    SLICE_X59Y51         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.538    12.717    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X59Y51         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[28]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)        0.062    12.754    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_10_reg_40572_reg[28]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.523    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/image_p_V_U/ShuffleNetV2_imagDeQ_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1423/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 0.882ns (11.153%)  route 7.026ns (88.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 12.913 - 10.000 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.750     3.044    accelerator_bd_i/ShuffleNetV2_0/inst/image_p_V_U/ShuffleNetV2_imagDeQ_ram_U/ap_clk
    RAMB36_X3Y17         RAMB36E1                                     r  accelerator_bd_i/ShuffleNetV2_0/inst/image_p_V_U/ShuffleNetV2_imagDeQ_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     3.926 r  accelerator_bd_i/ShuffleNetV2_0/inst/image_p_V_U/ShuffleNetV2_imagDeQ_ram_U/ram_reg/DOADO[7]
                         net (fo=636, routed)         7.026    10.953    accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1423/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/in0[7]
    DSP48_X2Y52          DSP48E1                                      r  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1423/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/C[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.734    12.913    accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1423/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/ap_clk
    DSP48_X2Y52          DSP48E1                                      r  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1423/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.129    13.042    
                         clock uncertainty           -0.154    12.887    
    DSP48_X2Y52          DSP48E1 (Setup_dsp48e1_CLK_C[27])
                                                     -1.701    11.186    accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/grp_MUL_DP_fu_1423/ShuffleNetV2_mul_bkb_U0/ShuffleNetV2_mul_bkb_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         11.186    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_3x3_V_r_reg_39023_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_12_reg_41021_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 1.356ns (14.549%)  route 7.964ns (85.451%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.907     3.201    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X65Y103        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_3x3_V_r_reg_39023_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.419     3.620 r  accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_3x3_V_r_reg_39023_reg[29]/Q
                         net (fo=73, routed)          7.964    11.584    accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_3x3_V_r_reg_39023[29]
    SLICE_X63Y53         LUT2 (Prop_lut2_I1_O)        0.297    11.881 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_12_reg_41021[31]_i_5/O
                         net (fo=1, routed)           0.000    11.881    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_12_reg_41021[31]_i_5_n_189
    SLICE_X63Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.521 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_12_reg_41021_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    12.521    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_1946_fu_17317_p2[31]
    SLICE_X63Y53         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_12_reg_41021_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.540    12.719    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X63Y53         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_12_reg_41021_reg[31]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X63Y53         FDRE (Setup_fdre_C_D)        0.062    12.756    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_12_reg_41021_reg[31]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                         -12.521    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/bias_V_read_reg_38873_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_45_reg_45735_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.680ns  (logic 2.005ns (20.713%)  route 7.675ns (79.287%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.713     3.007    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X56Y99         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/bias_V_read_reg_38873_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.419     3.426 r  accelerator_bd_i/ShuffleNetV2_0/inst/bias_V_read_reg_38873_reg[5]/Q
                         net (fo=110, routed)         7.675    11.101    accelerator_bd_i/ShuffleNetV2_0/inst/bias_V_read_reg_38873[5]
    SLICE_X93Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682    11.783 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_45_reg_45735_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.783    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_45_reg_45735_reg[7]_i_1_n_189
    SLICE_X93Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.897 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_45_reg_45735_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.897    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_45_reg_45735_reg[11]_i_1_n_189
    SLICE_X93Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.011 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_45_reg_45735_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.011    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_45_reg_45735_reg[15]_i_1_n_189
    SLICE_X93Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.125 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_45_reg_45735_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.125    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_45_reg_45735_reg[19]_i_1_n_189
    SLICE_X93Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.239 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_45_reg_45735_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.239    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_45_reg_45735_reg[23]_i_1_n_189
    SLICE_X93Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.353 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_45_reg_45735_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.353    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_45_reg_45735_reg[27]_i_1_n_189
    SLICE_X93Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.687 r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_45_reg_45735_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.687    accelerator_bd_i/ShuffleNetV2_0/inst/bias_V28_sum28_fu_31913_p2[29]
    SLICE_X93Y95         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_45_reg_45735_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.606    12.785    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X93Y95         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_45_reg_45735_reg[29]/C
                         clock pessimism              0.229    13.014    
                         clock uncertainty           -0.154    12.860    
    SLICE_X93Y95         FDRE (Setup_fdre_C_D)        0.062    12.922    accelerator_bd_i/ShuffleNetV2_0/inst/DATA_BIAS_addr_45_reg_45735_reg[29]
  -------------------------------------------------------------------
                         required time                         12.922    
                         arrival time                         -12.687    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_3x3_V_r_reg_39023_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_9_reg_40532_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.316ns  (logic 1.543ns (16.563%)  route 7.773ns (83.437%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.907     3.201    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X65Y103        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_3x3_V_r_reg_39023_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_3x3_V_r_reg_39023_reg[18]/Q
                         net (fo=87, routed)          7.773    11.430    accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_3x3_V_r_reg_39023[18]
    SLICE_X56Y52         LUT2 (Prop_lut2_I0_O)        0.124    11.554 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_9_reg_40532[19]_i_2/O
                         net (fo=1, routed)           0.000    11.554    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_9_reg_40532[19]_i_2_n_189
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.955 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_9_reg_40532_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.955    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_9_reg_40532_reg[19]_i_1_n_189
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.069 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_9_reg_40532_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.069    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_9_reg_40532_reg[23]_i_1_n_189
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.183 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_9_reg_40532_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.183    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_9_reg_40532_reg[27]_i_1_n_189
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.517 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_9_reg_40532_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.517    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_1916_fu_16505_p2[29]
    SLICE_X56Y55         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_9_reg_40532_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.537    12.716    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X56Y55         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_9_reg_40532_reg[29]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)        0.062    12.753    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_9_reg_40532_reg[29]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_16_reg_41579_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.312ns  (logic 0.994ns (10.675%)  route 8.318ns (89.325%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.906     3.200    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X62Y103        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.518     3.718 r  accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982_reg[30]/Q
                         net (fo=72, routed)          8.318    12.036    accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V_r_reg_38982[30]
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.124    12.160 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_16_reg_41579[31]_i_3/O
                         net (fo=1, routed)           0.000    12.160    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_16_reg_41579[31]_i_3_n_189
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.512 r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_16_reg_41579_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.512    accelerator_bd_i/ShuffleNetV2_0/inst/shuffle_conv_1x1_V8_s_fu_18649_p2[31]
    SLICE_X61Y64         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_16_reg_41579_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       1.535    12.714    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X61Y64         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_16_reg_41579_reg[31]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X61Y64         FDRE (Setup_fdre_C_D)        0.062    12.751    accelerator_bd_i/ShuffleNetV2_0/inst/p3X3_1X1_WEIGHTS_addr_16_reg_41579_reg[31]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -12.512    
  -------------------------------------------------------------------
                         slack                                  0.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/grp_shuffle_96_r_p_fu_14003/ShuffleNetV2_uremxdS_x_U632/ShuffleNetV2_uremxdS_div_U/ShuffleNetV2_uremxdS_div_u_0/dividend_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/grp_shuffle_96_r_p_fu_14003/ShuffleNetV2_uremxdS_x_U632/ShuffleNetV2_uremxdS_div_U/ShuffleNetV2_uremxdS_div_u_0/dividend_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.512%)  route 0.182ns (49.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.630     0.966    accelerator_bd_i/ShuffleNetV2_0/inst/grp_shuffle_96_r_p_fu_14003/ShuffleNetV2_uremxdS_x_U632/ShuffleNetV2_uremxdS_div_U/ShuffleNetV2_uremxdS_div_u_0/ap_clk
    SLICE_X51Y135        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/grp_shuffle_96_r_p_fu_14003/ShuffleNetV2_uremxdS_x_U632/ShuffleNetV2_uremxdS_div_U/ShuffleNetV2_uremxdS_div_u_0/dividend_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y135        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  accelerator_bd_i/ShuffleNetV2_0/inst/grp_shuffle_96_r_p_fu_14003/ShuffleNetV2_uremxdS_x_U632/ShuffleNetV2_uremxdS_div_U/ShuffleNetV2_uremxdS_div_u_0/dividend_tmp_reg[1]/Q
                         net (fo=1, routed)           0.182     1.289    accelerator_bd_i/ShuffleNetV2_0/inst/grp_shuffle_96_r_p_fu_14003/ShuffleNetV2_uremxdS_x_U632/ShuffleNetV2_uremxdS_div_U/ShuffleNetV2_uremxdS_div_u_0/quot_u[1]
    SLICE_X49Y136        LUT3 (Prop_lut3_I2_O)        0.045     1.334 r  accelerator_bd_i/ShuffleNetV2_0/inst/grp_shuffle_96_r_p_fu_14003/ShuffleNetV2_uremxdS_x_U632/ShuffleNetV2_uremxdS_div_U/ShuffleNetV2_uremxdS_div_u_0/dividend_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.334    accelerator_bd_i/ShuffleNetV2_0/inst/grp_shuffle_96_r_p_fu_14003/ShuffleNetV2_uremxdS_x_U632/ShuffleNetV2_uremxdS_div_U/ShuffleNetV2_uremxdS_div_u_0/dividend_tmp[2]_i_1_n_189
    SLICE_X49Y136        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/grp_shuffle_96_r_p_fu_14003/ShuffleNetV2_uremxdS_x_U632/ShuffleNetV2_uremxdS_div_U/ShuffleNetV2_uremxdS_div_u_0/dividend_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.905     1.271    accelerator_bd_i/ShuffleNetV2_0/inst/grp_shuffle_96_r_p_fu_14003/ShuffleNetV2_uremxdS_x_U632/ShuffleNetV2_uremxdS_div_U/ShuffleNetV2_uremxdS_div_u_0/ap_clk
    SLICE_X49Y136        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/grp_shuffle_96_r_p_fu_14003/ShuffleNetV2_uremxdS_x_U632/ShuffleNetV2_uremxdS_div_U/ShuffleNetV2_uremxdS_div_u_0/dividend_tmp_reg[2]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X49Y136        FDRE (Hold_fdre_C_D)         0.092     1.324    accelerator_bd_i/ShuffleNetV2_0/inst/grp_shuffle_96_r_p_fu_14003/ShuffleNetV2_uremxdS_x_U632/ShuffleNetV2_uremxdS_div_U/ShuffleNetV2_uremxdS_div_u_0/dividend_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/fc_weight_V_read_reg_38937_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/grp_fc_fu_14163/weight_V_addr_reg_605_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.912%)  route 0.212ns (60.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.635     0.971    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X49Y111        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/fc_weight_V_read_reg_38937_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  accelerator_bd_i/ShuffleNetV2_0/inst/fc_weight_V_read_reg_38937_reg[2]/Q
                         net (fo=1, routed)           0.212     1.324    accelerator_bd_i/ShuffleNetV2_0/inst/grp_fc_fu_14163/fc_weight_V_read_reg_38937_reg[31][2]
    SLICE_X51Y107        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/grp_fc_fu_14163/weight_V_addr_reg_605_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.905     1.271    accelerator_bd_i/ShuffleNetV2_0/inst/grp_fc_fu_14163/ap_clk
    SLICE_X51Y107        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/grp_fc_fu_14163/weight_V_addr_reg_605_reg[2]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X51Y107        FDRE (Hold_fdre_C_D)         0.070     1.302    accelerator_bd_i/ShuffleNetV2_0/inst/grp_fc_fu_14163/weight_V_addr_reg_605_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/w_38_reg_39135_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/w_reg_8709_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.430%)  route 0.167ns (56.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.556     0.892    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X48Y97         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/w_38_reg_39135_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  accelerator_bd_i/ShuffleNetV2_0/inst/w_38_reg_39135_reg[2]/Q
                         net (fo=1, routed)           0.167     1.186    accelerator_bd_i/ShuffleNetV2_0/inst/w_38_reg_39135[2]
    SLICE_X53Y97         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/w_reg_8709_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.821     1.187    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X53Y97         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/w_reg_8709_reg[2]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.012     1.164    accelerator_bd_i/ShuffleNetV2_0/inst/w_reg_8709_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/i_8_reg_39090_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/i1_reg_8676_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.466%)  route 0.207ns (59.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.635     0.971    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X49Y110        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/i_8_reg_39090_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  accelerator_bd_i/ShuffleNetV2_0/inst/i_8_reg_39090_reg[8]/Q
                         net (fo=1, routed)           0.207     1.319    accelerator_bd_i/ShuffleNetV2_0/inst/i_8_reg_39090[8]
    SLICE_X50Y111        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/i1_reg_8676_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.904     1.270    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X50Y111        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/i1_reg_8676_reg[8]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X50Y111        FDRE (Hold_fdre_C_D)         0.063     1.294    accelerator_bd_i/ShuffleNetV2_0/inst/i1_reg_8676_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/tmp_312_cast_cast_reg_43710_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/tmp_989_reg_43751_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.181%)  route 0.216ns (56.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.637     0.973    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X112Y51        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_312_cast_cast_reg_43710_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_312_cast_cast_reg_43710_reg[3]/Q
                         net (fo=1, routed)           0.216     1.352    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_312_cast_cast_reg_43710[3]
    SLICE_X111Y49        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_989_reg_43751_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.914     1.280    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X111Y49        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_989_reg_43751_reg[3]/C
                         clock pessimism             -0.030     1.250    
    SLICE_X111Y49        FDRE (Hold_fdre_C_D)         0.071     1.321    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_989_reg_43751_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/w_38_reg_39135_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/w_reg_8709_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.969%)  route 0.221ns (61.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.556     0.892    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X48Y97         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/w_38_reg_39135_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  accelerator_bd_i/ShuffleNetV2_0/inst/w_38_reg_39135_reg[1]/Q
                         net (fo=1, routed)           0.221     1.253    accelerator_bd_i/ShuffleNetV2_0/inst/w_38_reg_39135[1]
    SLICE_X53Y97         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/w_reg_8709_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.821     1.187    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X53Y97         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/w_reg_8709_reg[1]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.070     1.222    accelerator_bd_i/ShuffleNetV2_0/inst/w_reg_8709_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 accelerator_bd_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_BIAS_m_axi_U/bus_read/buff_rdata/q_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.236%)  route 0.228ns (61.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.544     0.880    accelerator_bd_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X47Y73         FDRE                                         r  accelerator_bd_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1065]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  accelerator_bd_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1065]/Q
                         net (fo=2, routed)           0.228     1.248    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_BIAS_m_axi_U/bus_read/buff_rdata/D[6]
    SLICE_X53Y72         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_BIAS_m_axi_U/bus_read/buff_rdata/q_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.807     1.173    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_BIAS_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X53Y72         FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_BIAS_m_axi_U/bus_read/buff_rdata/q_tmp_reg[6]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X53Y72         FDRE (Hold_fdre_C_D)         0.075     1.213    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_BIAS_m_axi_U/bus_read/buff_rdata/q_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/i_8_reg_39090_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/i1_reg_8676_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.848%)  route 0.178ns (58.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.635     0.971    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X49Y110        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/i_8_reg_39090_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  accelerator_bd_i/ShuffleNetV2_0/inst/i_8_reg_39090_reg[9]/Q
                         net (fo=1, routed)           0.178     1.277    accelerator_bd_i/ShuffleNetV2_0/inst/i_8_reg_39090[9]
    SLICE_X50Y111        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/i1_reg_8676_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.904     1.270    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X50Y111        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/i1_reg_8676_reg[9]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X50Y111        FDRE (Hold_fdre_C_D)         0.010     1.241    accelerator_bd_i/ShuffleNetV2_0/inst/i1_reg_8676_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 accelerator_bd_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1084]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1084]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.226ns (52.634%)  route 0.203ns (47.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.559     0.895    accelerator_bd_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X33Y50         FDRE                                         r  accelerator_bd_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1084]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  accelerator_bd_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1084]/Q
                         net (fo=1, routed)           0.203     1.226    accelerator_bd_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg_n_0_[1084]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.098     1.324 r  accelerator_bd_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1084]_i_1__3/O
                         net (fo=1, routed)           0.000     1.324    accelerator_bd_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1084]_i_1__3_n_0
    SLICE_X32Y49         FDRE                                         r  accelerator_bd_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1084]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.831     1.197    accelerator_bd_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y49         FDRE                                         r  accelerator_bd_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1084]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.121     1.288    accelerator_bd_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1084]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 accelerator_bd_i/ShuffleNetV2_0/inst/tmp_312_cast_cast_reg_43710_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerator_bd_i/ShuffleNetV2_0/inst/tmp_989_reg_43751_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.477%)  route 0.197ns (48.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.637     0.973    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X112Y52        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_312_cast_cast_reg_43710_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_312_cast_cast_reg_43710_reg[4]/Q
                         net (fo=3, routed)           0.197     1.334    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_312_cast_cast_reg_43710[4]
    SLICE_X111Y49        LUT2 (Prop_lut2_I0_O)        0.045     1.379 r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_989_reg_43751[4]_i_1/O
                         net (fo=1, routed)           0.000     1.379    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_989_reg_43751[4]_i_1_n_189
    SLICE_X111Y49        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_989_reg_43751_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  accelerator_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49924, routed)       0.914     1.280    accelerator_bd_i/ShuffleNetV2_0/inst/ap_clk
    SLICE_X111Y49        FDRE                                         r  accelerator_bd_i/ShuffleNetV2_0/inst/tmp_989_reg_43751_reg[4]/C
                         clock pessimism             -0.030     1.250    
    SLICE_X111Y49        FDRE (Hold_fdre_C_D)         0.092     1.342    accelerator_bd_i/ShuffleNetV2_0/inst/tmp_989_reg_43751_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { accelerator_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y22   accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y22   accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y1    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleConvs_0_Downs_10_U/ShuffleNetV2_ShufRg6_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y3    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleConvs_0_Downs_11_U/ShuffleNetV2_ShufRg6_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y2    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleConvs_0_Downs_12_U/ShuffleNetV2_ShufRg6_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y1    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleConvs_0_Downs_13_U/ShuffleNetV2_ShufRg6_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y0    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleConvs_0_Downs_14_U/ShuffleNetV2_ShufRg6_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y2    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleConvs_0_Downs_15_U/ShuffleNetV2_ShufRg6_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y5    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleConvs_0_Downs_16_U/ShuffleNetV2_ShufRg6_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4    accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleConvs_0_Downs_17_U/ShuffleNetV2_ShufRg6_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y107  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_10_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y107  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_10_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y107  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_10_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0__10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y107  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_10_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y107  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_10_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0__12/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y107  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_10_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0__12/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y107  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_10_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0__14/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y107  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_10_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0__14/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y108  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_10_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0__2/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y108  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_10_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y117  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_11_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y117  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_11_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y117  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_11_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0__1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y117  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_11_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y117  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_11_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0__11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y117  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_11_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y117  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_11_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0__13/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y117  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_11_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0__13/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y116  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_2_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y116  accelerator_bd_i/ShuffleNetV2_0/inst/grp_conv1_p_fu_13008/weight_temp_2_V_U/conv1_p_weight_tecud_ram_U/ram_reg_0_15_0_0/SP/CLK



