// Seed: 2604465130
module module_0 (
    output tri0 id_0,
    output tri id_1,
    input tri id_2,
    input tri0 id_3,
    output wire id_4,
    output tri id_5,
    input supply0 id_6
);
  assign id_4 = ~{{1'b0, id_2}, -1};
  assign id_0 = (-1);
  wire id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd5
) (
    output uwire _id_0,
    output wor id_1,
    input wor id_2,
    output tri0 id_3,
    input tri id_4,
    input supply1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    input wand id_8,
    input uwire id_9,
    input tri1 id_10
);
  localparam id_12 = 1 - 1;
  logic [1 : id_0] \id_13 ;
  assign id_0 = id_7;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_8,
      id_5,
      id_1,
      id_1,
      id_7
  );
  assign modCall_1.id_5 = 0;
  always @(posedge id_9);
endmodule
