{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702412296073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702412296074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 17:18:15 2023 " "Processing started: Tue Dec 12 17:18:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702412296074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412296074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAGraphics -c FPGAGraphics " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAGraphics -c FPGAGraphics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412296074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702412296484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/Sdram_WR_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_WR_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412307310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412307310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/Sdram_RD_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_RD_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412307312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412307312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/Sdram_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412307313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412307313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL_0002 " "Found entity 1: Sdram_PLL_0002" {  } { { "Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412307313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412307313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/Sdram_Control_4Port.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_Control_4Port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412307315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412307315 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1702412307316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412307317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412307317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412307318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412307318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412307320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412307320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Found entity 1: VGA_Ctrl" {  } { { "VGA_Ctrl.v" "" { Text "/home/soc/Documents/Tutorial_SOC/VGA_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412307321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412307321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL75_50/PLL75_50_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL75_50/PLL75_50_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL75_50_0002 " "Found entity 1: PLL75_50_0002" {  } { { "PLL75_50/PLL75_50_0002.v" "" { Text "/home/soc/Documents/Tutorial_SOC/PLL75_50/PLL75_50_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412307322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412307322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL75_50.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL75_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL75_50 " "Found entity 1: PLL75_50" {  } { { "PLL75_50.v" "" { Text "/home/soc/Documents/Tutorial_SOC/PLL75_50.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412307323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412307323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGAGraphics.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGAGraphics.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAGraphics " "Found entity 1: FPGAGraphics" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412307324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412307324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PixelClock.sv 1 1 " "Found 1 design units, including 1 entities, in source file PixelClock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_480p " "Found entity 1: clock_480p" {  } { { "PixelClock.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/PixelClock.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412307325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412307325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_DRIVER.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_DRIVER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/VGA_DRIVER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412307326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412307326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_480p.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_480p.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_480p " "Found entity 1: simple_480p" {  } { { "simple_480p.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/simple_480p.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412307327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412307327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fb_out FPGAGraphics.sv(124) " "Verilog HDL Implicit Net warning at FPGAGraphics.sv(124): created implicit net for \"fb_out\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412307327 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FPGAGraphics.sv(119) " "Verilog HDL or VHDL warning at FPGAGraphics.sv(119): conditional expression evaluates to a constant" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 119 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1702412307334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FPGAGraphics.sv(126) " "Verilog HDL or VHDL warning at FPGAGraphics.sv(126): conditional expression evaluates to a constant" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 126 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1702412307334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FPGAGraphics.sv(127) " "Verilog HDL or VHDL warning at FPGAGraphics.sv(127): conditional expression evaluates to a constant" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 127 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1702412307334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FPGAGraphics.sv(134) " "Verilog HDL or VHDL warning at FPGAGraphics.sv(134): conditional expression evaluates to a constant" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 134 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1702412307334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FPGAGraphics.sv(135) " "Verilog HDL or VHDL warning at FPGAGraphics.sv(135): conditional expression evaluates to a constant" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 135 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1702412307335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAGraphics " "Elaborating entity \"FPGAGraphics\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702412307401 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..3\] FPGAGraphics.sv(15) " "Output port \"LEDR\[8..3\]\" at FPGAGraphics.sv(15) has no driver" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702412307406 "|FPGAGraphics"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL75_50 PLL75_50:alt_clk_spd " "Elaborating entity \"PLL75_50\" for hierarchy \"PLL75_50:alt_clk_spd\"" {  } { { "FPGAGraphics.sv" "alt_clk_spd" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412307418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL75_50_0002 PLL75_50:alt_clk_spd\|PLL75_50_0002:pll75_50_inst " "Elaborating entity \"PLL75_50_0002\" for hierarchy \"PLL75_50:alt_clk_spd\|PLL75_50_0002:pll75_50_inst\"" {  } { { "PLL75_50.v" "pll75_50_inst" { Text "/home/soc/Documents/Tutorial_SOC/PLL75_50.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412307420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL75_50:alt_clk_spd\|PLL75_50_0002:pll75_50_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL75_50:alt_clk_spd\|PLL75_50_0002:pll75_50_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL75_50/PLL75_50_0002.v" "altera_pll_i" { Text "/home/soc/Documents/Tutorial_SOC/PLL75_50/PLL75_50_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412307453 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702412307457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL75_50:alt_clk_spd\|PLL75_50_0002:pll75_50_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL75_50:alt_clk_spd\|PLL75_50_0002:pll75_50_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL75_50/PLL75_50_0002.v" "" { Text "/home/soc/Documents/Tutorial_SOC/PLL75_50/PLL75_50_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412307457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL75_50:alt_clk_spd\|PLL75_50_0002:pll75_50_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL75_50:alt_clk_spd\|PLL75_50_0002:pll75_50_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.200000 MHz " "Parameter \"output_clock_frequency0\" = \"25.200000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 74.117647 MHz " "Parameter \"output_clock_frequency1\" = \"74.117647 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307458 ""}  } { { "PLL75_50/PLL75_50_0002.v" "" { Text "/home/soc/Documents/Tutorial_SOC/PLL75_50/PLL75_50_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702412307458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DRIVER VGA_DRIVER:vga_inst " "Elaborating entity \"VGA_DRIVER\" for hierarchy \"VGA_DRIVER:vga_inst\"" {  } { { "FPGAGraphics.sv" "vga_inst" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412307461 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Address VGA_DRIVER.sv(20) " "Verilog HDL or VHDL warning at VGA_DRIVER.sv(20): object \"Address\" assigned a value but never read" {  } { { "VGA_DRIVER.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/VGA_DRIVER.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702412307463 "|FPGAGraphics|VGA_DRIVER:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_DRIVER.sv(44) " "Verilog HDL assignment warning at VGA_DRIVER.sv(44): truncated value with size 32 to match size of target (22)" {  } { { "VGA_DRIVER.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/VGA_DRIVER.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702412307463 "|FPGAGraphics|VGA_DRIVER:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_DRIVER.sv(45) " "Verilog HDL assignment warning at VGA_DRIVER.sv(45): truncated value with size 32 to match size of target (11)" {  } { { "VGA_DRIVER.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/VGA_DRIVER.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702412307463 "|FPGAGraphics|VGA_DRIVER:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_DRIVER.sv(46) " "Verilog HDL assignment warning at VGA_DRIVER.sv(46): truncated value with size 32 to match size of target (11)" {  } { { "VGA_DRIVER.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/VGA_DRIVER.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702412307463 "|FPGAGraphics|VGA_DRIVER:vga_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u6 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u6\"" {  } { { "FPGAGraphics.sv" "u6" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412307464 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(364) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(364): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702412307472 "|FPGAGraphics|Sdram_Control_4Port:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1 " "Elaborating entity \"Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412307528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL_0002 Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst " "Elaborating entity \"Sdram_PLL_0002\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "sdram_pll_inst" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_PLL.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412307532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" "altera_pll_i" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412307536 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702412307573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412307585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 27.0 MHz " "Parameter \"reference_clock_frequency\" = \"27.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -4027 ps " "Parameter \"phase_shift1\" = \"-4027 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 18.367346 MHz " "Parameter \"output_clock_frequency2\" = \"18.367346 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412307585 ""}  } { { "Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702412307585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u6\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412307587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702412307589 "|FPGAGraphics|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702412307589 "|FPGAGraphics|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702412307590 "|FPGAGraphics|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u6\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u6\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412307599 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702412307602 "|FPGAGraphics|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702412307602 "|FPGAGraphics|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702412307602 "|FPGAGraphics|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 command.v(377) " "Verilog HDL assignment warning at command.v(377): truncated value with size 13 to match size of target (12)" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/command.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702412307603 "|FPGAGraphics|Sdram_Control_4Port:u6|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412307612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702412307613 "|FPGAGraphics|Sdram_Control_4Port:u6|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412307626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "dcfifo_component" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412308037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412308044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412308044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M10K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412308044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412308044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412308044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412308044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412308044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412308044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412308044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412308044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412308044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412308044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412308044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412308044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702412308044 ""}  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702412308044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bg02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bg02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bg02 " "Found entity 1: dcfifo_bg02" {  } { { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412308109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412308109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bg02 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated " "Elaborating entity \"dcfifo_bg02\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412308110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_oab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_oab " "Found entity 1: a_gray2bin_oab" {  } { { "db/a_gray2bin_oab.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/a_gray2bin_oab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412308118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412308118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_oab Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_oab\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_bg02.tdf" "rdptr_g_gray2bin" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412308118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/a_graycounter_nv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412308185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412308185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_bg02.tdf" "rdptr_g1p" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412308186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/a_graycounter_jdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412308245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412308245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_bg02.tdf" "wrptr_g1p" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412308246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d3f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d3f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d3f1 " "Found entity 1: altsyncram_d3f1" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412308312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412308312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d3f1 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram " "Elaborating entity \"altsyncram_d3f1\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\"" {  } { { "db/dcfifo_bg02.tdf" "fifo_ram" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412308313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412308332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412308332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_bg02.tdf" "rs_brp" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412308332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412308339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412308339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_bg02.tdf" "rs_dgwp" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412308339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412308345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412308345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "/home/soc/Documents/Tutorial_SOC/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412308345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412308353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412308353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_bg02.tdf" "ws_dgrp" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412308353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412308359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412308359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "/home/soc/Documents/Tutorial_SOC/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412308360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/cmpr_906.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702412308413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412308413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_bg02.tdf" "rdempty_eq_comp" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412308414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412308716 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 41 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 298 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 73 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 298 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 105 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 298 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 137 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 298 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 169 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 298 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 201 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 298 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 233 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 298 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 265 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 298 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 297 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 298 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 329 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 298 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 361 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 298 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 393 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 298 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 425 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 298 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 457 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 298 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 489 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 298 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 521 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 298 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 41 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 73 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 105 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 137 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 169 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 201 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 233 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 265 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 297 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 329 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 361 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 393 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 425 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 457 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 489 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 521 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_RD_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 41 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 73 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 105 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 137 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 169 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 201 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 233 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 265 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 297 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 329 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 361 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 393 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 425 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 457 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 489 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 521 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 41 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 73 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 105 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 137 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 169 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 201 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 233 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 265 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 297 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 329 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 361 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 393 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 425 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 457 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 489 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_d3f1.tdf" 521 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/dcfifo_bg02.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_WR_FIFO.v" 96 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 256 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1702412309612 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v" 91 0 0 } } { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_PLL.v" 23 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/soc/Documents/Tutorial_SOC/Sdram_Control_4Port/Sdram_Control_4Port.v" 189 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL75_50:alt_clk_spd\|PLL75_50_0002:pll75_50_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"PLL75_50:alt_clk_spd\|PLL75_50_0002:pll75_50_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "PLL75_50/PLL75_50_0002.v" "" { Text "/home/soc/Documents/Tutorial_SOC/PLL75_50/PLL75_50_0002.v" 88 0 0 } } { "PLL75_50.v" "" { Text "/home/soc/Documents/Tutorial_SOC/PLL75_50.v" 22 0 0 } } { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412309612 "|FPGAGraphics|PLL75_50:alt_clk_spd|PLL75_50_0002:pll75_50_inst|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1702412309612 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1702412309612 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702412310128 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702412310167 "|FPGAGraphics|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702412310167 "|FPGAGraphics|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702412310167 "|FPGAGraphics|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702412310167 "|FPGAGraphics|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702412310167 "|FPGAGraphics|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702412310167 "|FPGAGraphics|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702412310167 "|FPGAGraphics|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702412310167 "|FPGAGraphics|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702412310167 "|FPGAGraphics|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702412310167 "|FPGAGraphics|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702412310167 "|FPGAGraphics|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702412310167 "|FPGAGraphics|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702412310167 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702412310276 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "415 " "415 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702412310515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 3 0 0 " "Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702412310814 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702412310814 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL75_50:alt_clk_spd\|PLL75_50_0002:pll75_50_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL75_50:alt_clk_spd\|PLL75_50_0002:pll75_50_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1702412310866 ""}  } { { "altera_pll.v" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1702412310866 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1702412310882 ""}  } { { "altera_pll.v" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1702412310882 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1702412310898 ""}  } { { "altera_pll.v" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1702412310898 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1702412310898 ""}  } { { "altera_pll.v" "" { Text "/home/soc/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1702412310898 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412310935 "|FPGAGraphics|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "img_Pixel_Data\[0\] " "No output dependent on input pin \"img_Pixel_Data\[0\]\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412310935 "|FPGAGraphics|img_Pixel_Data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "img_Pixel_Data\[1\] " "No output dependent on input pin \"img_Pixel_Data\[1\]\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412310935 "|FPGAGraphics|img_Pixel_Data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "img_Pixel_Data\[2\] " "No output dependent on input pin \"img_Pixel_Data\[2\]\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412310935 "|FPGAGraphics|img_Pixel_Data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "img_Pixel_Data\[3\] " "No output dependent on input pin \"img_Pixel_Data\[3\]\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412310935 "|FPGAGraphics|img_Pixel_Data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "img_Pixel_Data\[4\] " "No output dependent on input pin \"img_Pixel_Data\[4\]\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412310935 "|FPGAGraphics|img_Pixel_Data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "img_Pixel_Data\[5\] " "No output dependent on input pin \"img_Pixel_Data\[5\]\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412310935 "|FPGAGraphics|img_Pixel_Data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "img_Pixel_Data\[6\] " "No output dependent on input pin \"img_Pixel_Data\[6\]\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412310935 "|FPGAGraphics|img_Pixel_Data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "img_Pixel_Data\[7\] " "No output dependent on input pin \"img_Pixel_Data\[7\]\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412310935 "|FPGAGraphics|img_Pixel_Data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "img_Pixel_Data\[8\] " "No output dependent on input pin \"img_Pixel_Data\[8\]\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412310935 "|FPGAGraphics|img_Pixel_Data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "img_Pixel_Data\[9\] " "No output dependent on input pin \"img_Pixel_Data\[9\]\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412310935 "|FPGAGraphics|img_Pixel_Data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "img_Pixel_Data\[10\] " "No output dependent on input pin \"img_Pixel_Data\[10\]\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412310935 "|FPGAGraphics|img_Pixel_Data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "img_Pixel_Data\[11\] " "No output dependent on input pin \"img_Pixel_Data\[11\]\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412310935 "|FPGAGraphics|img_Pixel_Data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "img_Pixel_Data\[12\] " "No output dependent on input pin \"img_Pixel_Data\[12\]\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412310935 "|FPGAGraphics|img_Pixel_Data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "img_Pixel_Data\[13\] " "No output dependent on input pin \"img_Pixel_Data\[13\]\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412310935 "|FPGAGraphics|img_Pixel_Data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "img_Pixel_Data\[14\] " "No output dependent on input pin \"img_Pixel_Data\[14\]\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412310935 "|FPGAGraphics|img_Pixel_Data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "img_Pixel_Data\[15\] " "No output dependent on input pin \"img_Pixel_Data\[15\]\"" {  } { { "FPGAGraphics.sv" "" { Text "/home/soc/Documents/Tutorial_SOC/FPGAGraphics.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702412310935 "|FPGAGraphics|img_Pixel_Data[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702412310935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702412310937 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702412310937 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702412310937 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1702412310937 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702412310937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1117 " "Peak virtual memory: 1117 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702412310962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 17:18:30 2023 " "Processing ended: Tue Dec 12 17:18:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702412310962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702412310962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702412310962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702412310962 ""}
