$date
	Thu Sep 17 16:03:10 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comparator_4bit_df $end
$var wire 4 ! a [0:3] $end
$var wire 4 " b [0:3] $end
$var wire 1 # L $end
$var wire 1 $ G $end
$var wire 1 % E $end
$upscope $end
$scope module comparator_4bit_gate $end
$var wire 1 & E $end
$var wire 1 ' G $end
$var wire 1 ( L $end
$var wire 4 ) a [0:3] $end
$var wire 4 * b [0:3] $end
$var wire 1 + g1 $end
$var wire 1 , g2 $end
$var wire 1 - g3 $end
$var wire 1 . g4 $end
$var wire 1 / l1 $end
$var wire 1 0 l2 $end
$var wire 1 1 l3 $end
$var wire 1 2 l4 $end
$var wire 1 3 x0 $end
$var wire 1 4 x1 $end
$var wire 1 5 x2 $end
$var wire 1 6 x3 $end
$var wire 4 7 nb [0:3] $end
$var wire 4 8 na [0:3] $end
$upscope $end
$scope module testb $end
$var wire 1 9 L $end
$var wire 1 : G $end
$var wire 1 ; E $end
$var reg 4 < a [0:3] $end
$var reg 4 = b [0:3] $end
$scope module c $end
$var wire 4 > a [0:3] $end
$var wire 4 ? b [0:3] $end
$var reg 1 ; E $end
$var reg 1 : G $end
$var reg 1 9 L $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ?
b1 >
b0 =
b1 <
0;
1:
09
bz 8
bz 7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
bz *
bz )
x(
x'
x&
x%
x$
x#
bz "
bz !
$end
#3
1;
0:
b0 <
b0 >
#6
0;
19
b1 =
b1 ?
#9
09
1:
b1001 =
b1001 ?
b1101 <
b1101 >
#14
