#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b7c9e50340 .scope module, "tb_custom_mup" "tb_custom_mup" 2 499;
 .timescale 0 0;
v0x55b7c9ff8690_0 .net "ALUOut_out", 15 0, L_0x55b7c9ffe220;  1 drivers
v0x55b7c9ff8770_0 .net "PC_out", 15 0, L_0x55b7c9ffe3b0;  1 drivers
v0x55b7c9ff8810_0 .var "PC_rst", 0 0;
v0x55b7c9ff8930_0 .var "clk", 0 0;
v0x55b7c9ff89d0_0 .net "cont_out", 13 0, L_0x55b7c9ffde90;  1 drivers
v0x55b7c9ff8ac0_0 .net "instr_out", 15 0, L_0x55b7c9ffd860;  1 drivers
v0x55b7c9ff8b60_0 .net "regA_out", 15 0, L_0x55b7c9ffe590;  1 drivers
v0x55b7c9ff8c30_0 .net "regB_out", 15 0, L_0x55b7c9ffe650;  1 drivers
v0x55b7c9ff8d00_0 .net "regC_out", 15 0, L_0x55b7c9ffe800;  1 drivers
v0x55b7c9ff8e60_0 .var "rst", 0 0;
S_0x55b7c9e4ee90 .scope module, "first_insta" "processor" 2 506, 2 1 0, S_0x55b7c9e50340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 14 "cont_out"
    .port_info 1 /OUTPUT 16 "ALUOut_out"
    .port_info 2 /OUTPUT 16 "regA_out"
    .port_info 3 /OUTPUT 16 "regB_out"
    .port_info 4 /OUTPUT 16 "regC_out"
    .port_info 5 /OUTPUT 16 "PC_out"
    .port_info 6 /OUTPUT 16 "instr_out"
    .port_info 7 /INPUT 1 "rst"
    .port_info 8 /INPUT 1 "clk"
    .port_info 9 /INPUT 1 "PC_rst"
L_0x55b7c9f16180 .functor OR 1, L_0x55b7c9ff9000, L_0x55b7c9ff9260, C4<0>, C4<0>;
L_0x55b7c9ff96c0 .functor OR 1, L_0x55b7c9f16180, L_0x55b7c9ff9510, C4<0>, C4<0>;
L_0x55b7c9ff9a40 .functor OR 1, L_0x55b7c9ff96c0, L_0x55b7c9ff9900, C4<0>, C4<0>;
L_0x55b7c9ff9de0 .functor OR 1, L_0x55b7c9ff9a40, L_0x55b7c9ff9c40, C4<0>, C4<0>;
L_0x55b7c9ffa120 .functor OR 1, L_0x55b7c9ff9de0, L_0x55b7c9ff9f70, C4<0>, C4<0>;
L_0x55b7c9ffa0b0 .functor OR 1, L_0x55b7c9ffa120, L_0x55b7c9ffa2d0, C4<0>, C4<0>;
L_0x55b7c9ffa7e0 .functor OR 1, L_0x55b7c9ffa0b0, L_0x55b7c9ffa610, C4<0>, C4<0>;
L_0x55b7c9ffadb0 .functor OR 1, L_0x55b7c9ffa990, L_0x55b7c9ffabc0, C4<0>, C4<0>;
L_0x55b7c9ffb6d0 .functor NOT 1, L_0x55b7c9ffb550, C4<0>, C4<0>, C4<0>;
L_0x55b7c9ffc380 .functor OR 1, L_0x55b7c9ffbee0, L_0x55b7c9ffc210, C4<0>, C4<0>;
L_0x55b7c9ffd380 .functor AND 1, v0x55b7c9fed950_0, v0x55b7c9feb430_0, C4<1>, C4<1>;
L_0x55b7c9ffd7f0 .functor NOT 1, v0x55b7c9feb430_0, C4<0>, C4<0>, C4<0>;
L_0x55b7c9ffd8d0 .functor AND 1, v0x55b7c9fed950_0, L_0x55b7c9ffd7f0, C4<1>, C4<1>;
L_0x55b7c9ffe220 .functor BUFZ 16, v0x55b7c9ff24e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b7c9ffd860 .functor BUFZ 16, v0x55b7c9ff2930_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b7c9ffe3b0 .functor BUFZ 16, v0x55b7c9fec450_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b7c9ffe590 .functor BUFZ 16, v0x55b7c9ff81e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b7c9ffe650 .functor BUFZ 16, v0x55b7c9ff82a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b7c9ffe800 .functor BUFZ 16, v0x55b7c9ff8340_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b7c9ff23b0_0 .net "ALUOp", 2 0, v0x55b7c9fed310_0;  1 drivers
v0x55b7c9ff24e0_0 .var "ALUOut", 15 0;
v0x55b7c9ff25a0_0 .net "ALUOut_out", 15 0, L_0x55b7c9ffe220;  alias, 1 drivers
v0x55b7c9ff2640_0 .net "ALUSrcA", 0 0, v0x55b7c9fed3f0_0;  1 drivers
v0x55b7c9ff2730_0 .net "ALUSrcB", 1 0, v0x55b7c9fed490_0;  1 drivers
v0x55b7c9ff2890_0 .net "ALUZero", 0 0, v0x55b7c9feb430_0;  1 drivers
v0x55b7c9ff2930_0 .var "IR", 15 0;
v0x55b7c9ff29f0_0 .net "IRWrite", 0 0, v0x55b7c9fed590_0;  1 drivers
v0x55b7c9ff2a90_0 .net "IorD", 0 0, v0x55b7c9fed630_0;  1 drivers
v0x55b7c9ff2bc0_0 .var "MDR", 15 0;
v0x55b7c9ff2c60_0 .net "MUX_Control_To_Read_Reg1", 1 0, L_0x55b7c9ffb000;  1 drivers
v0x55b7c9ff2d00_0 .net "MemRead", 0 0, v0x55b7c9fed720_0;  1 drivers
v0x55b7c9ff2da0_0 .net "MemWrite", 0 0, v0x55b7c9fed7c0_0;  1 drivers
v0x55b7c9ff2e90_0 .net "PCControl", 0 0, L_0x55b7c9ffda80;  1 drivers
v0x55b7c9ff2f30_0 .net "PCSrc", 0 0, v0x55b7c9fed880_0;  1 drivers
v0x55b7c9ff3020_0 .net "PCWrite", 0 0, v0x55b7c9fed950_0;  1 drivers
v0x55b7c9ff30c0_0 .net "PC_out", 15 0, L_0x55b7c9ffe3b0;  alias, 1 drivers
v0x55b7c9ff3160_0 .net "PC_rst", 0 0, v0x55b7c9ff8810_0;  1 drivers
v0x55b7c9ff3200_0 .net "RegDst", 0 0, v0x55b7c9fed9f0_0;  1 drivers
v0x55b7c9ff32a0_0 .net "RegWrite", 0 0, v0x55b7c9fedab0_0;  1 drivers
v0x55b7c9ff3390_0 .net *"_s1", 3 0, L_0x55b7c9ff8f00;  1 drivers
v0x55b7c9ff3430_0 .net *"_s10", 0 0, L_0x55b7c9ff9260;  1 drivers
v0x55b7c9ff34f0_0 .net *"_s107", 3 0, L_0x55b7c9ffbcd0;  1 drivers
L_0x7faa663e13c0 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff35d0_0 .net/2u *"_s108", 3 0, L_0x7faa663e13c0;  1 drivers
v0x55b7c9ff36b0_0 .net *"_s110", 0 0, L_0x55b7c9ffbee0;  1 drivers
v0x55b7c9ff3770_0 .net *"_s113", 3 0, L_0x55b7c9ffc050;  1 drivers
L_0x7faa663e1408 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff3850_0 .net/2u *"_s114", 3 0, L_0x7faa663e1408;  1 drivers
v0x55b7c9ff3930_0 .net *"_s116", 0 0, L_0x55b7c9ffc210;  1 drivers
v0x55b7c9ff39f0_0 .net *"_s118", 0 0, L_0x55b7c9ffc380;  1 drivers
v0x55b7c9ff3ab0_0 .net *"_s12", 0 0, L_0x55b7c9f16180;  1 drivers
L_0x7faa663e1450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff3b70_0 .net/2u *"_s120", 1 0, L_0x7faa663e1450;  1 drivers
v0x55b7c9ff3c50_0 .net *"_s123", 3 0, L_0x55b7c9ffc4f0;  1 drivers
L_0x7faa663e1498 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff3d30_0 .net/2u *"_s124", 3 0, L_0x7faa663e1498;  1 drivers
v0x55b7c9ff3e10_0 .net *"_s126", 0 0, L_0x55b7c9ffc0f0;  1 drivers
L_0x7faa663e14e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff3ed0_0 .net/2u *"_s128", 1 0, L_0x7faa663e14e0;  1 drivers
L_0x7faa663e1528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff3fb0_0 .net/2u *"_s130", 1 0, L_0x7faa663e1528;  1 drivers
v0x55b7c9ff4090_0 .net *"_s132", 1 0, L_0x55b7c9ffc6c0;  1 drivers
v0x55b7c9ff4170_0 .net *"_s143", 3 0, L_0x55b7c9ffd030;  1 drivers
L_0x7faa663e1570 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff4250_0 .net/2u *"_s144", 3 0, L_0x7faa663e1570;  1 drivers
v0x55b7c9ff4330_0 .net *"_s146", 0 0, L_0x55b7c9ffd0d0;  1 drivers
v0x55b7c9ff43f0_0 .net *"_s148", 0 0, L_0x55b7c9ffd380;  1 drivers
v0x55b7c9ff44d0_0 .net *"_s15", 3 0, L_0x55b7c9ff9470;  1 drivers
v0x55b7c9ff45b0_0 .net *"_s151", 3 0, L_0x55b7c9ffd490;  1 drivers
L_0x7faa663e15b8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff4690_0 .net/2u *"_s152", 3 0, L_0x7faa663e15b8;  1 drivers
v0x55b7c9ff4770_0 .net *"_s154", 0 0, L_0x55b7c9ffd530;  1 drivers
v0x55b7c9ff4830_0 .net *"_s156", 0 0, L_0x55b7c9ffd7f0;  1 drivers
v0x55b7c9ff4910_0 .net *"_s158", 0 0, L_0x55b7c9ffd8d0;  1 drivers
L_0x7faa663e10a8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff49f0_0 .net/2u *"_s16", 3 0, L_0x7faa663e10a8;  1 drivers
v0x55b7c9ff4ad0_0 .net *"_s160", 0 0, L_0x55b7c9ffd990;  1 drivers
v0x55b7c9ff4bb0_0 .net *"_s18", 0 0, L_0x55b7c9ff9510;  1 drivers
L_0x7faa663e1018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff4c70_0 .net/2u *"_s2", 3 0, L_0x7faa663e1018;  1 drivers
v0x55b7c9ff4d50_0 .net *"_s20", 0 0, L_0x55b7c9ff96c0;  1 drivers
v0x55b7c9ff4e10_0 .net *"_s23", 3 0, L_0x55b7c9ff97d0;  1 drivers
L_0x7faa663e10f0 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff4ef0_0 .net/2u *"_s24", 3 0, L_0x7faa663e10f0;  1 drivers
v0x55b7c9ff4fd0_0 .net *"_s26", 0 0, L_0x55b7c9ff9900;  1 drivers
v0x55b7c9ff5090_0 .net *"_s28", 0 0, L_0x55b7c9ff9a40;  1 drivers
v0x55b7c9ff5150_0 .net *"_s31", 3 0, L_0x55b7c9ff9b50;  1 drivers
L_0x7faa663e1138 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff5230_0 .net/2u *"_s32", 3 0, L_0x7faa663e1138;  1 drivers
v0x55b7c9ff5310_0 .net *"_s34", 0 0, L_0x55b7c9ff9c40;  1 drivers
v0x55b7c9ff53d0_0 .net *"_s36", 0 0, L_0x55b7c9ff9de0;  1 drivers
v0x55b7c9ff5490_0 .net *"_s39", 3 0, L_0x55b7c9ff9ed0;  1 drivers
v0x55b7c9ff5570_0 .net *"_s4", 0 0, L_0x55b7c9ff9000;  1 drivers
L_0x7faa663e1180 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff5630_0 .net/2u *"_s40", 3 0, L_0x7faa663e1180;  1 drivers
v0x55b7c9ff5710_0 .net *"_s42", 0 0, L_0x55b7c9ff9f70;  1 drivers
v0x55b7c9ff57d0_0 .net *"_s44", 0 0, L_0x55b7c9ffa120;  1 drivers
v0x55b7c9ff5ca0_0 .net *"_s47", 3 0, L_0x55b7c9ffa230;  1 drivers
L_0x7faa663e11c8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff5d80_0 .net/2u *"_s48", 3 0, L_0x7faa663e11c8;  1 drivers
v0x55b7c9ff5e60_0 .net *"_s50", 0 0, L_0x55b7c9ffa2d0;  1 drivers
v0x55b7c9ff5f20_0 .net *"_s52", 0 0, L_0x55b7c9ffa0b0;  1 drivers
v0x55b7c9ff5fe0_0 .net *"_s55", 3 0, L_0x55b7c9ffa570;  1 drivers
L_0x7faa663e1210 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff60c0_0 .net/2u *"_s56", 3 0, L_0x7faa663e1210;  1 drivers
v0x55b7c9ff61a0_0 .net *"_s58", 0 0, L_0x55b7c9ffa610;  1 drivers
v0x55b7c9ff6260_0 .net *"_s60", 0 0, L_0x55b7c9ffa7e0;  1 drivers
L_0x7faa663e1258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff6320_0 .net/2u *"_s62", 1 0, L_0x7faa663e1258;  1 drivers
v0x55b7c9ff6400_0 .net *"_s65", 3 0, L_0x55b7c9ffa8f0;  1 drivers
L_0x7faa663e12a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff64e0_0 .net/2u *"_s66", 3 0, L_0x7faa663e12a0;  1 drivers
v0x55b7c9ff65c0_0 .net *"_s68", 0 0, L_0x55b7c9ffa990;  1 drivers
v0x55b7c9ff6680_0 .net *"_s7", 3 0, L_0x55b7c9ff9170;  1 drivers
v0x55b7c9ff6760_0 .net *"_s71", 3 0, L_0x55b7c9ffab20;  1 drivers
L_0x7faa663e12e8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff6840_0 .net/2u *"_s72", 3 0, L_0x7faa663e12e8;  1 drivers
v0x55b7c9ff6920_0 .net *"_s74", 0 0, L_0x55b7c9ffabc0;  1 drivers
v0x55b7c9ff69e0_0 .net *"_s76", 0 0, L_0x55b7c9ffadb0;  1 drivers
L_0x7faa663e1330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff6aa0_0 .net/2u *"_s78", 1 0, L_0x7faa663e1330;  1 drivers
L_0x7faa663e1060 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff6b80_0 .net/2u *"_s8", 3 0, L_0x7faa663e1060;  1 drivers
L_0x7faa663e1378 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55b7c9ff6c60_0 .net/2u *"_s80", 1 0, L_0x7faa663e1378;  1 drivers
v0x55b7c9ff6d40_0 .net *"_s82", 1 0, L_0x55b7c9ffaa80;  1 drivers
v0x55b7c9ff6e20_0 .net *"_s93", 0 0, L_0x55b7c9ffb550;  1 drivers
v0x55b7c9ff6f00_0 .net "clk", 0 0, v0x55b7c9ff8930_0;  1 drivers
v0x55b7c9ff6fa0_0 .net "cont_out", 13 0, L_0x55b7c9ffde90;  alias, 1 drivers
v0x55b7c9ff7080_0 .net "extended_imm_data", 15 0, v0x55b7c9ff21b0_0;  1 drivers
v0x55b7c9ff7140_0 .net "input_to_ALUSrcA", 15 0, v0x55b7c9ff19e0_0;  1 drivers
v0x55b7c9ff7200_0 .net "input_to_ALUSrcB", 15 0, v0x55b7c9feae40_0;  1 drivers
v0x55b7c9ff7310_0 .net "input_to_PC_from_ALU", 15 0, v0x55b7c9febf80_0;  1 drivers
v0x55b7c9ff7420_0 .net "input_to_mem", 15 0, v0x55b7c9f0ab70_0;  1 drivers
v0x55b7c9ff7530_0 .net "input_to_read_reg1", 3 0, v0x55b7c9fef190_0;  1 drivers
v0x55b7c9ff7640_0 .net "input_to_read_reg3", 3 0, v0x55b7c9fef8f0_0;  1 drivers
v0x55b7c9ff7750_0 .net "input_to_regA", 15 0, v0x55b7c9ff0b90_0;  1 drivers
v0x55b7c9ff7810_0 .net "input_to_regB", 15 0, v0x55b7c9ff0c60_0;  1 drivers
v0x55b7c9ff78b0_0 .net "input_to_regC", 15 0, v0x55b7c9ff0d40_0;  1 drivers
v0x55b7c9ff7950_0 .net "input_to_write_data", 15 0, v0x55b7c9ff0600_0;  1 drivers
v0x55b7c9ff7a40_0 .net "input_to_write_reg", 3 0, v0x55b7c9feff60_0;  1 drivers
v0x55b7c9ff7b50_0 .net "instr_out", 15 0, L_0x55b7c9ffd860;  alias, 1 drivers
v0x55b7c9ff7c30_0 .net "instruction", 15 0, v0x55b7c9fee980_0;  1 drivers
v0x55b7c9ff7cf0_0 .net "output_from_ALU", 15 0, v0x55b7c9feb350_0;  1 drivers
o0x7faa6642a048 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55b7c9ff7de0_0 .net "output_from_ALUOut", 15 0, o0x7faa6642a048;  0 drivers
v0x55b7c9ff7ea0_0 .net "output_from_PC", 15 0, v0x55b7c9fec450_0;  1 drivers
v0x55b7c9ff7f40_0 .net "regA_out", 15 0, L_0x55b7c9ffe590;  alias, 1 drivers
v0x55b7c9ff8020_0 .net "regB_out", 15 0, L_0x55b7c9ffe650;  alias, 1 drivers
v0x55b7c9ff8100_0 .net "regC_out", 15 0, L_0x55b7c9ffe800;  alias, 1 drivers
v0x55b7c9ff81e0_0 .var "reg_A", 15 0;
v0x55b7c9ff82a0_0 .var "reg_B", 15 0;
v0x55b7c9ff8340_0 .var "reg_C", 15 0;
v0x55b7c9ff8430_0 .net "rst", 0 0, v0x55b7c9ff8e60_0;  1 drivers
v0x55b7c9ff84d0_0 .net "select_to_imm_data", 1 0, L_0x55b7c9ffc9c0;  1 drivers
L_0x55b7c9ff8f00 .part v0x55b7c9ff2930_0, 12, 4;
L_0x55b7c9ff9000 .cmp/eq 4, L_0x55b7c9ff8f00, L_0x7faa663e1018;
L_0x55b7c9ff9170 .part v0x55b7c9ff2930_0, 12, 4;
L_0x55b7c9ff9260 .cmp/eq 4, L_0x55b7c9ff9170, L_0x7faa663e1060;
L_0x55b7c9ff9470 .part v0x55b7c9ff2930_0, 12, 4;
L_0x55b7c9ff9510 .cmp/eq 4, L_0x55b7c9ff9470, L_0x7faa663e10a8;
L_0x55b7c9ff97d0 .part v0x55b7c9ff2930_0, 12, 4;
L_0x55b7c9ff9900 .cmp/eq 4, L_0x55b7c9ff97d0, L_0x7faa663e10f0;
L_0x55b7c9ff9b50 .part v0x55b7c9ff2930_0, 12, 4;
L_0x55b7c9ff9c40 .cmp/eq 4, L_0x55b7c9ff9b50, L_0x7faa663e1138;
L_0x55b7c9ff9ed0 .part v0x55b7c9ff2930_0, 12, 4;
L_0x55b7c9ff9f70 .cmp/eq 4, L_0x55b7c9ff9ed0, L_0x7faa663e1180;
L_0x55b7c9ffa230 .part v0x55b7c9ff2930_0, 12, 4;
L_0x55b7c9ffa2d0 .cmp/eq 4, L_0x55b7c9ffa230, L_0x7faa663e11c8;
L_0x55b7c9ffa570 .part v0x55b7c9ff2930_0, 12, 4;
L_0x55b7c9ffa610 .cmp/eq 4, L_0x55b7c9ffa570, L_0x7faa663e1210;
L_0x55b7c9ffa8f0 .part v0x55b7c9ff2930_0, 12, 4;
L_0x55b7c9ffa990 .cmp/eq 4, L_0x55b7c9ffa8f0, L_0x7faa663e12a0;
L_0x55b7c9ffab20 .part v0x55b7c9ff2930_0, 12, 4;
L_0x55b7c9ffabc0 .cmp/eq 4, L_0x55b7c9ffab20, L_0x7faa663e12e8;
L_0x55b7c9ffaa80 .functor MUXZ 2, L_0x7faa663e1378, L_0x7faa663e1330, L_0x55b7c9ffadb0, C4<>;
L_0x55b7c9ffb000 .functor MUXZ 2, L_0x55b7c9ffaa80, L_0x7faa663e1258, L_0x55b7c9ffa7e0, C4<>;
L_0x55b7c9ffb2a0 .part v0x55b7c9ff2930_0, 8, 4;
L_0x55b7c9ffb340 .part v0x55b7c9ff2930_0, 8, 2;
L_0x55b7c9ffb4b0 .part v0x55b7c9ff2930_0, 4, 4;
L_0x55b7c9ffb550 .part v0x55b7c9ff2930_0, 14, 1;
L_0x55b7c9ffb790 .part v0x55b7c9ff2930_0, 8, 4;
L_0x55b7c9ffb830 .part v0x55b7c9ff2930_0, 10, 2;
L_0x55b7c9ffb9c0 .part v0x55b7c9ff2930_0, 8, 4;
L_0x55b7c9ffba60 .part v0x55b7c9ff2930_0, 10, 2;
L_0x55b7c9ffbc00 .part v0x55b7c9ff2930_0, 0, 4;
L_0x55b7c9ffbcd0 .part v0x55b7c9ff2930_0, 12, 4;
L_0x55b7c9ffbee0 .cmp/eq 4, L_0x55b7c9ffbcd0, L_0x7faa663e13c0;
L_0x55b7c9ffc050 .part v0x55b7c9ff2930_0, 12, 4;
L_0x55b7c9ffc210 .cmp/eq 4, L_0x55b7c9ffc050, L_0x7faa663e1408;
L_0x55b7c9ffc4f0 .part v0x55b7c9ff2930_0, 12, 4;
L_0x55b7c9ffc0f0 .cmp/eq 4, L_0x55b7c9ffc4f0, L_0x7faa663e1498;
L_0x55b7c9ffc6c0 .functor MUXZ 2, L_0x7faa663e1528, L_0x7faa663e14e0, L_0x55b7c9ffc0f0, C4<>;
L_0x55b7c9ffc9c0 .functor MUXZ 2, L_0x55b7c9ffc6c0, L_0x7faa663e1450, L_0x55b7c9ffc380, C4<>;
L_0x55b7c9ffcba0 .part v0x55b7c9ff2930_0, 0, 8;
L_0x55b7c9ffcd90 .part v0x55b7c9ff2930_0, 0, 8;
L_0x55b7c9ffce30 .part v0x55b7c9ff2930_0, 0, 12;
L_0x55b7c9ffd030 .part v0x55b7c9ff2930_0, 12, 4;
L_0x55b7c9ffd0d0 .cmp/eq 4, L_0x55b7c9ffd030, L_0x7faa663e1570;
L_0x55b7c9ffd490 .part v0x55b7c9ff2930_0, 12, 4;
L_0x55b7c9ffd530 .cmp/eq 4, L_0x55b7c9ffd490, L_0x7faa663e15b8;
L_0x55b7c9ffd990 .functor MUXZ 1, v0x55b7c9fed950_0, L_0x55b7c9ffd8d0, L_0x55b7c9ffd530, C4<>;
L_0x55b7c9ffda80 .functor MUXZ 1, L_0x55b7c9ffd990, L_0x55b7c9ffd380, L_0x55b7c9ffd0d0, C4<>;
L_0x55b7c9ffddf0 .part v0x55b7c9ff2930_0, 12, 4;
LS_0x55b7c9ffde90_0_0 .concat [ 1 1 3 2], v0x55b7c9fedab0_0, v0x55b7c9fed9f0_0, v0x55b7c9fed310_0, v0x55b7c9fed490_0;
LS_0x55b7c9ffde90_0_4 .concat [ 1 1 1 1], v0x55b7c9fed3f0_0, v0x55b7c9fed590_0, v0x55b7c9fed7c0_0, v0x55b7c9fed720_0;
LS_0x55b7c9ffde90_0_8 .concat [ 1 1 1 0], v0x55b7c9fed630_0, v0x55b7c9fed880_0, v0x55b7c9fed950_0;
L_0x55b7c9ffde90 .concat [ 7 4 3 0], LS_0x55b7c9ffde90_0_0, LS_0x55b7c9ffde90_0_4, LS_0x55b7c9ffde90_0_8;
S_0x55b7c9f12d20 .scope module, "module1" "mux_2x1" 2 41, 2 81 0, S_0x55b7c9e4ee90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 16 "d0"
    .port_info 3 /INPUT 16 "d1"
v0x55b7c9f137c0_0 .net "d0", 15 0, v0x55b7c9fec450_0;  alias, 1 drivers
v0x55b7c9ef9ab0_0 .net "d1", 15 0, o0x7faa6642a048;  alias, 0 drivers
v0x55b7c9ef9f60_0 .net "s", 0 0, v0x55b7c9fed630_0;  alias, 1 drivers
v0x55b7c9f0ab70_0 .var "y", 15 0;
E_0x55b7c9e768b0 .event edge, v0x55b7c9ef9f60_0, v0x55b7c9f137c0_0, v0x55b7c9ef9ab0_0;
S_0x55b7c9feaa20 .scope module, "module10" "mux_4x1" 2 54, 2 173 0, S_0x55b7c9e4ee90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 16 "d0"
    .port_info 3 /INPUT 16 "d1"
    .port_info 4 /INPUT 16 "d2"
v0x55b7c9f14f60_0 .net "d0", 15 0, v0x55b7c9ff82a0_0;  1 drivers
v0x55b7c9f15000_0 .net "d1", 15 0, v0x55b7c9ff21b0_0;  alias, 1 drivers
v0x55b7c9feace0_0 .net "d2", 15 0, v0x55b7c9ff21b0_0;  alias, 1 drivers
v0x55b7c9fead80_0 .net "s", 1 0, v0x55b7c9fed490_0;  alias, 1 drivers
v0x55b7c9feae40_0 .var "y", 15 0;
E_0x55b7c9e76480 .event edge, v0x55b7c9fead80_0, v0x55b7c9f14f60_0, v0x55b7c9f15000_0, v0x55b7c9f15000_0;
S_0x55b7c9feb010 .scope module, "module11" "alu" 2 55, 2 248 0, S_0x55b7c9e4ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inA"
    .port_info 1 /INPUT 16 "inB"
    .port_info 2 /INPUT 3 "ALUOp"
    .port_info 3 /OUTPUT 16 "ALUOut"
    .port_info 4 /OUTPUT 1 "Zero"
v0x55b7c9feb250_0 .net "ALUOp", 2 0, v0x55b7c9fed310_0;  alias, 1 drivers
v0x55b7c9feb350_0 .var "ALUOut", 15 0;
v0x55b7c9feb430_0 .var "Zero", 0 0;
v0x55b7c9feb500_0 .var "func_field", 3 0;
v0x55b7c9feb5e0_0 .var "i", 3 0;
v0x55b7c9feb710_0 .net "inA", 15 0, v0x55b7c9ff19e0_0;  alias, 1 drivers
v0x55b7c9feb7f0_0 .net "inB", 15 0, v0x55b7c9feae40_0;  alias, 1 drivers
v0x55b7c9feb8b0_0 .var "shift_amt", 3 0;
v0x55b7c9feb970_0 .var "temp", 15 0;
E_0x55b7c9e771e0/0 .event edge, v0x55b7c9feae40_0, v0x55b7c9feb250_0, v0x55b7c9feb710_0, v0x55b7c9feb500_0;
E_0x55b7c9e771e0/1 .event edge, v0x55b7c9feb5e0_0, v0x55b7c9feb8b0_0, v0x55b7c9feb970_0;
E_0x55b7c9e771e0 .event/or E_0x55b7c9e771e0/0, E_0x55b7c9e771e0/1;
S_0x55b7c9febb20 .scope module, "module12" "mux_2x1" 2 56, 2 81 0, S_0x55b7c9e4ee90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 16 "d0"
    .port_info 3 /INPUT 16 "d1"
v0x55b7c9febce0_0 .net "d0", 15 0, v0x55b7c9feb350_0;  alias, 1 drivers
v0x55b7c9febdf0_0 .net "d1", 15 0, v0x55b7c9ff8340_0;  1 drivers
v0x55b7c9febeb0_0 .net "s", 0 0, v0x55b7c9fed880_0;  alias, 1 drivers
v0x55b7c9febf80_0 .var "y", 15 0;
E_0x55b7c9e76130 .event edge, v0x55b7c9febeb0_0, v0x55b7c9feb350_0, v0x55b7c9febdf0_0;
S_0x55b7c9fec110 .scope module, "module13" "PC" 2 61, 2 294 0, S_0x55b7c9e4ee90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "PC_out"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 1 "PC_Write"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "reset"
v0x55b7c9fec370_0 .net "PC_Write", 0 0, L_0x55b7c9ffda80;  alias, 1 drivers
v0x55b7c9fec450_0 .var "PC_out", 15 0;
v0x55b7c9fec510_0 .net "address", 15 0, v0x55b7c9febf80_0;  alias, 1 drivers
v0x55b7c9fec610_0 .net "clk", 0 0, v0x55b7c9ff8930_0;  alias, 1 drivers
v0x55b7c9fec6b0_0 .net "reset", 0 0, v0x55b7c9ff8810_0;  alias, 1 drivers
E_0x55b7c9fc9680/0 .event edge, v0x55b7c9fec6b0_0;
E_0x55b7c9fc9680/1 .event negedge, v0x55b7c9fec610_0;
E_0x55b7c9fc9680 .event/or E_0x55b7c9fc9680/0, E_0x55b7c9fc9680/1;
S_0x55b7c9fec840 .scope module, "module14" "control" 2 62, 2 310 0, S_0x55b7c9e4ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "opcode"
    .port_info 3 /OUTPUT 1 "PCWrite"
    .port_info 4 /OUTPUT 1 "PCSrc"
    .port_info 5 /OUTPUT 1 "IorD"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemWrite"
    .port_info 8 /OUTPUT 1 "IRWrite"
    .port_info 9 /OUTPUT 1 "ALUSrcA"
    .port_info 10 /OUTPUT 2 "ALUSrcB"
    .port_info 11 /OUTPUT 3 "ALUOp"
    .port_info 12 /OUTPUT 1 "RegDst"
    .port_info 13 /OUTPUT 1 "RegWrite"
P_0x55b7c9eae970 .param/l "add" 0 2 326, C4<1000>;
P_0x55b7c9eae9b0 .param/l "addi_se" 0 2 327, C4<1001>;
P_0x55b7c9eae9f0 .param/l "addi_ze" 0 2 328, C4<1010>;
P_0x55b7c9eaea30 .param/l "beq" 0 2 337, C4<0100>;
P_0x55b7c9eaea70 .param/l "bne" 0 2 338, C4<0101>;
P_0x55b7c9eaeab0 .param/l "jump" 0 2 339, C4<0011>;
P_0x55b7c9eaeaf0 .param/l "lw" 0 2 340, C4<0001>;
P_0x55b7c9eaeb30 .param/l "op_nand" 0 2 333, C4<1011>;
P_0x55b7c9eaeb70 .param/l "op_nandi" 0 2 334, C4<0111>;
P_0x55b7c9eaebb0 .param/l "op_or" 0 2 335, C4<1111>;
P_0x55b7c9eaebf0 .param/l "op_ori" 0 2 336, C4<0110>;
P_0x55b7c9eaec30 .param/l "shift" 0 2 332, C4<0000>;
P_0x55b7c9eaec70 .param/l "sub" 0 2 329, C4<1100>;
P_0x55b7c9eaecb0 .param/l "subi_se" 0 2 330, C4<1101>;
P_0x55b7c9eaecf0 .param/l "subi_ze" 0 2 331, C4<1110>;
P_0x55b7c9eaed30 .param/l "sw" 0 2 341, C4<0010>;
v0x55b7c9fed310_0 .var "ALUOp", 2 0;
v0x55b7c9fed3f0_0 .var "ALUSrcA", 0 0;
v0x55b7c9fed490_0 .var "ALUSrcB", 1 0;
v0x55b7c9fed590_0 .var "IRWrite", 0 0;
v0x55b7c9fed630_0 .var "IorD", 0 0;
v0x55b7c9fed720_0 .var "MemRead", 0 0;
v0x55b7c9fed7c0_0 .var "MemWrite", 0 0;
v0x55b7c9fed880_0 .var "PCSrc", 0 0;
v0x55b7c9fed950_0 .var "PCWrite", 0 0;
v0x55b7c9fed9f0_0 .var "RegDst", 0 0;
v0x55b7c9fedab0_0 .var "RegWrite", 0 0;
v0x55b7c9fedb70_0 .net "clk", 0 0, v0x55b7c9ff8930_0;  alias, 1 drivers
v0x55b7c9fedc40_0 .var "next_state", 3 0;
v0x55b7c9fedd00_0 .net "opcode", 3 0, L_0x55b7c9ffddf0;  1 drivers
v0x55b7c9fedde0_0 .var "present_state", 3 0;
v0x55b7c9fedec0_0 .net "rst", 0 0, v0x55b7c9ff8e60_0;  alias, 1 drivers
E_0x55b7c9fc08d0 .event edge, v0x55b7c9fedde0_0, v0x55b7c9fedd00_0;
E_0x55b7c9fed2b0 .event posedge, v0x55b7c9fec610_0;
S_0x55b7c9fee1c0 .scope module, "module2" "ID_Mem" 2 42, 2 190 0, S_0x55b7c9e4ee90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "d_out"
    .port_info 1 /INPUT 16 "d_in"
    .port_info 2 /INPUT 16 "address"
    .port_info 3 /INPUT 1 "R_en"
    .port_info 4 /INPUT 1 "W_en"
    .port_info 5 /INPUT 1 "IorD"
    .port_info 6 /INPUT 1 "clk"
v0x55b7c9fee400_0 .net "IorD", 0 0, v0x55b7c9fed630_0;  alias, 1 drivers
v0x55b7c9fee510_0 .net "R_en", 0 0, v0x55b7c9fed720_0;  alias, 1 drivers
v0x55b7c9fee5d0_0 .net "W_en", 0 0, v0x55b7c9fed7c0_0;  alias, 1 drivers
v0x55b7c9fee6d0_0 .net "address", 15 0, v0x55b7c9f0ab70_0;  alias, 1 drivers
v0x55b7c9fee7a0_0 .net "clk", 0 0, v0x55b7c9ff8930_0;  alias, 1 drivers
v0x55b7c9fee8e0_0 .net "d_in", 15 0, v0x55b7c9ff8340_0;  alias, 1 drivers
v0x55b7c9fee980_0 .var "d_out", 15 0;
v0x55b7c9feea20 .array "mem", 65535 0, 7 0;
E_0x55b7c9fee380 .event negedge, v0x55b7c9fec610_0;
S_0x55b7c9feebc0 .scope module, "module3" "mux_3x1" 2 46, 2 118 0, S_0x55b7c9e4ee90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "y"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 4 "d0"
    .port_info 3 /INPUT 2 "d1"
    .port_info 4 /INPUT 4 "d2"
v0x55b7c9feede0_0 .net "d0", 3 0, L_0x55b7c9ffb2a0;  1 drivers
v0x55b7c9feeee0_0 .net "d1", 1 0, L_0x55b7c9ffb340;  1 drivers
v0x55b7c9feefc0_0 .net "d2", 3 0, L_0x55b7c9ffb4b0;  1 drivers
v0x55b7c9fef0b0_0 .net "s", 1 0, L_0x55b7c9ffb000;  alias, 1 drivers
v0x55b7c9fef190_0 .var "y", 3 0;
E_0x55b7c9fee340 .event edge, v0x55b7c9fef0b0_0, v0x55b7c9feede0_0, v0x55b7c9feeee0_0, v0x55b7c9feefc0_0;
S_0x55b7c9fef360 .scope module, "module4" "mux_2x1_type1" 2 47, 2 101 0, S_0x55b7c9e4ee90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 4 "d0"
    .port_info 3 /INPUT 2 "d1"
v0x55b7c9fef640_0 .net "d0", 3 0, L_0x55b7c9ffb790;  1 drivers
v0x55b7c9fef740_0 .net "d1", 1 0, L_0x55b7c9ffb830;  1 drivers
v0x55b7c9fef820_0 .net "s", 0 0, L_0x55b7c9ffb6d0;  1 drivers
v0x55b7c9fef8f0_0 .var "y", 3 0;
E_0x55b7c9fef5c0 .event edge, v0x55b7c9fef820_0, v0x55b7c9fef640_0, v0x55b7c9fef740_0;
S_0x55b7c9fefa80 .scope module, "module5" "mux_2x1_type1" 2 48, 2 101 0, S_0x55b7c9e4ee90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 4 "d0"
    .port_info 3 /INPUT 2 "d1"
v0x55b7c9fefc80_0 .net "d0", 3 0, L_0x55b7c9ffb9c0;  1 drivers
v0x55b7c9fefd80_0 .net "d1", 1 0, L_0x55b7c9ffba60;  1 drivers
v0x55b7c9fefe60_0 .net "s", 0 0, v0x55b7c9fed9f0_0;  alias, 1 drivers
v0x55b7c9feff60_0 .var "y", 3 0;
E_0x55b7c9fefc00 .event edge, v0x55b7c9fed9f0_0, v0x55b7c9fefc80_0, v0x55b7c9fefd80_0;
S_0x55b7c9ff00b0 .scope module, "module6" "mux_2x1" 2 49, 2 81 0, S_0x55b7c9e4ee90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 16 "d0"
    .port_info 3 /INPUT 16 "d1"
v0x55b7c9ff0300_0 .net "d0", 15 0, v0x55b7c9ff24e0_0;  1 drivers
v0x55b7c9ff0400_0 .net "d1", 15 0, v0x55b7c9ff2bc0_0;  1 drivers
v0x55b7c9ff04e0_0 .net "s", 0 0, v0x55b7c9fed9f0_0;  alias, 1 drivers
v0x55b7c9ff0600_0 .var "y", 15 0;
E_0x55b7c9ff0280 .event edge, v0x55b7c9fed9f0_0, v0x55b7c9ff0300_0, v0x55b7c9ff0400_0;
S_0x55b7c9ff0740 .scope module, "module7" "reg_file" 2 50, 2 221 0, S_0x55b7c9e4ee90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "rd1"
    .port_info 1 /OUTPUT 16 "rd2"
    .port_info 2 /OUTPUT 16 "rd3"
    .port_info 3 /INPUT 4 "read1"
    .port_info 4 /INPUT 4 "read2"
    .port_info 5 /INPUT 4 "read3"
    .port_info 6 /INPUT 4 "rwr"
    .port_info 7 /INPUT 16 "dwr"
    .port_info 8 /INPUT 1 "wen"
    .port_info 9 /INPUT 1 "clk"
v0x55b7c9ff0a10_0 .net "clk", 0 0, v0x55b7c9ff8930_0;  alias, 1 drivers
v0x55b7c9ff0ad0_0 .net "dwr", 15 0, v0x55b7c9ff0600_0;  alias, 1 drivers
v0x55b7c9ff0b90_0 .var "rd1", 15 0;
v0x55b7c9ff0c60_0 .var "rd2", 15 0;
v0x55b7c9ff0d40_0 .var "rd3", 15 0;
v0x55b7c9ff0e70_0 .net "read1", 3 0, v0x55b7c9fef190_0;  alias, 1 drivers
v0x55b7c9ff0f30_0 .net "read2", 3 0, L_0x55b7c9ffbc00;  1 drivers
v0x55b7c9ff0ff0_0 .net "read3", 3 0, v0x55b7c9fef8f0_0;  alias, 1 drivers
v0x55b7c9ff10e0 .array "register", 15 0, 15 0;
v0x55b7c9ff1210_0 .net "rwr", 3 0, v0x55b7c9feff60_0;  alias, 1 drivers
v0x55b7c9ff1300_0 .net "wen", 0 0, v0x55b7c9fedab0_0;  alias, 1 drivers
S_0x55b7c9ff14d0 .scope module, "module8" "mux_2x1" 2 51, 2 81 0, S_0x55b7c9e4ee90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 16 "d0"
    .port_info 3 /INPUT 16 "d1"
v0x55b7c9ff1700_0 .net "d0", 15 0, v0x55b7c9fec450_0;  alias, 1 drivers
v0x55b7c9ff1830_0 .net "d1", 15 0, v0x55b7c9ff81e0_0;  1 drivers
v0x55b7c9ff1910_0 .net "s", 0 0, v0x55b7c9fed3f0_0;  alias, 1 drivers
v0x55b7c9ff19e0_0 .var "y", 15 0;
E_0x55b7c9ff1680 .event edge, v0x55b7c9fed3f0_0, v0x55b7c9f137c0_0, v0x55b7c9ff1830_0;
S_0x55b7c9ff1b20 .scope module, "module9" "imm_data_extend" 2 53, 2 145 0, S_0x55b7c9e4ee90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "y"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 8 "d0"
    .port_info 3 /INPUT 8 "d1"
    .port_info 4 /INPUT 12 "d2"
v0x55b7c9ff1e00_0 .net "d0", 7 0, L_0x55b7c9ffcba0;  1 drivers
v0x55b7c9ff1f00_0 .net "d1", 7 0, L_0x55b7c9ffcd90;  1 drivers
v0x55b7c9ff1fe0_0 .net "d2", 11 0, L_0x55b7c9ffce30;  1 drivers
v0x55b7c9ff20d0_0 .net "s", 1 0, L_0x55b7c9ffc9c0;  alias, 1 drivers
v0x55b7c9ff21b0_0 .var "y", 15 0;
E_0x55b7c9ff1d70 .event edge, v0x55b7c9ff20d0_0, v0x55b7c9ff1e00_0, v0x55b7c9ff1f00_0, v0x55b7c9ff1fe0_0;
    .scope S_0x55b7c9f12d20;
T_0 ;
    %wait E_0x55b7c9e768b0;
    %load/vec4 v0x55b7c9ef9f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0x55b7c9f137c0_0;
    %store/vec4 v0x55b7c9f0ab70_0, 0, 16;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0x55b7c9ef9ab0_0;
    %store/vec4 v0x55b7c9f0ab70_0, 0, 16;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55b7c9fee1c0;
T_1 ;
    %vpi_call 2 205 "$readmemh", "instr_mem.dat", v0x55b7c9feea20 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55b7c9fee1c0;
T_2 ;
    %wait E_0x55b7c9fee380;
    %load/vec4 v0x55b7c9fee510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55b7c9fee6d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55b7c9feea20, 4;
    %load/vec4 v0x55b7c9fee6d0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x55b7c9feea20, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55b7c9fee980_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x55b7c9fee980_0, 0;
T_2.1 ;
    %load/vec4 v0x55b7c9fee5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55b7c9fee8e0_0;
    %split/vec4 8;
    %load/vec4 v0x55b7c9fee6d0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b7c9feea20, 0, 4;
    %load/vec4 v0x55b7c9fee6d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b7c9feea20, 0, 4;
    %vpi_call 2 217 "$writememh", "data_mem.dat", v0x55b7c9feea20 {0 0 0};
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55b7c9feebc0;
T_3 ;
    %wait E_0x55b7c9fee340;
    %load/vec4 v0x55b7c9fef0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x55b7c9feede0_0;
    %store/vec4 v0x55b7c9fef190_0, 0, 4;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x55b7c9feeee0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b7c9fef190_0, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55b7c9feefc0_0;
    %store/vec4 v0x55b7c9fef190_0, 0, 4;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55b7c9fef360;
T_4 ;
    %wait E_0x55b7c9fef5c0;
    %load/vec4 v0x55b7c9fef820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x55b7c9fef640_0;
    %store/vec4 v0x55b7c9fef8f0_0, 0, 4;
    %jmp T_4.2;
T_4.1 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x55b7c9fef740_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b7c9fef8f0_0, 0, 4;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55b7c9fefa80;
T_5 ;
    %wait E_0x55b7c9fefc00;
    %load/vec4 v0x55b7c9fefe60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x55b7c9fefc80_0;
    %store/vec4 v0x55b7c9feff60_0, 0, 4;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x55b7c9fefd80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b7c9feff60_0, 0, 4;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55b7c9ff00b0;
T_6 ;
    %wait E_0x55b7c9ff0280;
    %load/vec4 v0x55b7c9ff04e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x55b7c9ff0300_0;
    %store/vec4 v0x55b7c9ff0600_0, 0, 16;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x55b7c9ff0400_0;
    %store/vec4 v0x55b7c9ff0600_0, 0, 16;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55b7c9ff0740;
T_7 ;
    %vpi_call 2 232 "$readmemh", "registers.dat", v0x55b7c9ff10e0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55b7c9ff0740;
T_8 ;
    %wait E_0x55b7c9fee380;
    %delay 1, 0;
    %load/vec4 v0x55b7c9ff0e70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55b7c9ff10e0, 4;
    %assign/vec4 v0x55b7c9ff0b90_0, 0;
    %load/vec4 v0x55b7c9ff0f30_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55b7c9ff10e0, 4;
    %assign/vec4 v0x55b7c9ff0c60_0, 0;
    %load/vec4 v0x55b7c9ff0ff0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55b7c9ff10e0, 4;
    %assign/vec4 v0x55b7c9ff0d40_0, 0;
    %load/vec4 v0x55b7c9ff1300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55b7c9ff0ad0_0;
    %load/vec4 v0x55b7c9ff1210_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x55b7c9ff10e0, 4, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b7c9ff0740;
T_9 ;
    %wait E_0x55b7c9fee380;
    %load/vec4 v0x55b7c9ff1300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55b7c9ff0ad0_0;
    %load/vec4 v0x55b7c9ff1210_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x55b7c9ff10e0, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55b7c9ff14d0;
T_10 ;
    %wait E_0x55b7c9ff1680;
    %load/vec4 v0x55b7c9ff1910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0x55b7c9ff1700_0;
    %store/vec4 v0x55b7c9ff19e0_0, 0, 16;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0x55b7c9ff1830_0;
    %store/vec4 v0x55b7c9ff19e0_0, 0, 16;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55b7c9ff1b20;
T_11 ;
    %wait E_0x55b7c9ff1d70;
    %load/vec4 v0x55b7c9ff20d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55b7c9ff1e00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b7c9ff21b0_0, 0, 16;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x55b7c9ff1f00_0;
    %parti/s 1, 7, 4;
    %replicate 8;
    %load/vec4 v0x55b7c9ff1f00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b7c9ff21b0_0, 0, 16;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 15, 15, 4;
    %load/vec4 v0x55b7c9ff1fe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b7c9ff21b0_0, 0, 16;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55b7c9feaa20;
T_12 ;
    %wait E_0x55b7c9e76480;
    %load/vec4 v0x55b7c9fead80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x55b7c9f14f60_0;
    %store/vec4 v0x55b7c9feae40_0, 0, 16;
    %jmp T_12.4;
T_12.1 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x55b7c9feae40_0, 0, 16;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x55b7c9f15000_0;
    %store/vec4 v0x55b7c9feae40_0, 0, 16;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x55b7c9feace0_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9feae40_0, 0, 16;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55b7c9feb010;
T_13 ;
    %wait E_0x55b7c9e771e0;
    %load/vec4 v0x55b7c9feb7f0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x55b7c9feb500_0, 0, 4;
    %load/vec4 v0x55b7c9feb7f0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x55b7c9feb8b0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b7c9feb5e0_0, 0, 4;
    %load/vec4 v0x55b7c9feb250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x55b7c9feb350_0, 0, 16;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0x55b7c9feb710_0;
    %load/vec4 v0x55b7c9feb7f0_0;
    %add;
    %store/vec4 v0x55b7c9feb350_0, 0, 16;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0x55b7c9feb710_0;
    %load/vec4 v0x55b7c9feb7f0_0;
    %sub;
    %store/vec4 v0x55b7c9feb350_0, 0, 16;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x55b7c9feb710_0;
    %load/vec4 v0x55b7c9feb7f0_0;
    %and;
    %inv;
    %store/vec4 v0x55b7c9feb350_0, 0, 16;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x55b7c9feb710_0;
    %load/vec4 v0x55b7c9feb7f0_0;
    %or;
    %store/vec4 v0x55b7c9feb350_0, 0, 16;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x55b7c9feb710_0;
    %store/vec4 v0x55b7c9feb970_0, 0, 16;
    %load/vec4 v0x55b7c9feb500_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b7c9feb5e0_0, 0, 4;
T_13.11 ;
    %load/vec4 v0x55b7c9feb5e0_0;
    %load/vec4 v0x55b7c9feb8b0_0;
    %cmp/u;
    %jmp/0xz T_13.12, 5;
    %load/vec4 v0x55b7c9feb970_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9feb970_0, 0, 16;
    %load/vec4 v0x55b7c9feb5e0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55b7c9feb5e0_0, 0, 4;
    %jmp T_13.11;
T_13.12 ;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b7c9feb5e0_0, 0, 4;
T_13.13 ;
    %load/vec4 v0x55b7c9feb5e0_0;
    %load/vec4 v0x55b7c9feb8b0_0;
    %cmp/u;
    %jmp/0xz T_13.14, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55b7c9feb970_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b7c9feb970_0, 0, 16;
    %load/vec4 v0x55b7c9feb5e0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55b7c9feb5e0_0, 0, 4;
    %jmp T_13.13;
T_13.14 ;
    %jmp T_13.10;
T_13.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b7c9feb5e0_0, 0, 4;
T_13.15 ;
    %load/vec4 v0x55b7c9feb5e0_0;
    %load/vec4 v0x55b7c9feb8b0_0;
    %cmp/u;
    %jmp/0xz T_13.16, 5;
    %load/vec4 v0x55b7c9feb970_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x55b7c9feb970_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b7c9feb970_0, 0, 16;
    %load/vec4 v0x55b7c9feb5e0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55b7c9feb5e0_0, 0, 4;
    %jmp T_13.15;
T_13.16 ;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %load/vec4 v0x55b7c9feb970_0;
    %store/vec4 v0x55b7c9feb350_0, 0, 16;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %load/vec4 v0x55b7c9feb710_0;
    %load/vec4 v0x55b7c9feb7f0_0;
    %cmp/e;
    %jmp/0xz  T_13.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9feb430_0, 0, 1;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9feb430_0, 0, 1;
T_13.18 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55b7c9febb20;
T_14 ;
    %wait E_0x55b7c9e76130;
    %load/vec4 v0x55b7c9febeb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %jmp T_14.2;
T_14.0 ;
    %load/vec4 v0x55b7c9febce0_0;
    %store/vec4 v0x55b7c9febf80_0, 0, 16;
    %jmp T_14.2;
T_14.1 ;
    %load/vec4 v0x55b7c9febdf0_0;
    %store/vec4 v0x55b7c9febf80_0, 0, 16;
    %jmp T_14.2;
T_14.2 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55b7c9fec110;
T_15 ;
    %wait E_0x55b7c9fc9680;
    %load/vec4 v0x55b7c9fec6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b7c9fec450_0, 0;
T_15.0 ;
    %load/vec4 v0x55b7c9fec370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55b7c9fec510_0;
    %assign/vec4 v0x55b7c9fec450_0, 0;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55b7c9fec840;
T_16 ;
    %wait E_0x55b7c9fed2b0;
    %load/vec4 v0x55b7c9fedec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b7c9fedde0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55b7c9fedc40_0;
    %assign/vec4 v0x55b7c9fedde0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55b7c9fec840;
T_17 ;
    %wait E_0x55b7c9fc08d0;
    %load/vec4 v0x55b7c9fedde0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.14;
T_17.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.14;
T_17.1 ;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_17.15, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.16;
T_17.15 ;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_17.17, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.18;
T_17.17 ;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_17.19, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.20;
T_17.19 ;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 8, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 12, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 15, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_17.21, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.22;
T_17.21 ;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_17.23, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.24;
T_17.23 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
T_17.24 ;
T_17.22 ;
T_17.20 ;
T_17.18 ;
T_17.16 ;
    %jmp T_17.14;
T_17.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.14;
T_17.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.14;
T_17.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.14;
T_17.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.14;
T_17.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.14;
T_17.7 ;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_17.25, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.26;
T_17.25 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
T_17.26 ;
    %jmp T_17.14;
T_17.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.14;
T_17.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.14;
T_17.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.14;
T_17.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.14;
T_17.12 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55b7c9fedc40_0, 0, 4;
    %jmp T_17.14;
T_17.14 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55b7c9fec840;
T_18 ;
    %wait E_0x55b7c9fc08d0;
    %load/vec4 v0x55b7c9fedde0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed3f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b7c9fed490_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b7c9fed310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fedab0_0, 0, 1;
    %jmp T_18.14;
T_18.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed3f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b7c9fed490_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b7c9fed310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fedab0_0, 0, 1;
    %jmp T_18.14;
T_18.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed590_0, 0, 1;
    %jmp T_18.14;
T_18.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed3f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b7c9fed490_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b7c9fed310_0, 0, 3;
    %jmp T_18.14;
T_18.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed3f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b7c9fed490_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b7c9fed310_0, 0, 3;
    %jmp T_18.14;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed3f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b7c9fed490_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b7c9fed310_0, 0, 3;
    %jmp T_18.14;
T_18.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed3f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b7c9fed490_0, 0, 2;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_18.15, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b7c9fed310_0, 0, 3;
    %jmp T_18.16;
T_18.15 ;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_18.17, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b7c9fed310_0, 0, 3;
    %jmp T_18.18;
T_18.17 ;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_18.19, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b7c9fed310_0, 0, 3;
    %jmp T_18.20;
T_18.19 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b7c9fed310_0, 0, 3;
T_18.20 ;
T_18.18 ;
T_18.16 ;
    %jmp T_18.14;
T_18.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fedab0_0, 0, 1;
    %jmp T_18.14;
T_18.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed3f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55b7c9fed490_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b7c9fed310_0, 0, 3;
    %jmp T_18.14;
T_18.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed630_0, 0, 1;
    %jmp T_18.14;
T_18.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed630_0, 0, 1;
    %jmp T_18.14;
T_18.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fedab0_0, 0, 1;
    %jmp T_18.14;
T_18.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fed3f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55b7c9fed490_0, 0, 2;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 10, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_18.21, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b7c9fed310_0, 0, 3;
    %jmp T_18.22;
T_18.21 ;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 13, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 14, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_18.23, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b7c9fed310_0, 0, 3;
    %jmp T_18.24;
T_18.23 ;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_18.25, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b7c9fed310_0, 0, 3;
    %jmp T_18.26;
T_18.25 ;
    %load/vec4 v0x55b7c9fedd00_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_18.27, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b7c9fed310_0, 0, 3;
    %jmp T_18.28;
T_18.27 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b7c9fed310_0, 0, 3;
T_18.28 ;
T_18.26 ;
T_18.24 ;
T_18.22 ;
    %jmp T_18.14;
T_18.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9fed9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9fedab0_0, 0, 1;
    %jmp T_18.14;
T_18.14 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55b7c9e4ee90;
T_19 ;
    %wait E_0x55b7c9fee380;
    %load/vec4 v0x55b7c9ff29f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x55b7c9ff7c30_0;
    %assign/vec4 v0x55b7c9ff2930_0, 0;
T_19.0 ;
    %load/vec4 v0x55b7c9ff7c30_0;
    %assign/vec4 v0x55b7c9ff2bc0_0, 0;
    %load/vec4 v0x55b7c9ff7cf0_0;
    %assign/vec4 v0x55b7c9ff24e0_0, 0;
    %load/vec4 v0x55b7c9ff7750_0;
    %assign/vec4 v0x55b7c9ff81e0_0, 0;
    %load/vec4 v0x55b7c9ff7810_0;
    %assign/vec4 v0x55b7c9ff82a0_0, 0;
    %load/vec4 v0x55b7c9ff78b0_0;
    %assign/vec4 v0x55b7c9ff8340_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55b7c9e50340;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9ff8930_0, 0, 1;
T_20.0 ;
    %delay 5, 0;
    %load/vec4 v0x55b7c9ff8930_0;
    %inv;
    %store/vec4 v0x55b7c9ff8930_0, 0, 1;
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_0x55b7c9e50340;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9ff8810_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9ff8810_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x55b7c9e50340;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7c9ff8e60_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7c9ff8e60_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x55b7c9e50340;
T_23 ;
    %vpi_call 2 532 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 533 "$display", "Addition: register addressing: RD = RS1 + RS2" {0 0 0};
    %delay 14, 0;
    %vpi_call 2 534 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 535 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011ontrol = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 536 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011ontrol = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 537 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 538 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 541 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 542 "$display", "Addition: immediate addressing: RD = RD + Sign-Extended-Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 543 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 544 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 545 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 546 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011ontrol = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 547 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 550 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 551 "$display", "Addition: immediate addressing: RD = RD + Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 552 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 553 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 554 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 555 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 556 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 559 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 560 "$display", "Subtraction: register addressing: RD = RS1 - RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 561 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 562 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 563 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 564 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 565 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 568 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 569 "$display", "Subtraction: immediate addressing:RD = RD - Sign-Extended-Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 570 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 571 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 572 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 573 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 574 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 577 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 578 "$display", "Subtraction: immediate addressing: RD = RD - Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 579 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 580 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 581 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 582 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 583 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 586 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 587 "$display", "Shift: Left Logical: RD = shift logical left" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 588 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 589 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 590 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 591 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 592 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 595 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 596 "$display", "Shift: Right Logical:RD = shift logical right" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 597 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 598 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 599 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 600 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 601 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 604 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 605 "$display", "Shift: Right Arithmetic: RD = shift right" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 606 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 607 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 608 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 609 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 610 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 612 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 614 "$display", "Jump: Jump to PC + sign extended immediate data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 615 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 616 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 617 "$display", "Cycle No: 3\011Cycle Name: EX\011PC = %h\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 618 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 620 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 621 "$display", "Store" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 622 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 623 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 624 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 625 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 626 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 628 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 629 "$display", "Load" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 630 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 631 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 632 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 633 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 634 "$display", "Cycle No: 5\011Cycle Name: WB\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 635 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 637 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 638 "$display", "Branch Equal: branch to the address in register RT when RA and RB are equal" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 639 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 640 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 641 "$display", "Cycle No: 3\011Cycle Name: EX\011PC = %h\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 642 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 644 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 645 "$display", "Branch not Equal: branch to the address in register RT when RA and RB are unequal" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 646 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 647 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 648 "$display", "Cycle No: 3\011Cycle Name: EX\011PC = %h\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 649 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 651 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 652 "$display", "NAND: register addressing: RD = RS1 nand RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 653 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 654 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 655 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 656 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 657 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 659 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 660 "$display", "OR: register addressing: RD = RS1 or RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 661 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 662 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 663 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 664 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 665 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 667 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 668 "$display", "NAND: immediate addressing: RD = RD nand (sign extended immediate data)" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 669 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 670 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 671 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 672 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 673 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 675 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 676 "$display", "OR: immediate addressing: RD = RD or (sign extended immediate data)" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 677 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 678 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 679 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 680 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 681 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 683 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 684 "$display", "Addition: register addressing: RD = RS1 + RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 685 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 686 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011ontrol = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 687 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011ontrol = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 688 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 689 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 691 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 692 "$display", "Addition: immediate addressing: RD = RD + Sign-Extended-Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 693 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 694 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 695 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 696 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011ontrol = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 697 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 699 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 700 "$display", "Addition: immediate addressing: RD = RD + Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 701 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 702 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 703 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 704 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 705 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 707 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 708 "$display", "Subtraction: register addressing: RD = RS1 - RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 709 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 710 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 711 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 712 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 713 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 715 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 716 "$display", "Subtraction: immediate addressing:RD = RD - Sign-Extended-Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 717 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 718 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 719 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 720 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 721 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 723 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 724 "$display", "Subtraction: immediate addressing: RD = RD - Immediate Data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 725 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 726 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 727 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 728 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 729 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 731 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 732 "$display", "Shift: Left Logical: RD = shift logical left" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 733 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 734 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 735 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 736 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 737 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 739 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 740 "$display", "Shift: Right Logical:RD = shift logical right" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 741 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 742 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 743 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 744 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 745 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 747 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 748 "$display", "Shift: Right Arithmetic: RD = shift right" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 749 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 750 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 751 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 752 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 753 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 755 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 756 "$display", "Jump: Jump to PC + sign extended immediate data" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 757 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 758 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 759 "$display", "Cycle No: 3\011Cycle Name: EX\011PC = %h\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 760 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 762 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 763 "$display", "Store" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 764 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 765 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 766 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 767 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 768 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 770 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 771 "$display", "Load" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 772 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 773 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 774 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 775 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 776 "$display", "Cycle No: 5\011Cycle Name: WB\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 777 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 779 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 780 "$display", "Branch not Equal: branch to the address in register RT when RA and RB are unequal" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 781 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 782 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 783 "$display", "Cycle No: 3\011Cycle Name: EX\011PC = %h\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 784 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 786 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 787 "$display", "Branch Equal: branch to the address in register RT when RA and RB are equal" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 788 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 789 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 790 "$display", "Cycle No: 3\011Cycle Name: EX\011PC = %h\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 791 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 793 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 794 "$display", "NAND: register addressing: RD = RS1 nand RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 795 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 796 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 797 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 798 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 799 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 801 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 802 "$display", "OR: register addressing: RD = RS1 or RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 803 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 804 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 805 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 806 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 807 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 809 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 810 "$display", "NAND: immediate addressing: RD = RD nand (sign extended immediate data)" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 811 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 812 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 813 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 814 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 815 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 817 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 818 "$display", "OR: immediate addressing: RD = RD or (sign extended immediate data)" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 819 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 820 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 821 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 822 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 823 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 825 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 826 "$display", "Addition: register addressing: RD = RS1 + RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 827 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 828 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011ontrol = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 829 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011ontrol = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 830 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 831 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 833 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 834 "$display", "Subtraction: register addressing: RD = RS1 - RS2" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 835 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 836 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011ontrol = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 837 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011ontrol = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 838 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 839 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 841 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 842 "$display", "Shift: Right Arithmetic: RD = shift right" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 843 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 844 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 845 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 846 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 847 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 849 "$display", "-----------------------------------------------------------" {0 0 0};
    %vpi_call 2 850 "$display", "Load" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 851 "$display", "Cycle No: 1\011Cycle Name: IF\011PC = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8770_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 852 "$display", "Cycle No: 2\011Cycle Name: ID\011reg1 = %h\011reg2 = %h\011reg3 = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 853 "$display", "Cycle No: 3\011Cycle Name: EX\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 854 "$display", "Cycle No: 4\011Cycle Name: MEM\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 855 "$display", "Cycle No: 5\011Cycle Name: WB\011reg1 = %h\011reg2 = %h\011reg3 = %h\011ALU = %h\011instr = %h\011control = %b\011", v0x55b7c9ff8b60_0, v0x55b7c9ff8c30_0, v0x55b7c9ff8d00_0, v0x55b7c9ff8690_0, v0x55b7c9ff8ac0_0, v0x55b7c9ff89d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 856 "$display", "-----------------------------------------------------------" {0 0 0};
    %delay 1, 0;
    %vpi_call 2 857 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "processor.v";
