$date
	Tue Jun 24 18:38:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module butterfly_tb $end
$var wire 8 ! A_imag [7:0] $end
$var wire 8 " A_real [7:0] $end
$var wire 8 # B_imag [7:0] $end
$var wire 8 $ B_real [7:0] $end
$var wire 8 % W_imag [7:0] $end
$var wire 8 & W_real [7:0] $end
$var wire 8 ' Pos_real [7:0] $end
$var wire 8 ( Pos_imag [7:0] $end
$var wire 8 ) Neg_real [7:0] $end
$var wire 8 * Neg_imag [7:0] $end
$scope module dut $end
$var wire 8 + A_imag [7:0] $end
$var wire 8 , A_real [7:0] $end
$var wire 8 - B_imag [7:0] $end
$var wire 8 . B_real [7:0] $end
$var wire 8 / W_imag [7:0] $end
$var wire 8 0 W_real [7:0] $end
$var wire 16 1 product_real [15:0] $end
$var wire 16 2 product_imag [15:0] $end
$var wire 8 3 Pos_real [7:0] $end
$var wire 8 4 Pos_imag [7:0] $end
$var wire 8 5 Neg_real [7:0] $end
$var wire 8 6 Neg_imag [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101 6
b1011 5
b10011 4
b1001 3
b1111111111110001 2
b1111111111111011 1
b11111111 0
b0 /
b101 .
b1111 -
b1010 ,
b10100 +
b10101 *
b1011 )
b10011 (
b1001 '
b11111111 &
b0 %
b101 $
b1111 #
b1010 "
b10100 !
$end
#1001
b1010 '
b1010 3
b1010 )
b1010 5
b11111111 %
b11111111 /
b1111 1
b1111111111111011 2
b0 &
b0 0
#2002
b0 (
b0 4
b10 *
b10 6
b0 '
b0 3
b10 )
b10 5
b0 %
b0 /
b11111111 &
b11111111 0
b1111111111111110 1
b10 #
b10 -
b1111111111111110 2
b10 $
b10 .
b1 !
b1 +
b1 "
b1 ,
#3003
b11111111 (
b11111111 4
b1 *
b1 6
b0 '
b0 3
b0 )
b0 5
b11111111 %
b11111111 /
b0 1
b0 &
b0 0
b1111111111111110 2
b0 #
b0 -
b0 !
b0 +
b0 "
b0 ,
#4004
b1000110 (
b1000110 4
b1000110 *
b1000110 6
b11100 '
b11100 3
b11110 )
b11110 5
b0 %
b0 /
b11111111 &
b11111111 0
b1111111111001110 1
b10000011 #
b10000011 -
b1111101 2
b110010 $
b110010 .
b1000110 !
b1000110 +
b11101 "
b11101 ,
#5005
