/* Generated by Yosys 0.41+83 (git sha1 7045cf509, x86_64-w64-mingw32-g++ 13.2.1 -Os) */

/* cells_not_processed =  1  */
/* src = "mult18.v:1.1-19.10" */
module mult18(a, b, result);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  /* src = "mult18.v:2.17-2.18" */
  input [2:0] a;
  wire [2:0] a;
  /* src = "mult18.v:3.17-3.18" */
  input [2:0] b;
  wire [2:0] b;
  /* src = "mult18.v:4.22-4.28" */
  output [5:0] result;
  wire [5:0] result;
  AND _054_ (
    .A(a[1]),
    .B(b[0]),
    .Y(_000_)
  );
  NOT _055_ (
    .A(_000_),
    .Y(_001_)
  );
  AND _056_ (
    .A(a[0]),
    .B(b[1]),
    .Y(_002_)
  );
  AND _057_ (
    .A(b[1]),
    .B(a[1]),
    .Y(_003_)
  );
  NOT _058_ (
    .A(_003_),
    .Y(_004_)
  );
  AND _059_ (
    .A(a[0]),
    .B(b[0]),
    .Y(result[0])
  );
  NOT _060_ (
    .A(result[0]),
    .Y(_005_)
  );
  AND _061_ (
    .A(_003_),
    .B(result[0]),
    .Y(_006_)
  );
  OR _062_ (
    .A(_004_),
    .B(_005_),
    .Y(_007_)
  );
  OR _063_ (
    .A(_000_),
    .B(_002_),
    .Y(_008_)
  );
  AND _064_ (
    .A(_007_),
    .B(_008_),
    .Y(result[1])
  );
  AND _065_ (
    .A(a[0]),
    .B(b[2]),
    .Y(_009_)
  );
  NOT _066_ (
    .A(_009_),
    .Y(_010_)
  );
  AND _067_ (
    .A(a[2]),
    .B(b[0]),
    .Y(_011_)
  );
  AND _068_ (
    .A(b[1]),
    .B(a[2]),
    .Y(_012_)
  );
  NOT _069_ (
    .A(_012_),
    .Y(_013_)
  );
  AND _070_ (
    .A(_000_),
    .B(_012_),
    .Y(_014_)
  );
  NOT _071_ (
    .A(_014_),
    .Y(_015_)
  );
  OR _072_ (
    .A(_003_),
    .B(_011_),
    .Y(_016_)
  );
  NOT _073_ (
    .A(_016_),
    .Y(_017_)
  );
  AND _074_ (
    .A(_015_),
    .B(_016_),
    .Y(_018_)
  );
  OR _075_ (
    .A(_014_),
    .B(_017_),
    .Y(_019_)
  );
  AND _076_ (
    .A(_006_),
    .B(_018_),
    .Y(_020_)
  );
  OR _077_ (
    .A(_007_),
    .B(_019_),
    .Y(_021_)
  );
  OR _078_ (
    .A(_006_),
    .B(_018_),
    .Y(_022_)
  );
  AND _079_ (
    .A(_021_),
    .B(_022_),
    .Y(_023_)
  );
  NOT _080_ (
    .A(_023_),
    .Y(_024_)
  );
  AND _081_ (
    .A(_009_),
    .B(_023_),
    .Y(_025_)
  );
  OR _082_ (
    .A(_010_),
    .B(_024_),
    .Y(_026_)
  );
  AND _083_ (
    .A(a[1]),
    .B(b[2]),
    .Y(_027_)
  );
  NOT _084_ (
    .A(_027_),
    .Y(_028_)
  );
  AND _085_ (
    .A(_001_),
    .B(_012_),
    .Y(_029_)
  );
  OR _086_ (
    .A(_000_),
    .B(_013_),
    .Y(_030_)
  );
  AND _087_ (
    .A(_021_),
    .B(_030_),
    .Y(_031_)
  );
  OR _088_ (
    .A(_020_),
    .B(_029_),
    .Y(_032_)
  );
  AND _089_ (
    .A(_027_),
    .B(_032_),
    .Y(_033_)
  );
  OR _090_ (
    .A(_028_),
    .B(_031_),
    .Y(_034_)
  );
  AND _091_ (
    .A(_028_),
    .B(_031_),
    .Y(_035_)
  );
  OR _092_ (
    .A(_027_),
    .B(_032_),
    .Y(_036_)
  );
  AND _093_ (
    .A(_034_),
    .B(_036_),
    .Y(_037_)
  );
  OR _094_ (
    .A(_033_),
    .B(_035_),
    .Y(_038_)
  );
  AND _095_ (
    .A(_025_),
    .B(_037_),
    .Y(_039_)
  );
  OR _096_ (
    .A(_026_),
    .B(_038_),
    .Y(_040_)
  );
  OR _097_ (
    .A(_025_),
    .B(_037_),
    .Y(_041_)
  );
  AND _098_ (
    .A(_040_),
    .B(_041_),
    .Y(result[3])
  );
  AND _099_ (
    .A(_034_),
    .B(_040_),
    .Y(_042_)
  );
  OR _100_ (
    .A(_033_),
    .B(_039_),
    .Y(_043_)
  );
  AND _101_ (
    .A(b[2]),
    .B(_014_),
    .Y(_044_)
  );
  NOT _102_ (
    .A(_044_),
    .Y(_045_)
  );
  AND _103_ (
    .A(a[2]),
    .B(b[2]),
    .Y(_046_)
  );
  OR _104_ (
    .A(_014_),
    .B(_046_),
    .Y(_047_)
  );
  AND _105_ (
    .A(_045_),
    .B(_047_),
    .Y(_048_)
  );
  NOT _106_ (
    .A(_048_),
    .Y(_049_)
  );
  AND _107_ (
    .A(_043_),
    .B(_048_),
    .Y(_050_)
  );
  OR _108_ (
    .A(_042_),
    .B(_049_),
    .Y(_051_)
  );
  OR _109_ (
    .A(_043_),
    .B(_048_),
    .Y(_052_)
  );
  AND _110_ (
    .A(_051_),
    .B(_052_),
    .Y(result[4])
  );
  OR _111_ (
    .A(_009_),
    .B(_023_),
    .Y(_053_)
  );
  AND _112_ (
    .A(_026_),
    .B(_053_),
    .Y(result[2])
  );
  OR _113_ (
    .A(_044_),
    .B(_050_),
    .Y(result[5])
  );
endmodule
