
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035872                       # Number of seconds simulated
sim_ticks                                 35871826188                       # Number of ticks simulated
final_tick                               565436206125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 283429                       # Simulator instruction rate (inst/s)
host_op_rate                                   364752                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2346120                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918240                       # Number of bytes of host memory used
host_seconds                                 15289.85                       # Real time elapsed on the host
sim_insts                                  4333587484                       # Number of instructions simulated
sim_ops                                    5576999386                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3324800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2754176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1709824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1278720                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9074688                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2399104                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2399104                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25975                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        21517                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13358                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9990                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 70896                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18743                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18743                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     92685552                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     76778249                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49956                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     47664816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        60660                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     35646917                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               252975356                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53524                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49956                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        60660                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             199823                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          66879896                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               66879896                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          66879896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     92685552                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     76778249                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49956                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     47664816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        60660                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     35646917                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              319855252                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86023565                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30995356                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25423995                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014432                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13122727                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12102102                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3165328                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87203                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32026177                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170063384                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30995356                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15267430                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36569511                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10800802                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6982879                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15670524                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808073                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84332559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.478874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.330485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47763048     56.64%     56.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649907      4.33%     60.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197712      3.79%     64.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440318      4.08%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3017788      3.58%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1579765      1.87%     74.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027948      1.22%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2702747      3.20%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17953326     21.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84332559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360312                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.976940                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33690278                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6563564                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34786038                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       545132                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8747538                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078288                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6481                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201760968                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51057                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8747538                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35351577                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2993755                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       877405                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33639819                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2722457                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194960408                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12540                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1701634                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748499                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          111                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270754637                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909107771                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909107771                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102495373                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33909                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17887                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7234892                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19249581                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10023724                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       244249                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3209964                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183882802                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33892                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147774528                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281325                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60970314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186313924                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1848                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84332559                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.752283                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908551                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30122233     35.72%     35.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17846763     21.16%     56.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11977976     14.20%     71.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7622855      9.04%     80.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7546556      8.95%     89.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4434727      5.26%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3381338      4.01%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       745527      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654584      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84332559                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082436     70.08%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            38      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202722     13.13%     83.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259320     16.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121570413     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013767      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15739834     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8434492      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147774528                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.717838                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1544516                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010452                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381707452                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244888049                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143622874                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149319044                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263371                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7037452                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          549                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1066                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2282051                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8747538                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2217463                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164559                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183916694                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       310846                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19249581                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10023724                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17870                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119794                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7797                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1066                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1231910                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127966                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2359876                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145192546                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14796997                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581978                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22990972                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20584164                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8193975                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.687823                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143769764                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143622874                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93699640                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261667070                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.669576                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358087                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61498118                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039620                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75585021                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619658                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.169928                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30275952     40.06%     40.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20451723     27.06%     67.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8372936     11.08%     78.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4295960      5.68%     83.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3685373      4.88%     88.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1811287      2.40%     91.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1993839      2.64%     93.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008124      1.33%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3689827      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75585021                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3689827                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255815232                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376595877                       # The number of ROB writes
system.switch_cpus0.timesIdled                  44880                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1691006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.860236                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.860236                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.162472                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.162472                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655546902                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197002762                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189184485                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86023565                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31102725                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27200674                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1965172                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15617266                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14969718                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2233549                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62305                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36678008                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173101634                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31102725                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17203267                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35634834                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9655491                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4421559                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18080638                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       778580                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84413544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.360083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48778710     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1762982      2.09%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3236460      3.83%     63.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3025917      3.58%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4999964      5.92%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5195846      6.16%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1227623      1.45%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          923848      1.09%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15262194     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84413544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361561                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.012258                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37845044                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4271146                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34486916                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       136975                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7673462                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3375749                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5664                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193624919                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7673462                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39436349                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1575425                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       470697                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33022340                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2235270                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188547483                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           44                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        751678                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       923263                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250250536                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    858194049                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    858194049                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163093072                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87157444                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22227                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10861                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5944908                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29069667                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6304260                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104429                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2111822                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178507834                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21701                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150754617                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199769                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53362898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146623592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84413544                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785906                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839548                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29236891     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15760224     18.67%     53.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13752585     16.29%     69.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8389741      9.94%     79.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8793511     10.42%     89.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5180216      6.14%     96.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2275829      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       606474      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418073      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84413544                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         589546     66.22%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190451     21.39%     87.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110296     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118207328     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1186058      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10842      0.01%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25996804     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5353585      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150754617                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.752480                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             890293                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005906                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387012837                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231892895                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145861474                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151644910                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368859                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8281084                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          885                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          463                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1542949                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7673462                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         882320                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        70073                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178529539                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       207527                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29069667                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6304260                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10861                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33783                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          252                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          463                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1048879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1155050                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2203929                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147953144                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24992236                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2801470                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30214933                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22368869                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5222697                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.719914                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146023410                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145861474                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89599635                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218509493                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.695599                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410049                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109611481                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124486002                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54044323                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21680                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1970385                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76740082                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622177                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.320295                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35350677     46.07%     46.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16238563     21.16%     67.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9090875     11.85%     79.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3074248      4.01%     83.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2949840      3.84%     86.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1229904      1.60%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3298769      4.30%     92.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       956197      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4551009      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76740082                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109611481                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124486002                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25549891                       # Number of memory references committed
system.switch_cpus1.commit.loads             20788580                       # Number of loads committed
system.switch_cpus1.commit.membars              10840                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19497473                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108659741                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1680033                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4551009                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250719398                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364740527                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37923                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1610021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109611481                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124486002                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109611481                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.784804                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.784804                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.274203                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.274203                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684532635                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191123700                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199698752                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21680                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86023565                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31462899                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25649992                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2101347                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13325831                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12303708                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3394723                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93132                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31476926                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172787447                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31462899                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15698431                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38395434                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11163383                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5717379                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15541505                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1021521                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84625886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.530713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.290707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46230452     54.63%     54.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2540224      3.00%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4752770      5.62%     63.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4732034      5.59%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2934088      3.47%     72.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2336721      2.76%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1462107      1.73%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1370569      1.62%     78.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18266921     21.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84625886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365747                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.008606                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32824071                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5659188                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36880899                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       225833                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9035888                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5323175                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          256                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207328577                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1379                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9035888                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35210016                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1020954                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1377117                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34675946                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3305959                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199894872                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1374340                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1012419                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280680098                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    932552926                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    932552926                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173651140                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107028941                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35603                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17098                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9202505                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18507948                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9435077                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       120059                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3406556                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188477160                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150151018                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       293711                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63713407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194899861                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84625886                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.774292                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895712                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29180229     34.48%     34.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18287318     21.61%     56.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12193726     14.41%     70.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7931087      9.37%     79.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8344342      9.86%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4036902      4.77%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3185487      3.76%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       726173      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       740622      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84625886                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         935556     72.54%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        178443     13.84%     86.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175752     13.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125600567     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2017288      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17098      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14528963      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7987102      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150151018                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.745464                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1289751                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008590                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386511384                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252225114                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146721408                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151440769                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       469831                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7187550                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2028                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2263657                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9035888                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         538295                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91428                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188511359                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       376274                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18507948                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9435077                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17098                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71757                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1314142                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1167422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2481564                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148168455                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13863060                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1982563                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21664209                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21010141                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7801149                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.722417                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146767311                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146721408                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93525062                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        268391166                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.705596                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348466                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101134008                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124525643                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63986162                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2126755                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75589998                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.647383                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.146917                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28853093     38.17%     38.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21098074     27.91%     66.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8764990     11.60%     77.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4367447      5.78%     83.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4364493      5.77%     89.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1765562      2.34%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1775897      2.35%     93.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       949452      1.26%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3650990      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75589998                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101134008                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124525643                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18491818                       # Number of memory references committed
system.switch_cpus2.commit.loads             11320398                       # Number of loads committed
system.switch_cpus2.commit.membars              17098                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17973942                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112188035                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2568330                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3650990                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260450813                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386065385                       # The number of ROB writes
system.switch_cpus2.timesIdled                  35469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1397679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101134008                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124525643                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101134008                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.850590                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.850590                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.175655                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.175655                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       665591735                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203818348                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190438868                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34196                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                86023565                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32205748                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26277853                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2150133                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13644896                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12688124                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3331999                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94550                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33377047                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             174964055                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32205748                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16020123                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37924907                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11216892                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5275428                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16251223                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       830960                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85626389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.526758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.335761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        47701482     55.71%     55.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3116768      3.64%     59.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4644652      5.42%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3233212      3.78%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2256558      2.64%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2205901      2.58%     73.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1343873      1.57%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2859064      3.34%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18264879     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85626389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.374383                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.033908                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34320439                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5511214                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36217688                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       528328                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9048714                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5422096                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     209573110                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9048714                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36242339                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         523542                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2210615                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34784915                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2816259                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     203351823                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1174046                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       958474                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    285277031                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    946588643                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    946588643                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175624811                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       109652157                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36688                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17505                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8353591                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18643932                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9542245                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       113562                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3214930                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         189517321                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34950                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        151402308                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       300158                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     63166016                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    193311198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85626389                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.768173                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.914222                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30784747     35.95%     35.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16944044     19.79%     55.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12555768     14.66%     70.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8204820      9.58%     79.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8190387      9.57%     89.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3969786      4.64%     94.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3518152      4.11%     98.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       656602      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       802083      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85626389                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         825341     71.31%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        163582     14.13%     85.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       168515     14.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126654664     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1911482      1.26%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17446      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14883453      9.83%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7935263      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     151402308                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.760010                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1157438                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007645                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    389888599                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    252718690                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    147219309                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     152559746                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       474801                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7232038                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6484                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          404                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2285376                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9048714                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         280364                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50383                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    189552273                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       654824                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18643932                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9542245                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17504                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42244                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          404                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1311192                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1168743                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2479935                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148624740                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13908307                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2777566                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21655296                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21121081                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7746989                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.727721                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             147282857                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            147219309                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         95391087                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        271019330                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.711383                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351972                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102112977                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125868654                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63683768                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34892                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2167355                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76577675                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.643673                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.172418                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29468168     38.48%     38.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21843589     28.52%     67.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8248827     10.77%     77.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4621950      6.04%     83.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3928514      5.13%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1757552      2.30%     91.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1684067      2.20%     93.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1144721      1.49%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3880287      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76577675                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102112977                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125868654                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18668736                       # Number of memory references committed
system.switch_cpus3.commit.loads             11411883                       # Number of loads committed
system.switch_cpus3.commit.membars              17446                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18262201                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113314173                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2603311                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3880287                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           262249810                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          388159386                       # The number of ROB writes
system.switch_cpus3.timesIdled                  19135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 397176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102112977                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125868654                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102112977                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.842435                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.842435                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.187035                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.187035                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       667505170                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      204821818                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      192603909                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34892                       # number of misc regfile writes
system.l2.replacements                          70915                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           571772                       # Total number of references to valid blocks.
system.l2.sampled_refs                          79107                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.227831                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            50.769220                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.901444                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2374.185787                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      1.309039                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1927.461321                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      1.228873                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1278.477284                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      1.096265                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    989.985386                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            606.139946                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            319.986297                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            337.000590                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            303.458548                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006197                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000110                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.289818                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000160                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.235286                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000150                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.156064                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000134                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.120848                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.073992                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.039061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.041138                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.037043                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        69709                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        32554                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        26001                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        23704                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  151968                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            36357                       # number of Writeback hits
system.l2.Writeback_hits::total                 36357                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        69709                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        32554                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        26001                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        23704                       # number of demand (read+write) hits
system.l2.demand_hits::total                   151968                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        69709                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        32554                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        26001                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        23704                       # number of overall hits
system.l2.overall_hits::total                  151968                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        25975                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        21517                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13358                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         9990                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 70896                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        25975                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        21517                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13358                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9990                       # number of demand (read+write) misses
system.l2.demand_misses::total                  70896                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        25975                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        21517                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13358                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9990                       # number of overall misses
system.l2.overall_misses::total                 70896                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       408668                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1451260850                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       768900                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1163787191                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       641990                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    765417528                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       740538                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    554547157                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3937572822                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       408668                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1451260850                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       768900                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1163787191                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       641990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    765417528                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       740538                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    554547157                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3937572822                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       408668                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1451260850                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       768900                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1163787191                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       641990                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    765417528                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       740538                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    554547157                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3937572822                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95684                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54071                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39359                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33694                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              222864                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        36357                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             36357                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95684                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54071                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39359                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33694                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               222864                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95684                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54071                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39359                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33694                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              222864                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.271466                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.397940                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.339389                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.296492                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.318113                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.271466                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.397940                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.339389                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.296492                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.318113                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.271466                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.397940                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.339389                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.296492                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.318113                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40866.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55871.447546                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        51260                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54086.870428                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45856.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 57300.309028                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 43561.058824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 55510.225926                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55540.126693                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40866.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55871.447546                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        51260                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54086.870428                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45856.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 57300.309028                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 43561.058824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 55510.225926                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55540.126693                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40866.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55871.447546                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        51260                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54086.870428                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45856.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 57300.309028                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 43561.058824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 55510.225926                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55540.126693                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                18743                       # number of writebacks
system.l2.writebacks::total                     18743                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        25975                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        21517                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13358                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         9990                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            70896                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        25975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        21517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         9990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             70896                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        25975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        21517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         9990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            70896                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       351546                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1302648615                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       682046                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1039172826                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       560438                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    688165712                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       641556                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    496810489                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3529033228                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       351546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1302648615                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       682046                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1039172826                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       560438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    688165712                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       641556                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    496810489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3529033228                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       351546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1302648615                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       682046                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1039172826                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       560438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    688165712                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       641556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    496810489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3529033228                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.271466                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.397940                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.339389                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.296492                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.318113                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.271466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.397940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.339389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.296492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.318113                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.271466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.397940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.339389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.296492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.318113                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35154.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50150.091049                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45469.733333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48295.432728                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40031.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 51517.121725                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 37738.588235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 49730.779680                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49777.607030                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35154.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50150.091049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45469.733333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48295.432728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40031.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 51517.121725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 37738.588235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 49730.779680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49777.607030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35154.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50150.091049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45469.733333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48295.432728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40031.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 51517.121725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 37738.588235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 49730.779680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49777.607030                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997567                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015678174                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846687.589091                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997567                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15670513                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15670513                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15670513                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15670513                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15670513                       # number of overall hits
system.cpu0.icache.overall_hits::total       15670513                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       507107                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       507107                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       507107                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       507107                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       507107                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       507107                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15670524                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15670524                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15670524                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15670524                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15670524                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15670524                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46100.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46100.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46100.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46100.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46100.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46100.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       419338                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       419338                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       419338                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       419338                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       419338                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       419338                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41933.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41933.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41933.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41933.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41933.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41933.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95684                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191894143                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95940                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2000.147415                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.482198                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.517802                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915946                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084054                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11629782                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11629782                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709470                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17047                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17047                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19339252                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19339252                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19339252                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19339252                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       359540                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       359540                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           55                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       359595                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        359595                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       359595                       # number of overall misses
system.cpu0.dcache.overall_misses::total       359595                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11915459943                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11915459943                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1753711                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1753711                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11917213654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11917213654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11917213654                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11917213654                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11989322                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11989322                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19698847                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19698847                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19698847                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19698847                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029988                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029988                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018255                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018255                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018255                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018255                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33140.846479                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33140.846479                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31885.654545                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31885.654545                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33140.654497                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33140.654497                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33140.654497                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33140.654497                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12458                       # number of writebacks
system.cpu0.dcache.writebacks::total            12458                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       263856                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       263856                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       263911                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       263911                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       263911                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       263911                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95684                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95684                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95684                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95684                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95684                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95684                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2086536145                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2086536145                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2086536145                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2086536145                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2086536145                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2086536145                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007981                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007981                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004857                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004857                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004857                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004857                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21806.531343                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21806.531343                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21806.531343                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21806.531343                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21806.531343                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21806.531343                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993965                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929546612                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715030.649446                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993965                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18080622                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18080622                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18080622                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18080622                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18080622                       # number of overall hits
system.cpu1.icache.overall_hits::total       18080622                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       885636                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       885636                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       885636                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       885636                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       885636                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       885636                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18080638                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18080638                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18080638                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18080638                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18080638                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18080638                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55352.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55352.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55352.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55352.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55352.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55352.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       802594                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       802594                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       802594                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       802594                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       802594                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       802594                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53506.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53506.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53506.266667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53506.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53506.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53506.266667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54071                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232412601                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54327                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4278.031200                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.229305                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.770695                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829021                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170979                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22682085                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22682085                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4739611                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4739611                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10861                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10861                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10840                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10840                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27421696                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27421696                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27421696                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27421696                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       188179                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       188179                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       188179                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        188179                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       188179                       # number of overall misses
system.cpu1.dcache.overall_misses::total       188179                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8686459394                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8686459394                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8686459394                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8686459394                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8686459394                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8686459394                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22870264                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22870264                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4739611                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4739611                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27609875                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27609875                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27609875                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27609875                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008228                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008228                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006816                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006816                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006816                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006816                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 46160.620441                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46160.620441                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 46160.620441                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46160.620441                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 46160.620441                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46160.620441                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7929                       # number of writebacks
system.cpu1.dcache.writebacks::total             7929                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       134108                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       134108                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       134108                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       134108                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       134108                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       134108                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54071                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54071                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54071                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54071                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54071                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54071                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1470615131                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1470615131                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1470615131                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1470615131                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1470615131                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1470615131                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002364                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002364                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001958                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001958                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001958                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001958                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27197.853396                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27197.853396                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27197.853396                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27197.853396                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27197.853396                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27197.853396                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997737                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018501362                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199786.958963                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997737                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15541488                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15541488                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15541488                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15541488                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15541488                       # number of overall hits
system.cpu2.icache.overall_hits::total       15541488                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       864752                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       864752                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       864752                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       864752                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       864752                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       864752                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15541505                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15541505                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15541505                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15541505                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15541505                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15541505                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50867.764706                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50867.764706                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50867.764706                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50867.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50867.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50867.764706                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       680759                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       680759                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       680759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       680759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       680759                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       680759                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48625.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48625.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48625.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48625.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48625.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48625.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39359                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169847460                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39615                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4287.453237                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.835426                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.164574                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905607                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094393                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10575717                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10575717                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7137783                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7137783                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17098                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17098                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17098                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17098                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17713500                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17713500                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17713500                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17713500                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103827                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103827                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103827                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103827                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103827                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103827                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4248130788                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4248130788                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4248130788                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4248130788                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4248130788                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4248130788                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10679544                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10679544                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7137783                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7137783                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17098                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17098                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17817327                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17817327                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17817327                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17817327                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009722                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009722                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005827                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005827                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005827                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005827                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40915.472738                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40915.472738                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 40915.472738                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40915.472738                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 40915.472738                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40915.472738                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8422                       # number of writebacks
system.cpu2.dcache.writebacks::total             8422                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64468                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64468                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64468                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64468                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64468                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64468                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39359                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39359                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39359                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39359                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39359                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39359                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    985845575                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    985845575                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    985845575                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    985845575                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    985845575                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    985845575                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 25047.525979                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25047.525979                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25047.525979                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25047.525979                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 25047.525979                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25047.525979                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.016016                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022601769                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208643.129590                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.016016                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025667                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740410                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16251204                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16251204                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16251204                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16251204                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16251204                       # number of overall hits
system.cpu3.icache.overall_hits::total       16251204                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       902372                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       902372                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       902372                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       902372                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       902372                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       902372                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16251223                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16251223                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16251223                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16251223                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16251223                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16251223                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 47493.263158                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47493.263158                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 47493.263158                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47493.263158                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 47493.263158                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47493.263158                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       775539                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       775539                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       775539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       775539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       775539                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       775539                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 45619.941176                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45619.941176                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 45619.941176                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45619.941176                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 45619.941176                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45619.941176                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33694                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164983192                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33950                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4859.593284                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.022724                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.977276                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902433                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097567                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10585607                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10585607                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7221961                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7221961                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17476                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17476                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17446                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17446                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17807568                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17807568                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17807568                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17807568                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        69622                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        69622                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        69622                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         69622                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        69622                       # number of overall misses
system.cpu3.dcache.overall_misses::total        69622                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2326476293                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2326476293                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2326476293                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2326476293                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2326476293                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2326476293                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10655229                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10655229                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7221961                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7221961                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17446                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17446                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17877190                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17877190                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17877190                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17877190                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006534                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006534                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003894                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003894                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003894                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003894                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 33415.821048                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33415.821048                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 33415.821048                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 33415.821048                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 33415.821048                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33415.821048                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7548                       # number of writebacks
system.cpu3.dcache.writebacks::total             7548                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35928                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35928                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35928                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35928                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35928                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35928                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33694                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33694                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33694                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33694                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33694                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33694                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    776425924                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    776425924                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    776425924                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    776425924                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    776425924                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    776425924                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 23043.447617                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 23043.447617                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 23043.447617                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23043.447617                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 23043.447617                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23043.447617                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
