v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,HelloNiosIntr:u0|HelloNiosIntr_NiosIntr:niosintr|HelloNiosIntr_NiosIntr_cpu:cpu|HelloNiosIntr_NiosIntr_cpu_mult_cell:the_HelloNiosIntr_NiosIntr_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,HelloNiosIntr:u0|HelloNiosIntr_NiosIntr:niosintr|HelloNiosIntr_NiosIntr_cpu:cpu|HelloNiosIntr_NiosIntr_cpu_mult_cell:the_HelloNiosIntr_NiosIntr_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,HelloNiosIntr:u0|HelloNiosIntr_NiosIntr:niosintr|HelloNiosIntr_NiosIntr_cpu:cpu|HelloNiosIntr_NiosIntr_cpu_mult_cell:the_HelloNiosIntr_NiosIntr_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_out2,
PORT_SWAPPING,PORT_SWAPPING_FINISHED,HelloNiosIntr:u0|HelloNiosIntr_NiosIntr:niosintr|HelloNiosIntr_NiosIntr_cpu:cpu|HelloNiosIntr_NiosIntr_cpu_mult_cell:the_HelloNiosIntr_NiosIntr_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1,
