###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Dec 17 17:54:24 2021
#  Design:            Subsystem
#  Command:           timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix Subsystem_signOff -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[5]/C 
Endpoint:   Upsample3_bypass_reg_reg[5]/D (v) checked with  leading edge of 
'clk_1_13'
Beginpoint: clk_enable                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.057
  Arrival Time                  8.697
  Slack Time                  -56.360
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk_enable                                         |   v   | clk_enable                                         |            |       |   0.000 |   56.360 | 
     | FE_PHC5712_clk_enable/A                            |   v   | clk_enable                                         | BU_5VX1    | 0.000 |   0.000 |   56.360 | 
     | FE_PHC5712_clk_enable/Q                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.161 |   0.161 |   56.521 | 
     | FE_PHC5711_clk_enable/A                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.000 |   0.161 |   56.521 | 
     | FE_PHC5711_clk_enable/Q                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX1    | 0.189 |   0.351 |   56.711 | 
     | FE_PHC5707_clk_enable/A                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX0    | 0.000 |   0.351 |   56.711 | 
     | FE_PHC5707_clk_enable/Q                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.188 |   0.539 |   56.899 | 
     | FE_PHC5699_clk_enable/A                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.000 |   0.539 |   56.899 | 
     | FE_PHC5699_clk_enable/Q                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.199 |   0.737 |   57.098 | 
     | FE_PHC5638_clk_enable/A                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.000 |   0.737 |   57.098 | 
     | FE_PHC5638_clk_enable/Q                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX0    | 0.252 |   0.990 |   57.350 | 
     | FE_PHC2622_clk_enable/A                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX2    | 0.000 |   0.990 |   57.350 | 
     | FE_PHC2622_clk_enable/Q                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.237 |   1.226 |   57.587 | 
     | FE_PHC2725_clk_enable/A                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.000 |   1.226 |   57.587 | 
     | FE_PHC2725_clk_enable/Q                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX2    | 0.222 |   1.448 |   57.809 | 
     | FE_PHC2816_clk_enable/A                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX3    | 0.000 |   1.448 |   57.809 | 
     | FE_PHC2816_clk_enable/Q                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX3    | 0.171 |   1.619 |   57.980 | 
     | FE_PHC5709_clk_enable/A                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX1    | 0.000 |   1.619 |   57.980 | 
     | FE_PHC5709_clk_enable/Q                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX1    | 0.262 |   1.882 |   58.242 | 
     | FE_PHC2845_clk_enable/A                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX0    | 0.000 |   1.882 |   58.242 | 
     | FE_PHC2845_clk_enable/Q                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.215 |   2.096 |   58.456 | 
     | FE_PHC2838_clk_enable/A                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.000 |   2.096 |   58.456 | 
     | FE_PHC2838_clk_enable/Q                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX0    | 0.202 |   2.298 |   58.658 | 
     | FE_PHC2781_clk_enable/A                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX1    | 0.000 |   2.298 |   58.658 | 
     | FE_PHC2781_clk_enable/Q                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.207 |   2.506 |   58.866 | 
     | FE_PHC2887_clk_enable/A                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.000 |   2.506 |   58.866 | 
     | FE_PHC2887_clk_enable/Q                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.197 |   2.703 |   59.063 | 
     | FE_PHC5710_clk_enable/A                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.000 |   2.703 |   59.063 | 
     | FE_PHC5710_clk_enable/Q                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.206 |   2.909 |   59.269 | 
     | FE_PHC2870_clk_enable/A                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.000 |   2.909 |   59.269 | 
     | FE_PHC2870_clk_enable/Q                            |   v   | FE_PHN2870_clk_enable                              | BU_5VX1    | 0.306 |   3.214 |   59.575 | 
     | FE_OFC10_clk_enable/A                              |   v   | FE_PHN2870_clk_enable                              | BU_5VX4    | 0.000 |   3.214 |   59.575 | 
     | FE_OFC10_clk_enable/Q                              |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.230 |   3.445 |   59.805 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.000 |   3.445 |   59.805 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.395 |   3.839 |   60.200 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.012 |   3.851 |   60.212 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.240 |   4.092 |   60.452 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.092 |   60.452 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.175 |   4.267 |   60.628 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.267 |   60.628 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4    | 0.305 |   4.572 |   60.932 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2    | 0.004 |   4.576 |   60.936 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2    | 0.266 |   4.842 |   61.202 | 
     | FE_OFC11_clk_enable/A                              |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1    | 0.000 |   4.842 |   61.202 | 
     | FE_OFC11_clk_enable/Q                              |   ^   | FE_OFN11_clk_enable                                | IN_5VX1    | 0.415 |   5.257 |   61.617 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   ^   | FE_OFN11_clk_enable                                | IN_5VX8    | 0.004 |   5.260 |   61.621 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.108 |   5.368 |   61.729 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.001 |   5.369 |   61.730 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8    | 0.088 |   5.457 |   61.817 | 
     | FE_OFC13_clk_enable/A                              |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12   | 0.001 |   5.458 |   61.818 | 
     | FE_OFC13_clk_enable/Q                              |   v   | FE_OFN13_clk_enable                                | IN_5VX12   | 0.602 |   6.060 |   62.420 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | FE_OFN13_clk_enable                                | BU_5VX1    | 0.061 |   6.121 |   62.481 | 
     | _clk_enable/A                                      |       |                                                    |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.280 |   6.401 |   62.762 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.000 |   6.401 |   62.762 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1    | 0.194 |   6.596 |   62.956 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0    | 0.000 |   6.596 |   62.956 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0    | 0.223 |   6.818 |   63.179 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2    | 0.000 |   6.818 |   63.179 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2    | 0.197 |   7.015 |   63.375 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1    | 0.000 |   7.015 |   63.375 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.200 |   7.215 |   63.576 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.000 |   7.215 |   63.576 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.200 |   7.416 |   63.776 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.000 |   7.416 |   63.776 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.189 |   7.605 |   63.965 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.000 |   7.605 |   63.965 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.184 |   7.788 |   64.149 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.000 |   7.788 |   64.149 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1    | 0.212 |   8.000 |   64.361 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2  | 0.000 |   8.000 |   64.361 | 
     |                                                    |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   v   | enable_r1_1_13_1                                   | AND2_5VX2  | 0.271 |   8.271 |   64.631 | 
     | g1708/B                                            |   v   | enable_r1_1_13_1                                   | NA2_5VX4   | 0.000 |   8.271 |   64.631 | 
     | g1708/Q                                            |   ^   | n_31                                               | NA2_5VX4   | 0.318 |   8.589 |   64.950 | 
     | g1638/B                                            |   ^   | n_31                                               | NO2I1_5VX2 | 0.002 |   8.591 |   64.952 | 
     | g1638/Q                                            |   v   | n_66                                               | NO2I1_5VX2 | 0.105 |   8.697 |   65.057 | 
     | Upsample3_bypass_reg_reg[5]/D                      |   v   | n_66                                               | DFRQ_5VX4  | 0.000 |   8.697 |   65.057 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -56.360 | 
     | Upsample3_bypass_reg_reg[5]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -56.360 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[1]/C 
Endpoint:   Upsample3_bypass_reg_reg[1]/D (v) checked with  leading edge of 
'clk_1_13'
Beginpoint: clk_enable                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.074
  Arrival Time                  8.715
  Slack Time                  -56.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk_enable                                         |   v   | clk_enable                                         |            |       |   0.000 |   56.359 | 
     | FE_PHC5712_clk_enable/A                            |   v   | clk_enable                                         | BU_5VX1    | 0.000 |   0.000 |   56.359 | 
     | FE_PHC5712_clk_enable/Q                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.161 |   0.161 |   56.520 | 
     | FE_PHC5711_clk_enable/A                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.000 |   0.161 |   56.520 | 
     | FE_PHC5711_clk_enable/Q                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX1    | 0.189 |   0.351 |   56.709 | 
     | FE_PHC5707_clk_enable/A                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX0    | 0.000 |   0.351 |   56.709 | 
     | FE_PHC5707_clk_enable/Q                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.188 |   0.539 |   56.897 | 
     | FE_PHC5699_clk_enable/A                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.000 |   0.539 |   56.897 | 
     | FE_PHC5699_clk_enable/Q                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.199 |   0.737 |   57.096 | 
     | FE_PHC5638_clk_enable/A                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.000 |   0.737 |   57.096 | 
     | FE_PHC5638_clk_enable/Q                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX0    | 0.252 |   0.990 |   57.348 | 
     | FE_PHC2622_clk_enable/A                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX2    | 0.000 |   0.990 |   57.348 | 
     | FE_PHC2622_clk_enable/Q                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.237 |   1.226 |   57.585 | 
     | FE_PHC2725_clk_enable/A                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.000 |   1.226 |   57.585 | 
     | FE_PHC2725_clk_enable/Q                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX2    | 0.222 |   1.448 |   57.807 | 
     | FE_PHC2816_clk_enable/A                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX3    | 0.000 |   1.448 |   57.807 | 
     | FE_PHC2816_clk_enable/Q                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX3    | 0.171 |   1.619 |   57.978 | 
     | FE_PHC5709_clk_enable/A                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX1    | 0.000 |   1.619 |   57.978 | 
     | FE_PHC5709_clk_enable/Q                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX1    | 0.262 |   1.882 |   58.240 | 
     | FE_PHC2845_clk_enable/A                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX0    | 0.000 |   1.882 |   58.240 | 
     | FE_PHC2845_clk_enable/Q                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.215 |   2.096 |   58.455 | 
     | FE_PHC2838_clk_enable/A                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.000 |   2.096 |   58.455 | 
     | FE_PHC2838_clk_enable/Q                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX0    | 0.202 |   2.298 |   58.657 | 
     | FE_PHC2781_clk_enable/A                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX1    | 0.000 |   2.298 |   58.657 | 
     | FE_PHC2781_clk_enable/Q                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.207 |   2.506 |   58.864 | 
     | FE_PHC2887_clk_enable/A                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.000 |   2.506 |   58.864 | 
     | FE_PHC2887_clk_enable/Q                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.197 |   2.703 |   59.062 | 
     | FE_PHC5710_clk_enable/A                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.000 |   2.703 |   59.062 | 
     | FE_PHC5710_clk_enable/Q                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.206 |   2.909 |   59.267 | 
     | FE_PHC2870_clk_enable/A                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.000 |   2.909 |   59.267 | 
     | FE_PHC2870_clk_enable/Q                            |   v   | FE_PHN2870_clk_enable                              | BU_5VX1    | 0.306 |   3.214 |   59.573 | 
     | FE_OFC10_clk_enable/A                              |   v   | FE_PHN2870_clk_enable                              | BU_5VX4    | 0.000 |   3.214 |   59.573 | 
     | FE_OFC10_clk_enable/Q                              |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.230 |   3.445 |   59.803 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.000 |   3.445 |   59.803 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.395 |   3.839 |   60.198 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.012 |   3.851 |   60.210 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.240 |   4.092 |   60.450 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.092 |   60.450 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.175 |   4.267 |   60.626 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.267 |   60.626 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4    | 0.305 |   4.572 |   60.930 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2    | 0.004 |   4.576 |   60.935 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2    | 0.266 |   4.842 |   61.200 | 
     | FE_OFC11_clk_enable/A                              |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1    | 0.000 |   4.842 |   61.200 | 
     | FE_OFC11_clk_enable/Q                              |   ^   | FE_OFN11_clk_enable                                | IN_5VX1    | 0.415 |   5.257 |   61.615 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   ^   | FE_OFN11_clk_enable                                | IN_5VX8    | 0.004 |   5.260 |   61.619 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.108 |   5.368 |   61.727 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.001 |   5.369 |   61.728 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8    | 0.088 |   5.457 |   61.816 | 
     | FE_OFC13_clk_enable/A                              |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12   | 0.001 |   5.458 |   61.817 | 
     | FE_OFC13_clk_enable/Q                              |   v   | FE_OFN13_clk_enable                                | IN_5VX12   | 0.602 |   6.060 |   62.418 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | FE_OFN13_clk_enable                                | BU_5VX1    | 0.061 |   6.121 |   62.479 | 
     | _clk_enable/A                                      |       |                                                    |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.280 |   6.401 |   62.760 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.000 |   6.401 |   62.760 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1    | 0.194 |   6.596 |   62.954 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0    | 0.000 |   6.596 |   62.954 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0    | 0.223 |   6.818 |   63.177 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2    | 0.000 |   6.818 |   63.177 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2    | 0.197 |   7.015 |   63.374 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1    | 0.000 |   7.015 |   63.374 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.200 |   7.215 |   63.574 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.000 |   7.215 |   63.574 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.200 |   7.416 |   63.774 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.000 |   7.416 |   63.774 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.189 |   7.605 |   63.963 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.000 |   7.605 |   63.963 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.184 |   7.788 |   64.147 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.000 |   7.788 |   64.147 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1    | 0.212 |   8.000 |   64.359 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2  | 0.000 |   8.000 |   64.359 | 
     |                                                    |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   v   | enable_r1_1_13_1                                   | AND2_5VX2  | 0.271 |   8.271 |   64.630 | 
     | g1708/B                                            |   v   | enable_r1_1_13_1                                   | NA2_5VX4   | 0.000 |   8.271 |   64.630 | 
     | g1708/Q                                            |   ^   | n_31                                               | NA2_5VX4   | 0.318 |   8.589 |   64.948 | 
     | g1637/B                                            |   ^   | n_31                                               | NO2I1_5VX1 | 0.003 |   8.592 |   64.951 | 
     | g1637/Q                                            |   v   | n_67                                               | NO2I1_5VX1 | 0.123 |   8.715 |   65.074 | 
     | Upsample3_bypass_reg_reg[1]/D                      |   v   | n_67                                               | DFRQ_5VX2  | 0.000 |   8.715 |   65.074 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -56.359 | 
     | Upsample3_bypass_reg_reg[1]/C |   ^   | clk_1_13 | DFRQ_5VX2 | 0.000 |   0.000 |  -56.359 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[11]/C 
Endpoint:   Upsample3_bypass_reg_reg[11]/D (v) checked with  leading edge of 
'clk_1_13'
Beginpoint: clk_enable                     (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.055
  Arrival Time                  8.703
  Slack Time                  -56.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk_enable                                         |   v   | clk_enable                                         |            |       |   0.000 |   56.352 | 
     | FE_PHC5712_clk_enable/A                            |   v   | clk_enable                                         | BU_5VX1    | 0.000 |   0.000 |   56.352 | 
     | FE_PHC5712_clk_enable/Q                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.161 |   0.161 |   56.513 | 
     | FE_PHC5711_clk_enable/A                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.000 |   0.161 |   56.513 | 
     | FE_PHC5711_clk_enable/Q                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX1    | 0.189 |   0.351 |   56.703 | 
     | FE_PHC5707_clk_enable/A                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX0    | 0.000 |   0.351 |   56.703 | 
     | FE_PHC5707_clk_enable/Q                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.188 |   0.539 |   56.891 | 
     | FE_PHC5699_clk_enable/A                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.000 |   0.539 |   56.891 | 
     | FE_PHC5699_clk_enable/Q                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.199 |   0.737 |   57.090 | 
     | FE_PHC5638_clk_enable/A                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.000 |   0.737 |   57.090 | 
     | FE_PHC5638_clk_enable/Q                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX0    | 0.252 |   0.990 |   57.342 | 
     | FE_PHC2622_clk_enable/A                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX2    | 0.000 |   0.990 |   57.342 | 
     | FE_PHC2622_clk_enable/Q                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.237 |   1.226 |   57.579 | 
     | FE_PHC2725_clk_enable/A                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.000 |   1.226 |   57.579 | 
     | FE_PHC2725_clk_enable/Q                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX2    | 0.222 |   1.448 |   57.801 | 
     | FE_PHC2816_clk_enable/A                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX3    | 0.000 |   1.448 |   57.801 | 
     | FE_PHC2816_clk_enable/Q                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX3    | 0.171 |   1.619 |   57.972 | 
     | FE_PHC5709_clk_enable/A                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX1    | 0.000 |   1.619 |   57.972 | 
     | FE_PHC5709_clk_enable/Q                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX1    | 0.262 |   1.882 |   58.234 | 
     | FE_PHC2845_clk_enable/A                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX0    | 0.000 |   1.882 |   58.234 | 
     | FE_PHC2845_clk_enable/Q                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.215 |   2.096 |   58.449 | 
     | FE_PHC2838_clk_enable/A                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.000 |   2.096 |   58.449 | 
     | FE_PHC2838_clk_enable/Q                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX0    | 0.202 |   2.298 |   58.651 | 
     | FE_PHC2781_clk_enable/A                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX1    | 0.000 |   2.298 |   58.651 | 
     | FE_PHC2781_clk_enable/Q                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.207 |   2.506 |   58.858 | 
     | FE_PHC2887_clk_enable/A                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.000 |   2.506 |   58.858 | 
     | FE_PHC2887_clk_enable/Q                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.197 |   2.703 |   59.055 | 
     | FE_PHC5710_clk_enable/A                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.000 |   2.703 |   59.055 | 
     | FE_PHC5710_clk_enable/Q                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.206 |   2.909 |   59.261 | 
     | FE_PHC2870_clk_enable/A                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.000 |   2.909 |   59.261 | 
     | FE_PHC2870_clk_enable/Q                            |   v   | FE_PHN2870_clk_enable                              | BU_5VX1    | 0.306 |   3.214 |   59.567 | 
     | FE_OFC10_clk_enable/A                              |   v   | FE_PHN2870_clk_enable                              | BU_5VX4    | 0.000 |   3.214 |   59.567 | 
     | FE_OFC10_clk_enable/Q                              |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.230 |   3.445 |   59.797 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.000 |   3.445 |   59.797 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.395 |   3.839 |   60.192 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.012 |   3.851 |   60.204 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.240 |   4.092 |   60.444 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.092 |   60.444 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.175 |   4.267 |   60.620 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.267 |   60.620 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4    | 0.305 |   4.572 |   60.924 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2    | 0.004 |   4.576 |   60.928 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2    | 0.266 |   4.842 |   61.194 | 
     | FE_OFC11_clk_enable/A                              |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1    | 0.000 |   4.842 |   61.194 | 
     | FE_OFC11_clk_enable/Q                              |   ^   | FE_OFN11_clk_enable                                | IN_5VX1    | 0.415 |   5.257 |   61.609 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   ^   | FE_OFN11_clk_enable                                | IN_5VX8    | 0.004 |   5.260 |   61.613 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.108 |   5.368 |   61.721 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.001 |   5.369 |   61.722 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8    | 0.088 |   5.457 |   61.809 | 
     | FE_OFC13_clk_enable/A                              |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12   | 0.001 |   5.458 |   61.810 | 
     | FE_OFC13_clk_enable/Q                              |   v   | FE_OFN13_clk_enable                                | IN_5VX12   | 0.602 |   6.060 |   62.412 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | FE_OFN13_clk_enable                                | BU_5VX1    | 0.061 |   6.121 |   62.473 | 
     | _clk_enable/A                                      |       |                                                    |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.280 |   6.401 |   62.754 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.000 |   6.401 |   62.754 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1    | 0.194 |   6.596 |   62.948 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0    | 0.000 |   6.596 |   62.948 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0    | 0.223 |   6.818 |   63.171 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2    | 0.000 |   6.818 |   63.171 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2    | 0.197 |   7.015 |   63.367 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1    | 0.000 |   7.015 |   63.367 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.200 |   7.215 |   63.568 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.000 |   7.215 |   63.568 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.200 |   7.416 |   63.768 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.000 |   7.416 |   63.768 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.189 |   7.605 |   63.957 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.000 |   7.605 |   63.957 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.184 |   7.788 |   64.141 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.000 |   7.788 |   64.141 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1    | 0.212 |   8.000 |   64.353 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2  | 0.000 |   8.000 |   64.353 | 
     |                                                    |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   v   | enable_r1_1_13_1                                   | AND2_5VX2  | 0.271 |   8.271 |   64.623 | 
     | g1708/B                                            |   v   | enable_r1_1_13_1                                   | NA2_5VX4   | 0.000 |   8.271 |   64.623 | 
     | g1708/Q                                            |   ^   | n_31                                               | NA2_5VX4   | 0.318 |   8.589 |   64.942 | 
     | g1642/B                                            |   ^   | n_31                                               | NO2I1_5VX2 | 0.001 |   8.590 |   64.943 | 
     | g1642/Q                                            |   v   | n_62                                               | NO2I1_5VX2 | 0.113 |   8.703 |   65.055 | 
     | Upsample3_bypass_reg_reg[11]/D                     |   v   | n_62                                               | DFRQ_5VX4  | 0.000 |   8.703 |   65.055 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                                |       |          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                       |   ^   | clk_1_13 |           |       |   0.000 |  -56.352 | 
     | Upsample3_bypass_reg_reg[11]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -56.352 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[10]/C 
Endpoint:   Upsample3_bypass_reg_reg[10]/D (v) checked with  leading edge of 
'clk_1_13'
Beginpoint: clk_enable                     (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.073
  Arrival Time                  8.722
  Slack Time                  -56.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk_enable                                         |   v   | clk_enable                                         |            |       |   0.000 |   56.351 | 
     | FE_PHC5712_clk_enable/A                            |   v   | clk_enable                                         | BU_5VX1    | 0.000 |   0.000 |   56.351 | 
     | FE_PHC5712_clk_enable/Q                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.161 |   0.161 |   56.512 | 
     | FE_PHC5711_clk_enable/A                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.000 |   0.161 |   56.512 | 
     | FE_PHC5711_clk_enable/Q                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX1    | 0.189 |   0.351 |   56.702 | 
     | FE_PHC5707_clk_enable/A                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX0    | 0.000 |   0.351 |   56.702 | 
     | FE_PHC5707_clk_enable/Q                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.188 |   0.539 |   56.890 | 
     | FE_PHC5699_clk_enable/A                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.000 |   0.539 |   56.890 | 
     | FE_PHC5699_clk_enable/Q                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.199 |   0.737 |   57.089 | 
     | FE_PHC5638_clk_enable/A                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.000 |   0.737 |   57.089 | 
     | FE_PHC5638_clk_enable/Q                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX0    | 0.252 |   0.990 |   57.341 | 
     | FE_PHC2622_clk_enable/A                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX2    | 0.000 |   0.990 |   57.341 | 
     | FE_PHC2622_clk_enable/Q                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.237 |   1.226 |   57.578 | 
     | FE_PHC2725_clk_enable/A                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.000 |   1.226 |   57.578 | 
     | FE_PHC2725_clk_enable/Q                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX2    | 0.222 |   1.448 |   57.800 | 
     | FE_PHC2816_clk_enable/A                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX3    | 0.000 |   1.448 |   57.800 | 
     | FE_PHC2816_clk_enable/Q                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX3    | 0.171 |   1.619 |   57.971 | 
     | FE_PHC5709_clk_enable/A                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX1    | 0.000 |   1.619 |   57.971 | 
     | FE_PHC5709_clk_enable/Q                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX1    | 0.262 |   1.882 |   58.233 | 
     | FE_PHC2845_clk_enable/A                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX0    | 0.000 |   1.882 |   58.233 | 
     | FE_PHC2845_clk_enable/Q                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.215 |   2.096 |   58.447 | 
     | FE_PHC2838_clk_enable/A                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.000 |   2.096 |   58.447 | 
     | FE_PHC2838_clk_enable/Q                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX0    | 0.202 |   2.298 |   58.649 | 
     | FE_PHC2781_clk_enable/A                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX1    | 0.000 |   2.298 |   58.649 | 
     | FE_PHC2781_clk_enable/Q                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.207 |   2.506 |   58.857 | 
     | FE_PHC2887_clk_enable/A                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.000 |   2.506 |   58.857 | 
     | FE_PHC2887_clk_enable/Q                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.197 |   2.703 |   59.054 | 
     | FE_PHC5710_clk_enable/A                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.000 |   2.703 |   59.054 | 
     | FE_PHC5710_clk_enable/Q                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.206 |   2.909 |   59.260 | 
     | FE_PHC2870_clk_enable/A                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.000 |   2.909 |   59.260 | 
     | FE_PHC2870_clk_enable/Q                            |   v   | FE_PHN2870_clk_enable                              | BU_5VX1    | 0.306 |   3.214 |   59.566 | 
     | FE_OFC10_clk_enable/A                              |   v   | FE_PHN2870_clk_enable                              | BU_5VX4    | 0.000 |   3.214 |   59.566 | 
     | FE_OFC10_clk_enable/Q                              |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.230 |   3.445 |   59.796 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.000 |   3.445 |   59.796 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.395 |   3.839 |   60.191 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.012 |   3.851 |   60.203 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.240 |   4.092 |   60.443 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.092 |   60.443 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.175 |   4.267 |   60.618 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.267 |   60.618 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4    | 0.305 |   4.572 |   60.923 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2    | 0.004 |   4.576 |   60.927 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2    | 0.266 |   4.842 |   61.193 | 
     | FE_OFC11_clk_enable/A                              |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1    | 0.000 |   4.842 |   61.193 | 
     | FE_OFC11_clk_enable/Q                              |   ^   | FE_OFN11_clk_enable                                | IN_5VX1    | 0.415 |   5.257 |   61.608 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   ^   | FE_OFN11_clk_enable                                | IN_5VX8    | 0.004 |   5.260 |   61.611 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.108 |   5.368 |   61.719 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.001 |   5.369 |   61.721 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8    | 0.088 |   5.457 |   61.808 | 
     | FE_OFC13_clk_enable/A                              |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12   | 0.001 |   5.458 |   61.809 | 
     | FE_OFC13_clk_enable/Q                              |   v   | FE_OFN13_clk_enable                                | IN_5VX12   | 0.602 |   6.060 |   62.411 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | FE_OFN13_clk_enable                                | BU_5VX1    | 0.061 |   6.121 |   62.472 | 
     | _clk_enable/A                                      |       |                                                    |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.280 |   6.401 |   62.752 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.000 |   6.401 |   62.752 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1    | 0.194 |   6.596 |   62.947 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0    | 0.000 |   6.596 |   62.947 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0    | 0.223 |   6.818 |   63.170 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2    | 0.000 |   6.818 |   63.170 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2    | 0.197 |   7.015 |   63.366 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1    | 0.000 |   7.015 |   63.366 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.200 |   7.215 |   63.567 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.000 |   7.215 |   63.567 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.200 |   7.416 |   63.767 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.000 |   7.416 |   63.767 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.189 |   7.605 |   63.956 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.000 |   7.605 |   63.956 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.184 |   7.788 |   64.139 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.000 |   7.788 |   64.139 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1    | 0.212 |   8.000 |   64.351 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2  | 0.000 |   8.000 |   64.351 | 
     |                                                    |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   v   | enable_r1_1_13_1                                   | AND2_5VX2  | 0.271 |   8.271 |   64.622 | 
     | g1708/B                                            |   v   | enable_r1_1_13_1                                   | NA2_5VX4   | 0.000 |   8.271 |   64.622 | 
     | g1708/Q                                            |   ^   | n_31                                               | NA2_5VX4   | 0.318 |   8.589 |   64.940 | 
     | g1640/B                                            |   ^   | n_31                                               | NO2I1_5VX1 | 0.003 |   8.592 |   64.943 | 
     | g1640/Q                                            |   v   | n_64                                               | NO2I1_5VX1 | 0.130 |   8.722 |   65.073 | 
     | Upsample3_bypass_reg_reg[10]/D                     |   v   | n_64                                               | DFRQ_5VX2  | 0.000 |   8.722 |   65.073 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                                |       |          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                       |   ^   | clk_1_13 |           |       |   0.000 |  -56.351 | 
     | Upsample3_bypass_reg_reg[10]/C |   ^   | clk_1_13 | DFRQ_5VX2 | 0.000 |   0.000 |  -56.351 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[7]/C 
Endpoint:   Upsample3_bypass_reg_reg[7]/D (v) checked with  leading edge of 
'clk_1_13'
Beginpoint: clk_enable                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.056
  Arrival Time                  8.706
  Slack Time                  -56.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk_enable                                         |   v   | clk_enable                                         |            |       |   0.000 |   56.350 | 
     | FE_PHC5712_clk_enable/A                            |   v   | clk_enable                                         | BU_5VX1    | 0.000 |   0.000 |   56.350 | 
     | FE_PHC5712_clk_enable/Q                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.161 |   0.161 |   56.511 | 
     | FE_PHC5711_clk_enable/A                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.000 |   0.161 |   56.511 | 
     | FE_PHC5711_clk_enable/Q                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX1    | 0.189 |   0.351 |   56.700 | 
     | FE_PHC5707_clk_enable/A                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX0    | 0.000 |   0.351 |   56.700 | 
     | FE_PHC5707_clk_enable/Q                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.188 |   0.539 |   56.889 | 
     | FE_PHC5699_clk_enable/A                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.000 |   0.539 |   56.889 | 
     | FE_PHC5699_clk_enable/Q                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.199 |   0.737 |   57.087 | 
     | FE_PHC5638_clk_enable/A                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.000 |   0.737 |   57.087 | 
     | FE_PHC5638_clk_enable/Q                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX0    | 0.252 |   0.990 |   57.340 | 
     | FE_PHC2622_clk_enable/A                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX2    | 0.000 |   0.990 |   57.340 | 
     | FE_PHC2622_clk_enable/Q                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.237 |   1.226 |   57.576 | 
     | FE_PHC2725_clk_enable/A                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.000 |   1.226 |   57.576 | 
     | FE_PHC2725_clk_enable/Q                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX2    | 0.222 |   1.448 |   57.798 | 
     | FE_PHC2816_clk_enable/A                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX3    | 0.000 |   1.448 |   57.798 | 
     | FE_PHC2816_clk_enable/Q                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX3    | 0.171 |   1.619 |   57.969 | 
     | FE_PHC5709_clk_enable/A                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX1    | 0.000 |   1.619 |   57.969 | 
     | FE_PHC5709_clk_enable/Q                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX1    | 0.262 |   1.882 |   58.232 | 
     | FE_PHC2845_clk_enable/A                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX0    | 0.000 |   1.882 |   58.232 | 
     | FE_PHC2845_clk_enable/Q                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.215 |   2.096 |   58.446 | 
     | FE_PHC2838_clk_enable/A                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.000 |   2.096 |   58.446 | 
     | FE_PHC2838_clk_enable/Q                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX0    | 0.202 |   2.298 |   58.648 | 
     | FE_PHC2781_clk_enable/A                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX1    | 0.000 |   2.298 |   58.648 | 
     | FE_PHC2781_clk_enable/Q                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.207 |   2.506 |   58.855 | 
     | FE_PHC2887_clk_enable/A                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.000 |   2.506 |   58.855 | 
     | FE_PHC2887_clk_enable/Q                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.197 |   2.703 |   59.053 | 
     | FE_PHC5710_clk_enable/A                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.000 |   2.703 |   59.053 | 
     | FE_PHC5710_clk_enable/Q                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.206 |   2.909 |   59.259 | 
     | FE_PHC2870_clk_enable/A                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.000 |   2.909 |   59.259 | 
     | FE_PHC2870_clk_enable/Q                            |   v   | FE_PHN2870_clk_enable                              | BU_5VX1    | 0.306 |   3.214 |   59.564 | 
     | FE_OFC10_clk_enable/A                              |   v   | FE_PHN2870_clk_enable                              | BU_5VX4    | 0.000 |   3.214 |   59.564 | 
     | FE_OFC10_clk_enable/Q                              |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.230 |   3.445 |   59.795 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.000 |   3.445 |   59.795 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.395 |   3.839 |   60.189 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.012 |   3.851 |   60.201 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.240 |   4.092 |   60.442 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.092 |   60.442 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.175 |   4.267 |   60.617 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.267 |   60.617 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4    | 0.305 |   4.572 |   60.922 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2    | 0.004 |   4.576 |   60.926 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2    | 0.266 |   4.842 |   61.191 | 
     | FE_OFC11_clk_enable/A                              |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1    | 0.000 |   4.842 |   61.191 | 
     | FE_OFC11_clk_enable/Q                              |   ^   | FE_OFN11_clk_enable                                | IN_5VX1    | 0.415 |   5.257 |   61.607 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   ^   | FE_OFN11_clk_enable                                | IN_5VX8    | 0.004 |   5.260 |   61.610 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.108 |   5.368 |   61.718 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.001 |   5.369 |   61.719 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8    | 0.088 |   5.457 |   61.807 | 
     | FE_OFC13_clk_enable/A                              |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12   | 0.001 |   5.458 |   61.808 | 
     | FE_OFC13_clk_enable/Q                              |   v   | FE_OFN13_clk_enable                                | IN_5VX12   | 0.602 |   6.060 |   62.410 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | FE_OFN13_clk_enable                                | BU_5VX1    | 0.061 |   6.121 |   62.471 | 
     | _clk_enable/A                                      |       |                                                    |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.280 |   6.401 |   62.751 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.000 |   6.401 |   62.751 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1    | 0.194 |   6.596 |   62.946 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0    | 0.000 |   6.596 |   62.946 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0    | 0.223 |   6.818 |   63.168 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2    | 0.000 |   6.818 |   63.168 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2    | 0.197 |   7.015 |   63.365 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1    | 0.000 |   7.015 |   63.365 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.200 |   7.215 |   63.565 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.000 |   7.215 |   63.565 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.200 |   7.416 |   63.765 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.000 |   7.416 |   63.765 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.189 |   7.605 |   63.955 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.000 |   7.605 |   63.955 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.184 |   7.788 |   64.138 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.000 |   7.788 |   64.138 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1    | 0.212 |   8.000 |   64.350 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2  | 0.000 |   8.000 |   64.350 | 
     |                                                    |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   v   | enable_r1_1_13_1                                   | AND2_5VX2  | 0.271 |   8.271 |   64.621 | 
     | g1708/B                                            |   v   | enable_r1_1_13_1                                   | NA2_5VX4   | 0.000 |   8.271 |   64.621 | 
     | g1708/Q                                            |   ^   | n_31                                               | NA2_5VX4   | 0.318 |   8.589 |   64.939 | 
     | g1630/B                                            |   ^   | n_31                                               | NO2I1_5VX1 | 0.002 |   8.592 |   64.942 | 
     | g1630/Q                                            |   v   | n_74                                               | NO2I1_5VX1 | 0.114 |   8.706 |   65.056 | 
     | Upsample3_bypass_reg_reg[7]/D                      |   v   | n_74                                               | DFRQ_5VX4  | 0.000 |   8.706 |   65.056 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -56.350 | 
     | Upsample3_bypass_reg_reg[7]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -56.350 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[3]/C 
Endpoint:   Upsample3_bypass_reg_reg[3]/D (v) checked with  leading edge of 
'clk_1_13'
Beginpoint: clk_enable                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.056
  Arrival Time                  8.706
  Slack Time                  -56.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk_enable                                         |   v   | clk_enable                                         |            |       |   0.000 |   56.350 | 
     | FE_PHC5712_clk_enable/A                            |   v   | clk_enable                                         | BU_5VX1    | 0.000 |   0.000 |   56.350 | 
     | FE_PHC5712_clk_enable/Q                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.161 |   0.161 |   56.511 | 
     | FE_PHC5711_clk_enable/A                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.000 |   0.161 |   56.511 | 
     | FE_PHC5711_clk_enable/Q                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX1    | 0.189 |   0.351 |   56.700 | 
     | FE_PHC5707_clk_enable/A                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX0    | 0.000 |   0.351 |   56.700 | 
     | FE_PHC5707_clk_enable/Q                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.188 |   0.539 |   56.889 | 
     | FE_PHC5699_clk_enable/A                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.000 |   0.539 |   56.889 | 
     | FE_PHC5699_clk_enable/Q                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.199 |   0.737 |   57.087 | 
     | FE_PHC5638_clk_enable/A                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.000 |   0.737 |   57.087 | 
     | FE_PHC5638_clk_enable/Q                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX0    | 0.252 |   0.990 |   57.340 | 
     | FE_PHC2622_clk_enable/A                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX2    | 0.000 |   0.990 |   57.340 | 
     | FE_PHC2622_clk_enable/Q                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.237 |   1.226 |   57.576 | 
     | FE_PHC2725_clk_enable/A                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.000 |   1.226 |   57.576 | 
     | FE_PHC2725_clk_enable/Q                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX2    | 0.222 |   1.448 |   57.798 | 
     | FE_PHC2816_clk_enable/A                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX3    | 0.000 |   1.448 |   57.798 | 
     | FE_PHC2816_clk_enable/Q                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX3    | 0.171 |   1.619 |   57.969 | 
     | FE_PHC5709_clk_enable/A                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX1    | 0.000 |   1.619 |   57.969 | 
     | FE_PHC5709_clk_enable/Q                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX1    | 0.262 |   1.882 |   58.231 | 
     | FE_PHC2845_clk_enable/A                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX0    | 0.000 |   1.882 |   58.231 | 
     | FE_PHC2845_clk_enable/Q                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.215 |   2.096 |   58.446 | 
     | FE_PHC2838_clk_enable/A                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.000 |   2.096 |   58.446 | 
     | FE_PHC2838_clk_enable/Q                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX0    | 0.202 |   2.298 |   58.648 | 
     | FE_PHC2781_clk_enable/A                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX1    | 0.000 |   2.298 |   58.648 | 
     | FE_PHC2781_clk_enable/Q                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.207 |   2.506 |   58.855 | 
     | FE_PHC2887_clk_enable/A                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.000 |   2.506 |   58.855 | 
     | FE_PHC2887_clk_enable/Q                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.197 |   2.703 |   59.053 | 
     | FE_PHC5710_clk_enable/A                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.000 |   2.703 |   59.053 | 
     | FE_PHC5710_clk_enable/Q                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.206 |   2.909 |   59.259 | 
     | FE_PHC2870_clk_enable/A                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.000 |   2.909 |   59.259 | 
     | FE_PHC2870_clk_enable/Q                            |   v   | FE_PHN2870_clk_enable                              | BU_5VX1    | 0.306 |   3.214 |   59.564 | 
     | FE_OFC10_clk_enable/A                              |   v   | FE_PHN2870_clk_enable                              | BU_5VX4    | 0.000 |   3.214 |   59.564 | 
     | FE_OFC10_clk_enable/Q                              |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.230 |   3.445 |   59.794 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.000 |   3.445 |   59.794 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.395 |   3.839 |   60.189 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.012 |   3.851 |   60.201 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.240 |   4.092 |   60.442 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.092 |   60.442 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.175 |   4.267 |   60.617 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.267 |   60.617 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4    | 0.305 |   4.572 |   60.922 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2    | 0.004 |   4.576 |   60.926 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2    | 0.266 |   4.842 |   61.191 | 
     | FE_OFC11_clk_enable/A                              |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1    | 0.000 |   4.842 |   61.191 | 
     | FE_OFC11_clk_enable/Q                              |   ^   | FE_OFN11_clk_enable                                | IN_5VX1    | 0.415 |   5.257 |   61.606 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   ^   | FE_OFN11_clk_enable                                | IN_5VX8    | 0.004 |   5.260 |   61.610 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.108 |   5.368 |   61.718 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.001 |   5.369 |   61.719 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8    | 0.088 |   5.457 |   61.807 | 
     | FE_OFC13_clk_enable/A                              |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12   | 0.001 |   5.458 |   61.808 | 
     | FE_OFC13_clk_enable/Q                              |   v   | FE_OFN13_clk_enable                                | IN_5VX12   | 0.602 |   6.060 |   62.409 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | FE_OFN13_clk_enable                                | BU_5VX1    | 0.061 |   6.121 |   62.471 | 
     | _clk_enable/A                                      |       |                                                    |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.280 |   6.401 |   62.751 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.000 |   6.401 |   62.751 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1    | 0.194 |   6.596 |   62.946 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0    | 0.000 |   6.596 |   62.946 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0    | 0.223 |   6.818 |   63.168 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2    | 0.000 |   6.818 |   63.168 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2    | 0.197 |   7.015 |   63.365 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1    | 0.000 |   7.015 |   63.365 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.200 |   7.215 |   63.565 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.000 |   7.215 |   63.565 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.200 |   7.416 |   63.765 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.000 |   7.416 |   63.765 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.189 |   7.605 |   63.954 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.000 |   7.605 |   63.954 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.184 |   7.788 |   64.138 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.000 |   7.788 |   64.138 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1    | 0.212 |   8.000 |   64.350 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2  | 0.000 |   8.000 |   64.350 | 
     |                                                    |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   v   | enable_r1_1_13_1                                   | AND2_5VX2  | 0.271 |   8.271 |   64.621 | 
     | g1708/B                                            |   v   | enable_r1_1_13_1                                   | NA2_5VX4   | 0.000 |   8.271 |   64.621 | 
     | g1708/Q                                            |   ^   | n_31                                               | NA2_5VX4   | 0.318 |   8.589 |   64.939 | 
     | g1636/B                                            |   ^   | n_31                                               | NO2I1_5VX1 | 0.003 |   8.592 |   64.942 | 
     | g1636/Q                                            |   v   | n_68                                               | NO2I1_5VX1 | 0.114 |   8.706 |   65.056 | 
     | Upsample3_bypass_reg_reg[3]/D                      |   v   | n_68                                               | DFRQ_5VX4  | 0.000 |   8.706 |   65.056 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -56.350 | 
     | Upsample3_bypass_reg_reg[3]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -56.350 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[6]/C 
Endpoint:   Upsample3_bypass_reg_reg[6]/D (v) checked with  leading edge of 
'clk_1_13'
Beginpoint: clk_enable                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.055
  Arrival Time                  8.706
  Slack Time                  -56.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk_enable                                         |   v   | clk_enable                                         |            |       |   0.000 |   56.349 | 
     | FE_PHC5712_clk_enable/A                            |   v   | clk_enable                                         | BU_5VX1    | 0.000 |   0.000 |   56.349 | 
     | FE_PHC5712_clk_enable/Q                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.161 |   0.161 |   56.510 | 
     | FE_PHC5711_clk_enable/A                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.000 |   0.161 |   56.510 | 
     | FE_PHC5711_clk_enable/Q                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX1    | 0.189 |   0.351 |   56.700 | 
     | FE_PHC5707_clk_enable/A                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX0    | 0.000 |   0.351 |   56.700 | 
     | FE_PHC5707_clk_enable/Q                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.188 |   0.539 |   56.888 | 
     | FE_PHC5699_clk_enable/A                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.000 |   0.539 |   56.888 | 
     | FE_PHC5699_clk_enable/Q                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.199 |   0.737 |   57.086 | 
     | FE_PHC5638_clk_enable/A                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.000 |   0.737 |   57.086 | 
     | FE_PHC5638_clk_enable/Q                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX0    | 0.252 |   0.990 |   57.339 | 
     | FE_PHC2622_clk_enable/A                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX2    | 0.000 |   0.990 |   57.339 | 
     | FE_PHC2622_clk_enable/Q                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.237 |   1.226 |   57.575 | 
     | FE_PHC2725_clk_enable/A                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.000 |   1.226 |   57.575 | 
     | FE_PHC2725_clk_enable/Q                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX2    | 0.222 |   1.448 |   57.797 | 
     | FE_PHC2816_clk_enable/A                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX3    | 0.000 |   1.448 |   57.797 | 
     | FE_PHC2816_clk_enable/Q                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX3    | 0.171 |   1.619 |   57.968 | 
     | FE_PHC5709_clk_enable/A                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX1    | 0.000 |   1.619 |   57.968 | 
     | FE_PHC5709_clk_enable/Q                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX1    | 0.262 |   1.882 |   58.231 | 
     | FE_PHC2845_clk_enable/A                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX0    | 0.000 |   1.882 |   58.231 | 
     | FE_PHC2845_clk_enable/Q                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.215 |   2.096 |   58.445 | 
     | FE_PHC2838_clk_enable/A                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.000 |   2.096 |   58.445 | 
     | FE_PHC2838_clk_enable/Q                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX0    | 0.202 |   2.298 |   58.647 | 
     | FE_PHC2781_clk_enable/A                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX1    | 0.000 |   2.298 |   58.647 | 
     | FE_PHC2781_clk_enable/Q                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.207 |   2.506 |   58.855 | 
     | FE_PHC2887_clk_enable/A                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.000 |   2.506 |   58.855 | 
     | FE_PHC2887_clk_enable/Q                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.197 |   2.703 |   59.052 | 
     | FE_PHC5710_clk_enable/A                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.000 |   2.703 |   59.052 | 
     | FE_PHC5710_clk_enable/Q                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.206 |   2.909 |   59.258 | 
     | FE_PHC2870_clk_enable/A                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.000 |   2.909 |   59.258 | 
     | FE_PHC2870_clk_enable/Q                            |   v   | FE_PHN2870_clk_enable                              | BU_5VX1    | 0.306 |   3.214 |   59.563 | 
     | FE_OFC10_clk_enable/A                              |   v   | FE_PHN2870_clk_enable                              | BU_5VX4    | 0.000 |   3.214 |   59.563 | 
     | FE_OFC10_clk_enable/Q                              |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.230 |   3.445 |   59.794 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.000 |   3.445 |   59.794 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.395 |   3.839 |   60.188 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.012 |   3.851 |   60.200 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.240 |   4.092 |   60.441 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.092 |   60.441 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.175 |   4.267 |   60.616 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.267 |   60.616 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4    | 0.305 |   4.572 |   60.921 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2    | 0.004 |   4.576 |   60.925 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2    | 0.266 |   4.842 |   61.191 | 
     | FE_OFC11_clk_enable/A                              |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1    | 0.000 |   4.842 |   61.191 | 
     | FE_OFC11_clk_enable/Q                              |   ^   | FE_OFN11_clk_enable                                | IN_5VX1    | 0.415 |   5.257 |   61.606 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   ^   | FE_OFN11_clk_enable                                | IN_5VX8    | 0.004 |   5.260 |   61.609 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.108 |   5.368 |   61.717 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.001 |   5.369 |   61.718 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8    | 0.088 |   5.457 |   61.806 | 
     | FE_OFC13_clk_enable/A                              |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12   | 0.001 |   5.458 |   61.807 | 
     | FE_OFC13_clk_enable/Q                              |   v   | FE_OFN13_clk_enable                                | IN_5VX12   | 0.602 |   6.060 |   62.409 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | FE_OFN13_clk_enable                                | BU_5VX1    | 0.061 |   6.121 |   62.470 | 
     | _clk_enable/A                                      |       |                                                    |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.280 |   6.401 |   62.750 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.000 |   6.401 |   62.750 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1    | 0.194 |   6.596 |   62.945 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0    | 0.000 |   6.596 |   62.945 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0    | 0.223 |   6.818 |   63.167 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2    | 0.000 |   6.818 |   63.167 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2    | 0.197 |   7.015 |   63.364 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1    | 0.000 |   7.015 |   63.364 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.200 |   7.215 |   63.564 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.000 |   7.215 |   63.564 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.200 |   7.416 |   63.765 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.000 |   7.416 |   63.765 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.189 |   7.605 |   63.954 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.000 |   7.605 |   63.954 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.184 |   7.788 |   64.137 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.000 |   7.788 |   64.137 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1    | 0.212 |   8.000 |   64.349 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2  | 0.000 |   8.000 |   64.349 | 
     |                                                    |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   v   | enable_r1_1_13_1                                   | AND2_5VX2  | 0.271 |   8.271 |   64.620 | 
     | g1708/B                                            |   v   | enable_r1_1_13_1                                   | NA2_5VX4   | 0.000 |   8.271 |   64.620 | 
     | g1708/Q                                            |   ^   | n_31                                               | NA2_5VX4   | 0.318 |   8.589 |   64.938 | 
     | g1629/B                                            |   ^   | n_31                                               | NO2I1_5VX1 | 0.001 |   8.591 |   64.940 | 
     | g1629/Q                                            |   v   | n_75                                               | NO2I1_5VX1 | 0.116 |   8.706 |   65.055 | 
     | Upsample3_bypass_reg_reg[6]/D                      |   v   | n_75                                               | DFRQ_5VX4  | 0.000 |   8.706 |   65.055 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -56.349 | 
     | Upsample3_bypass_reg_reg[6]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -56.349 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[2]/C 
Endpoint:   Upsample3_bypass_reg_reg[2]/D (v) checked with  leading edge of 
'clk_1_13'
Beginpoint: clk_enable                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.055
  Arrival Time                  8.709
  Slack Time                  -56.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk_enable                                         |   v   | clk_enable                                         |            |       |   0.000 |   56.346 | 
     | FE_PHC5712_clk_enable/A                            |   v   | clk_enable                                         | BU_5VX1    | 0.000 |   0.000 |   56.346 | 
     | FE_PHC5712_clk_enable/Q                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.161 |   0.161 |   56.507 | 
     | FE_PHC5711_clk_enable/A                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.000 |   0.161 |   56.507 | 
     | FE_PHC5711_clk_enable/Q                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX1    | 0.189 |   0.351 |   56.697 | 
     | FE_PHC5707_clk_enable/A                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX0    | 0.000 |   0.351 |   56.697 | 
     | FE_PHC5707_clk_enable/Q                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.188 |   0.539 |   56.885 | 
     | FE_PHC5699_clk_enable/A                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.000 |   0.539 |   56.885 | 
     | FE_PHC5699_clk_enable/Q                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.199 |   0.737 |   57.083 | 
     | FE_PHC5638_clk_enable/A                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.000 |   0.737 |   57.083 | 
     | FE_PHC5638_clk_enable/Q                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX0    | 0.252 |   0.990 |   57.336 | 
     | FE_PHC2622_clk_enable/A                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX2    | 0.000 |   0.990 |   57.336 | 
     | FE_PHC2622_clk_enable/Q                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.237 |   1.226 |   57.572 | 
     | FE_PHC2725_clk_enable/A                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.000 |   1.226 |   57.572 | 
     | FE_PHC2725_clk_enable/Q                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX2    | 0.222 |   1.448 |   57.794 | 
     | FE_PHC2816_clk_enable/A                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX3    | 0.000 |   1.448 |   57.794 | 
     | FE_PHC2816_clk_enable/Q                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX3    | 0.171 |   1.619 |   57.965 | 
     | FE_PHC5709_clk_enable/A                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX1    | 0.000 |   1.619 |   57.965 | 
     | FE_PHC5709_clk_enable/Q                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX1    | 0.262 |   1.882 |   58.228 | 
     | FE_PHC2845_clk_enable/A                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX0    | 0.000 |   1.882 |   58.228 | 
     | FE_PHC2845_clk_enable/Q                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.215 |   2.096 |   58.442 | 
     | FE_PHC2838_clk_enable/A                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.000 |   2.096 |   58.442 | 
     | FE_PHC2838_clk_enable/Q                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX0    | 0.202 |   2.298 |   58.644 | 
     | FE_PHC2781_clk_enable/A                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX1    | 0.000 |   2.298 |   58.644 | 
     | FE_PHC2781_clk_enable/Q                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.207 |   2.506 |   58.852 | 
     | FE_PHC2887_clk_enable/A                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.000 |   2.506 |   58.852 | 
     | FE_PHC2887_clk_enable/Q                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.197 |   2.703 |   59.049 | 
     | FE_PHC5710_clk_enable/A                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.000 |   2.703 |   59.049 | 
     | FE_PHC5710_clk_enable/Q                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.206 |   2.909 |   59.255 | 
     | FE_PHC2870_clk_enable/A                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.000 |   2.909 |   59.255 | 
     | FE_PHC2870_clk_enable/Q                            |   v   | FE_PHN2870_clk_enable                              | BU_5VX1    | 0.306 |   3.214 |   59.560 | 
     | FE_OFC10_clk_enable/A                              |   v   | FE_PHN2870_clk_enable                              | BU_5VX4    | 0.000 |   3.214 |   59.560 | 
     | FE_OFC10_clk_enable/Q                              |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.230 |   3.445 |   59.791 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.000 |   3.445 |   59.791 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.395 |   3.839 |   60.185 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.012 |   3.851 |   60.197 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.240 |   4.092 |   60.438 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.092 |   60.438 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.175 |   4.267 |   60.613 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.267 |   60.613 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4    | 0.305 |   4.572 |   60.918 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2    | 0.004 |   4.576 |   60.922 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2    | 0.266 |   4.842 |   61.188 | 
     | FE_OFC11_clk_enable/A                              |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1    | 0.000 |   4.842 |   61.188 | 
     | FE_OFC11_clk_enable/Q                              |   ^   | FE_OFN11_clk_enable                                | IN_5VX1    | 0.415 |   5.257 |   61.603 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   ^   | FE_OFN11_clk_enable                                | IN_5VX8    | 0.004 |   5.260 |   61.606 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.108 |   5.368 |   61.714 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.001 |   5.369 |   61.715 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8    | 0.088 |   5.457 |   61.803 | 
     | FE_OFC13_clk_enable/A                              |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12   | 0.001 |   5.458 |   61.804 | 
     | FE_OFC13_clk_enable/Q                              |   v   | FE_OFN13_clk_enable                                | IN_5VX12   | 0.602 |   6.060 |   62.406 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | FE_OFN13_clk_enable                                | BU_5VX1    | 0.061 |   6.121 |   62.467 | 
     | _clk_enable/A                                      |       |                                                    |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.280 |   6.401 |   62.747 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.000 |   6.401 |   62.747 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1    | 0.194 |   6.596 |   62.942 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0    | 0.000 |   6.596 |   62.942 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0    | 0.223 |   6.818 |   63.164 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2    | 0.000 |   6.818 |   63.164 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2    | 0.197 |   7.015 |   63.361 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1    | 0.000 |   7.015 |   63.361 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.200 |   7.215 |   63.561 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.000 |   7.215 |   63.561 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.200 |   7.416 |   63.762 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.000 |   7.416 |   63.762 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.189 |   7.605 |   63.951 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.000 |   7.605 |   63.951 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.184 |   7.788 |   64.134 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.000 |   7.788 |   64.134 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1    | 0.212 |   8.000 |   64.346 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2  | 0.000 |   8.000 |   64.346 | 
     |                                                    |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   v   | enable_r1_1_13_1                                   | AND2_5VX2  | 0.271 |   8.271 |   64.617 | 
     | g1708/B                                            |   v   | enable_r1_1_13_1                                   | NA2_5VX4   | 0.000 |   8.271 |   64.617 | 
     | g1708/Q                                            |   ^   | n_31                                               | NA2_5VX4   | 0.318 |   8.589 |   64.935 | 
     | g1656/B                                            |   ^   | n_31                                               | NO2I1_5VX1 | 0.003 |   8.592 |   64.938 | 
     | g1656/Q                                            |   v   | n_48                                               | NO2I1_5VX1 | 0.117 |   8.709 |   65.055 | 
     | Upsample3_bypass_reg_reg[2]/D                      |   v   | n_48                                               | DFRQ_5VX4  | 0.000 |   8.709 |   65.055 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -56.346 | 
     | Upsample3_bypass_reg_reg[2]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -56.346 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[9]/C 
Endpoint:   Upsample3_bypass_reg_reg[9]/D (v) checked with  leading edge of 
'clk_1_13'
Beginpoint: clk_enable                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.055
  Arrival Time                  8.710
  Slack Time                  -56.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk_enable                                         |   v   | clk_enable                                         |            |       |   0.000 |   56.345 | 
     | FE_PHC5712_clk_enable/A                            |   v   | clk_enable                                         | BU_5VX1    | 0.000 |   0.000 |   56.345 | 
     | FE_PHC5712_clk_enable/Q                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.161 |   0.161 |   56.506 | 
     | FE_PHC5711_clk_enable/A                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.000 |   0.161 |   56.506 | 
     | FE_PHC5711_clk_enable/Q                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX1    | 0.189 |   0.351 |   56.695 | 
     | FE_PHC5707_clk_enable/A                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX0    | 0.000 |   0.351 |   56.695 | 
     | FE_PHC5707_clk_enable/Q                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.188 |   0.539 |   56.883 | 
     | FE_PHC5699_clk_enable/A                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.000 |   0.539 |   56.883 | 
     | FE_PHC5699_clk_enable/Q                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.199 |   0.737 |   57.082 | 
     | FE_PHC5638_clk_enable/A                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.000 |   0.737 |   57.082 | 
     | FE_PHC5638_clk_enable/Q                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX0    | 0.252 |   0.990 |   57.334 | 
     | FE_PHC2622_clk_enable/A                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX2    | 0.000 |   0.990 |   57.334 | 
     | FE_PHC2622_clk_enable/Q                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.237 |   1.226 |   57.571 | 
     | FE_PHC2725_clk_enable/A                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.000 |   1.226 |   57.571 | 
     | FE_PHC2725_clk_enable/Q                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX2    | 0.222 |   1.448 |   57.793 | 
     | FE_PHC2816_clk_enable/A                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX3    | 0.000 |   1.448 |   57.793 | 
     | FE_PHC2816_clk_enable/Q                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX3    | 0.171 |   1.619 |   57.964 | 
     | FE_PHC5709_clk_enable/A                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX1    | 0.000 |   1.619 |   57.964 | 
     | FE_PHC5709_clk_enable/Q                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX1    | 0.262 |   1.882 |   58.226 | 
     | FE_PHC2845_clk_enable/A                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX0    | 0.000 |   1.882 |   58.226 | 
     | FE_PHC2845_clk_enable/Q                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.215 |   2.096 |   58.441 | 
     | FE_PHC2838_clk_enable/A                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.000 |   2.096 |   58.441 | 
     | FE_PHC2838_clk_enable/Q                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX0    | 0.202 |   2.298 |   58.643 | 
     | FE_PHC2781_clk_enable/A                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX1    | 0.000 |   2.298 |   58.643 | 
     | FE_PHC2781_clk_enable/Q                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.207 |   2.506 |   58.850 | 
     | FE_PHC2887_clk_enable/A                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.000 |   2.506 |   58.850 | 
     | FE_PHC2887_clk_enable/Q                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.197 |   2.703 |   59.048 | 
     | FE_PHC5710_clk_enable/A                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.000 |   2.703 |   59.048 | 
     | FE_PHC5710_clk_enable/Q                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.206 |   2.909 |   59.254 | 
     | FE_PHC2870_clk_enable/A                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.000 |   2.909 |   59.254 | 
     | FE_PHC2870_clk_enable/Q                            |   v   | FE_PHN2870_clk_enable                              | BU_5VX1    | 0.306 |   3.214 |   59.559 | 
     | FE_OFC10_clk_enable/A                              |   v   | FE_PHN2870_clk_enable                              | BU_5VX4    | 0.000 |   3.214 |   59.559 | 
     | FE_OFC10_clk_enable/Q                              |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.230 |   3.445 |   59.789 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.000 |   3.445 |   59.789 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.395 |   3.839 |   60.184 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.012 |   3.851 |   60.196 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.240 |   4.092 |   60.437 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.092 |   60.437 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.175 |   4.267 |   60.612 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.267 |   60.612 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4    | 0.305 |   4.572 |   60.916 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2    | 0.004 |   4.576 |   60.921 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2    | 0.266 |   4.842 |   61.186 | 
     | FE_OFC11_clk_enable/A                              |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1    | 0.000 |   4.842 |   61.186 | 
     | FE_OFC11_clk_enable/Q                              |   ^   | FE_OFN11_clk_enable                                | IN_5VX1    | 0.415 |   5.257 |   61.601 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   ^   | FE_OFN11_clk_enable                                | IN_5VX8    | 0.004 |   5.260 |   61.605 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.108 |   5.368 |   61.713 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.001 |   5.369 |   61.714 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8    | 0.088 |   5.457 |   61.802 | 
     | FE_OFC13_clk_enable/A                              |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12   | 0.001 |   5.458 |   61.803 | 
     | FE_OFC13_clk_enable/Q                              |   v   | FE_OFN13_clk_enable                                | IN_5VX12   | 0.602 |   6.060 |   62.404 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | FE_OFN13_clk_enable                                | BU_5VX1    | 0.061 |   6.121 |   62.466 | 
     | _clk_enable/A                                      |       |                                                    |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.280 |   6.401 |   62.746 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.000 |   6.401 |   62.746 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1    | 0.194 |   6.596 |   62.940 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0    | 0.000 |   6.596 |   62.940 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0    | 0.223 |   6.818 |   63.163 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2    | 0.000 |   6.818 |   63.163 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2    | 0.197 |   7.015 |   63.360 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1    | 0.000 |   7.015 |   63.360 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.200 |   7.215 |   63.560 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.000 |   7.215 |   63.560 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.200 |   7.416 |   63.760 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.000 |   7.416 |   63.760 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.189 |   7.605 |   63.949 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.000 |   7.605 |   63.949 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.184 |   7.788 |   64.133 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.000 |   7.788 |   64.133 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1    | 0.212 |   8.000 |   64.345 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2  | 0.000 |   8.000 |   64.345 | 
     |                                                    |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   v   | enable_r1_1_13_1                                   | AND2_5VX2  | 0.271 |   8.271 |   64.616 | 
     | g1708/B                                            |   v   | enable_r1_1_13_1                                   | NA2_5VX4   | 0.000 |   8.271 |   64.616 | 
     | g1708/Q                                            |   ^   | n_31                                               | NA2_5VX4   | 0.318 |   8.589 |   64.934 | 
     | g1628/B                                            |   ^   | n_31                                               | NO2I1_5VX1 | 0.003 |   8.592 |   64.937 | 
     | g1628/Q                                            |   v   | n_76                                               | NO2I1_5VX1 | 0.118 |   8.710 |   65.055 | 
     | Upsample3_bypass_reg_reg[9]/D                      |   v   | n_76                                               | DFRQ_5VX4  | 0.000 |   8.710 |   65.055 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -56.345 | 
     | Upsample3_bypass_reg_reg[9]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -56.345 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[12]/C 
Endpoint:   Upsample3_bypass_reg_reg[12]/D (v) checked with  leading edge of 
'clk_1_13'
Beginpoint: clk_enable                     (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.055
  Arrival Time                  8.712
  Slack Time                  -56.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk_enable                                         |   v   | clk_enable                                         |            |       |   0.000 |   56.343 | 
     | FE_PHC5712_clk_enable/A                            |   v   | clk_enable                                         | BU_5VX1    | 0.000 |   0.000 |   56.343 | 
     | FE_PHC5712_clk_enable/Q                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.161 |   0.161 |   56.504 | 
     | FE_PHC5711_clk_enable/A                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.000 |   0.161 |   56.504 | 
     | FE_PHC5711_clk_enable/Q                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX1    | 0.189 |   0.351 |   56.694 | 
     | FE_PHC5707_clk_enable/A                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX0    | 0.000 |   0.351 |   56.694 | 
     | FE_PHC5707_clk_enable/Q                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.188 |   0.539 |   56.882 | 
     | FE_PHC5699_clk_enable/A                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.000 |   0.539 |   56.882 | 
     | FE_PHC5699_clk_enable/Q                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.199 |   0.737 |   57.081 | 
     | FE_PHC5638_clk_enable/A                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.000 |   0.737 |   57.081 | 
     | FE_PHC5638_clk_enable/Q                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX0    | 0.252 |   0.990 |   57.333 | 
     | FE_PHC2622_clk_enable/A                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX2    | 0.000 |   0.990 |   57.333 | 
     | FE_PHC2622_clk_enable/Q                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.237 |   1.226 |   57.570 | 
     | FE_PHC2725_clk_enable/A                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.000 |   1.226 |   57.570 | 
     | FE_PHC2725_clk_enable/Q                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX2    | 0.222 |   1.448 |   57.792 | 
     | FE_PHC2816_clk_enable/A                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX3    | 0.000 |   1.448 |   57.792 | 
     | FE_PHC2816_clk_enable/Q                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX3    | 0.171 |   1.619 |   57.963 | 
     | FE_PHC5709_clk_enable/A                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX1    | 0.000 |   1.619 |   57.963 | 
     | FE_PHC5709_clk_enable/Q                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX1    | 0.262 |   1.882 |   58.225 | 
     | FE_PHC2845_clk_enable/A                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX0    | 0.000 |   1.882 |   58.225 | 
     | FE_PHC2845_clk_enable/Q                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.215 |   2.096 |   58.439 | 
     | FE_PHC2838_clk_enable/A                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.000 |   2.096 |   58.439 | 
     | FE_PHC2838_clk_enable/Q                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX0    | 0.202 |   2.298 |   58.641 | 
     | FE_PHC2781_clk_enable/A                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX1    | 0.000 |   2.298 |   58.641 | 
     | FE_PHC2781_clk_enable/Q                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.207 |   2.506 |   58.849 | 
     | FE_PHC2887_clk_enable/A                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.000 |   2.506 |   58.849 | 
     | FE_PHC2887_clk_enable/Q                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.197 |   2.703 |   59.046 | 
     | FE_PHC5710_clk_enable/A                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.000 |   2.703 |   59.046 | 
     | FE_PHC5710_clk_enable/Q                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.206 |   2.909 |   59.252 | 
     | FE_PHC2870_clk_enable/A                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.000 |   2.909 |   59.252 | 
     | FE_PHC2870_clk_enable/Q                            |   v   | FE_PHN2870_clk_enable                              | BU_5VX1    | 0.306 |   3.214 |   59.558 | 
     | FE_OFC10_clk_enable/A                              |   v   | FE_PHN2870_clk_enable                              | BU_5VX4    | 0.000 |   3.214 |   59.558 | 
     | FE_OFC10_clk_enable/Q                              |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.230 |   3.445 |   59.788 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.000 |   3.445 |   59.788 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.395 |   3.839 |   60.183 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.012 |   3.851 |   60.195 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.240 |   4.092 |   60.435 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.092 |   60.435 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.175 |   4.267 |   60.610 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.267 |   60.610 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4    | 0.305 |   4.572 |   60.915 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2    | 0.004 |   4.576 |   60.919 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2    | 0.266 |   4.841 |   61.185 | 
     | FE_OFC11_clk_enable/A                              |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1    | 0.000 |   4.841 |   61.185 | 
     | FE_OFC11_clk_enable/Q                              |   ^   | FE_OFN11_clk_enable                                | IN_5VX1    | 0.415 |   5.257 |   61.600 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   ^   | FE_OFN11_clk_enable                                | IN_5VX8    | 0.004 |   5.260 |   61.604 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.108 |   5.368 |   61.711 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.001 |   5.369 |   61.713 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8    | 0.088 |   5.457 |   61.800 | 
     | FE_OFC13_clk_enable/A                              |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12   | 0.001 |   5.458 |   61.801 | 
     | FE_OFC13_clk_enable/Q                              |   v   | FE_OFN13_clk_enable                                | IN_5VX12   | 0.602 |   6.060 |   62.403 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | FE_OFN13_clk_enable                                | BU_5VX1    | 0.061 |   6.121 |   62.464 | 
     | _clk_enable/A                                      |       |                                                    |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.280 |   6.401 |   62.745 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.000 |   6.401 |   62.745 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1    | 0.194 |   6.596 |   62.939 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0    | 0.000 |   6.596 |   62.939 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0    | 0.223 |   6.818 |   63.162 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2    | 0.000 |   6.818 |   63.162 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2    | 0.197 |   7.015 |   63.358 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1    | 0.000 |   7.015 |   63.358 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.200 |   7.215 |   63.559 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.000 |   7.215 |   63.559 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.200 |   7.416 |   63.759 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.000 |   7.416 |   63.759 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.189 |   7.605 |   63.948 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.000 |   7.605 |   63.948 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.184 |   7.788 |   64.132 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.000 |   7.788 |   64.132 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1    | 0.212 |   8.000 |   64.343 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2  | 0.000 |   8.000 |   64.343 | 
     |                                                    |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   v   | enable_r1_1_13_1                                   | AND2_5VX2  | 0.271 |   8.271 |   64.614 | 
     | g1708/B                                            |   v   | enable_r1_1_13_1                                   | NA2_5VX4   | 0.000 |   8.271 |   64.614 | 
     | g1708/Q                                            |   ^   | n_31                                               | NA2_5VX4   | 0.318 |   8.589 |   64.932 | 
     | g1633/B                                            |   ^   | n_31                                               | NO2I1_5VX1 | 0.002 |   8.592 |   64.935 | 
     | g1633/Q                                            |   v   | n_71                                               | NO2I1_5VX1 | 0.120 |   8.712 |   65.055 | 
     | Upsample3_bypass_reg_reg[12]/D                     |   v   | n_71                                               | DFRQ_5VX4  | 0.000 |   8.712 |   65.055 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                                |       |          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                       |   ^   | clk_1_13 |           |       |   0.000 |  -56.343 | 
     | Upsample3_bypass_reg_reg[12]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -56.343 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[4]/C 
Endpoint:   Upsample3_bypass_reg_reg[4]/D (v) checked with  leading edge of 
'clk_1_13'
Beginpoint: clk_enable                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.055
  Arrival Time                  8.714
  Slack Time                  -56.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk_enable                                         |   v   | clk_enable                                         |            |       |   0.000 |   56.341 | 
     | FE_PHC5712_clk_enable/A                            |   v   | clk_enable                                         | BU_5VX1    | 0.000 |   0.000 |   56.341 | 
     | FE_PHC5712_clk_enable/Q                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.161 |   0.161 |   56.502 | 
     | FE_PHC5711_clk_enable/A                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.000 |   0.161 |   56.502 | 
     | FE_PHC5711_clk_enable/Q                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX1    | 0.189 |   0.351 |   56.692 | 
     | FE_PHC5707_clk_enable/A                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX0    | 0.000 |   0.351 |   56.692 | 
     | FE_PHC5707_clk_enable/Q                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.188 |   0.539 |   56.880 | 
     | FE_PHC5699_clk_enable/A                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.000 |   0.539 |   56.880 | 
     | FE_PHC5699_clk_enable/Q                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.199 |   0.737 |   57.078 | 
     | FE_PHC5638_clk_enable/A                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.000 |   0.737 |   57.078 | 
     | FE_PHC5638_clk_enable/Q                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX0    | 0.252 |   0.990 |   57.331 | 
     | FE_PHC2622_clk_enable/A                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX2    | 0.000 |   0.990 |   57.331 | 
     | FE_PHC2622_clk_enable/Q                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.237 |   1.226 |   57.567 | 
     | FE_PHC2725_clk_enable/A                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.000 |   1.226 |   57.567 | 
     | FE_PHC2725_clk_enable/Q                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX2    | 0.222 |   1.448 |   57.789 | 
     | FE_PHC2816_clk_enable/A                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX3    | 0.000 |   1.448 |   57.789 | 
     | FE_PHC2816_clk_enable/Q                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX3    | 0.171 |   1.619 |   57.960 | 
     | FE_PHC5709_clk_enable/A                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX1    | 0.000 |   1.619 |   57.960 | 
     | FE_PHC5709_clk_enable/Q                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX1    | 0.262 |   1.882 |   58.223 | 
     | FE_PHC2845_clk_enable/A                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX0    | 0.000 |   1.882 |   58.223 | 
     | FE_PHC2845_clk_enable/Q                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.215 |   2.096 |   58.437 | 
     | FE_PHC2838_clk_enable/A                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.000 |   2.096 |   58.437 | 
     | FE_PHC2838_clk_enable/Q                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX0    | 0.202 |   2.298 |   58.639 | 
     | FE_PHC2781_clk_enable/A                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX1    | 0.000 |   2.298 |   58.639 | 
     | FE_PHC2781_clk_enable/Q                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.207 |   2.506 |   58.847 | 
     | FE_PHC2887_clk_enable/A                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.000 |   2.506 |   58.847 | 
     | FE_PHC2887_clk_enable/Q                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.197 |   2.703 |   59.044 | 
     | FE_PHC5710_clk_enable/A                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.000 |   2.703 |   59.044 | 
     | FE_PHC5710_clk_enable/Q                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.206 |   2.909 |   59.250 | 
     | FE_PHC2870_clk_enable/A                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.000 |   2.909 |   59.250 | 
     | FE_PHC2870_clk_enable/Q                            |   v   | FE_PHN2870_clk_enable                              | BU_5VX1    | 0.306 |   3.214 |   59.555 | 
     | FE_OFC10_clk_enable/A                              |   v   | FE_PHN2870_clk_enable                              | BU_5VX4    | 0.000 |   3.214 |   59.555 | 
     | FE_OFC10_clk_enable/Q                              |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.230 |   3.445 |   59.786 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.000 |   3.445 |   59.786 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.395 |   3.839 |   60.180 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.012 |   3.851 |   60.192 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.240 |   4.092 |   60.433 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.092 |   60.433 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.175 |   4.267 |   60.608 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.267 |   60.608 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4    | 0.305 |   4.572 |   60.913 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2    | 0.004 |   4.576 |   60.917 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2    | 0.266 |   4.842 |   61.183 | 
     | FE_OFC11_clk_enable/A                              |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1    | 0.000 |   4.842 |   61.183 | 
     | FE_OFC11_clk_enable/Q                              |   ^   | FE_OFN11_clk_enable                                | IN_5VX1    | 0.415 |   5.257 |   61.598 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   ^   | FE_OFN11_clk_enable                                | IN_5VX8    | 0.004 |   5.260 |   61.601 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.108 |   5.368 |   61.709 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.001 |   5.369 |   61.710 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8    | 0.088 |   5.457 |   61.798 | 
     | FE_OFC13_clk_enable/A                              |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12   | 0.001 |   5.458 |   61.799 | 
     | FE_OFC13_clk_enable/Q                              |   v   | FE_OFN13_clk_enable                                | IN_5VX12   | 0.602 |   6.060 |   62.401 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | FE_OFN13_clk_enable                                | BU_5VX1    | 0.061 |   6.121 |   62.462 | 
     | _clk_enable/A                                      |       |                                                    |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.280 |   6.401 |   62.742 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.000 |   6.401 |   62.742 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1    | 0.194 |   6.596 |   62.937 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0    | 0.000 |   6.596 |   62.937 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0    | 0.223 |   6.818 |   63.159 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2    | 0.000 |   6.818 |   63.159 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2    | 0.197 |   7.015 |   63.356 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1    | 0.000 |   7.015 |   63.356 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.200 |   7.215 |   63.556 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.000 |   7.215 |   63.556 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.200 |   7.416 |   63.757 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.000 |   7.416 |   63.757 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.189 |   7.605 |   63.946 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.000 |   7.605 |   63.946 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.184 |   7.788 |   64.129 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.000 |   7.788 |   64.129 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1    | 0.212 |   8.000 |   64.341 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2  | 0.000 |   8.000 |   64.341 | 
     |                                                    |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   v   | enable_r1_1_13_1                                   | AND2_5VX2  | 0.271 |   8.271 |   64.612 | 
     | g1708/B                                            |   v   | enable_r1_1_13_1                                   | NA2_5VX4   | 0.000 |   8.271 |   64.612 | 
     | g1708/Q                                            |   ^   | n_31                                               | NA2_5VX4   | 0.318 |   8.589 |   64.930 | 
     | g1634/B                                            |   ^   | n_31                                               | NO2I1_5VX1 | 0.003 |   8.592 |   64.933 | 
     | g1634/Q                                            |   v   | n_70                                               | NO2I1_5VX1 | 0.122 |   8.714 |   65.055 | 
     | Upsample3_bypass_reg_reg[4]/D                      |   v   | n_70                                               | DFRQ_5VX4  | 0.000 |   8.714 |   65.055 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -56.341 | 
     | Upsample3_bypass_reg_reg[4]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -56.341 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[0]/C 
Endpoint:   Upsample3_bypass_reg_reg[0]/D (v) checked with  leading edge of 
'clk_1_13'
Beginpoint: clk_enable                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.054
  Arrival Time                  8.715
  Slack Time                  -56.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk_enable                                         |   v   | clk_enable                                         |            |       |   0.000 |   56.340 | 
     | FE_PHC5712_clk_enable/A                            |   v   | clk_enable                                         | BU_5VX1    | 0.000 |   0.000 |   56.340 | 
     | FE_PHC5712_clk_enable/Q                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.161 |   0.161 |   56.501 | 
     | FE_PHC5711_clk_enable/A                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.000 |   0.161 |   56.501 | 
     | FE_PHC5711_clk_enable/Q                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX1    | 0.189 |   0.351 |   56.690 | 
     | FE_PHC5707_clk_enable/A                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX0    | 0.000 |   0.351 |   56.690 | 
     | FE_PHC5707_clk_enable/Q                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.188 |   0.539 |   56.879 | 
     | FE_PHC5699_clk_enable/A                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.000 |   0.539 |   56.879 | 
     | FE_PHC5699_clk_enable/Q                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.199 |   0.737 |   57.077 | 
     | FE_PHC5638_clk_enable/A                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.000 |   0.737 |   57.077 | 
     | FE_PHC5638_clk_enable/Q                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX0    | 0.252 |   0.990 |   57.330 | 
     | FE_PHC2622_clk_enable/A                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX2    | 0.000 |   0.990 |   57.330 | 
     | FE_PHC2622_clk_enable/Q                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.237 |   1.226 |   57.566 | 
     | FE_PHC2725_clk_enable/A                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.000 |   1.226 |   57.566 | 
     | FE_PHC2725_clk_enable/Q                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX2    | 0.222 |   1.448 |   57.788 | 
     | FE_PHC2816_clk_enable/A                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX3    | 0.000 |   1.448 |   57.788 | 
     | FE_PHC2816_clk_enable/Q                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX3    | 0.171 |   1.619 |   57.959 | 
     | FE_PHC5709_clk_enable/A                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX1    | 0.000 |   1.619 |   57.959 | 
     | FE_PHC5709_clk_enable/Q                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX1    | 0.262 |   1.882 |   58.221 | 
     | FE_PHC2845_clk_enable/A                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX0    | 0.000 |   1.882 |   58.221 | 
     | FE_PHC2845_clk_enable/Q                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.215 |   2.096 |   58.436 | 
     | FE_PHC2838_clk_enable/A                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.000 |   2.096 |   58.436 | 
     | FE_PHC2838_clk_enable/Q                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX0    | 0.202 |   2.298 |   58.638 | 
     | FE_PHC2781_clk_enable/A                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX1    | 0.000 |   2.298 |   58.638 | 
     | FE_PHC2781_clk_enable/Q                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.207 |   2.506 |   58.845 | 
     | FE_PHC2887_clk_enable/A                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.000 |   2.506 |   58.845 | 
     | FE_PHC2887_clk_enable/Q                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.197 |   2.703 |   59.043 | 
     | FE_PHC5710_clk_enable/A                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.000 |   2.703 |   59.043 | 
     | FE_PHC5710_clk_enable/Q                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.206 |   2.909 |   59.249 | 
     | FE_PHC2870_clk_enable/A                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.000 |   2.909 |   59.249 | 
     | FE_PHC2870_clk_enable/Q                            |   v   | FE_PHN2870_clk_enable                              | BU_5VX1    | 0.306 |   3.214 |   59.554 | 
     | FE_OFC10_clk_enable/A                              |   v   | FE_PHN2870_clk_enable                              | BU_5VX4    | 0.000 |   3.214 |   59.554 | 
     | FE_OFC10_clk_enable/Q                              |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.230 |   3.445 |   59.784 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.000 |   3.445 |   59.784 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.395 |   3.839 |   60.179 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.012 |   3.851 |   60.191 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.240 |   4.092 |   60.432 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.092 |   60.432 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.175 |   4.267 |   60.607 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.267 |   60.607 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4    | 0.305 |   4.572 |   60.912 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2    | 0.004 |   4.576 |   60.916 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2    | 0.266 |   4.842 |   61.181 | 
     | FE_OFC11_clk_enable/A                              |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1    | 0.000 |   4.842 |   61.181 | 
     | FE_OFC11_clk_enable/Q                              |   ^   | FE_OFN11_clk_enable                                | IN_5VX1    | 0.415 |   5.257 |   61.596 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   ^   | FE_OFN11_clk_enable                                | IN_5VX8    | 0.004 |   5.260 |   61.600 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.108 |   5.368 |   61.708 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.001 |   5.369 |   61.709 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8    | 0.088 |   5.457 |   61.797 | 
     | FE_OFC13_clk_enable/A                              |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12   | 0.001 |   5.458 |   61.798 | 
     | FE_OFC13_clk_enable/Q                              |   v   | FE_OFN13_clk_enable                                | IN_5VX12   | 0.602 |   6.060 |   62.399 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | FE_OFN13_clk_enable                                | BU_5VX1    | 0.061 |   6.121 |   62.461 | 
     | _clk_enable/A                                      |       |                                                    |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.280 |   6.401 |   62.741 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.000 |   6.401 |   62.741 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1    | 0.194 |   6.596 |   62.936 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0    | 0.000 |   6.596 |   62.936 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0    | 0.223 |   6.818 |   63.158 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2    | 0.000 |   6.818 |   63.158 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2    | 0.197 |   7.015 |   63.355 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1    | 0.000 |   7.015 |   63.355 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.200 |   7.215 |   63.555 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.000 |   7.215 |   63.555 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.200 |   7.416 |   63.755 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.000 |   7.416 |   63.755 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.189 |   7.605 |   63.944 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.000 |   7.605 |   63.944 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.184 |   7.788 |   64.128 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.000 |   7.788 |   64.128 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1    | 0.212 |   8.000 |   64.340 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2  | 0.000 |   8.000 |   64.340 | 
     |                                                    |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   v   | enable_r1_1_13_1                                   | AND2_5VX2  | 0.271 |   8.271 |   64.611 | 
     | g1708/B                                            |   v   | enable_r1_1_13_1                                   | NA2_5VX4   | 0.000 |   8.271 |   64.611 | 
     | g1708/Q                                            |   ^   | n_31                                               | NA2_5VX4   | 0.318 |   8.589 |   64.929 | 
     | g1632/B                                            |   ^   | n_31                                               | NO2I1_5VX1 | 0.003 |   8.592 |   64.932 | 
     | g1632/Q                                            |   v   | n_72                                               | NO2I1_5VX1 | 0.122 |   8.715 |   65.054 | 
     | Upsample3_bypass_reg_reg[0]/D                      |   v   | n_72                                               | DFRQ_5VX4  | 0.000 |   8.715 |   65.054 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -56.340 | 
     | Upsample3_bypass_reg_reg[0]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -56.340 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[8]/C 
Endpoint:   Upsample3_bypass_reg_reg[8]/D (v) checked with  leading edge of 
'clk_1_13'
Beginpoint: clk_enable                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.054
  Arrival Time                  8.715
  Slack Time                  -56.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk_enable                                         |   v   | clk_enable                                         |            |       |   0.000 |   56.339 | 
     | FE_PHC5712_clk_enable/A                            |   v   | clk_enable                                         | BU_5VX1    | 0.000 |   0.000 |   56.339 | 
     | FE_PHC5712_clk_enable/Q                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.161 |   0.161 |   56.500 | 
     | FE_PHC5711_clk_enable/A                            |   v   | FE_PHN5712_clk_enable                              | BU_5VX1    | 0.000 |   0.161 |   56.500 | 
     | FE_PHC5711_clk_enable/Q                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX1    | 0.189 |   0.351 |   56.690 | 
     | FE_PHC5707_clk_enable/A                            |   v   | FE_PHN5711_clk_enable                              | BU_5VX0    | 0.000 |   0.351 |   56.690 | 
     | FE_PHC5707_clk_enable/Q                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.188 |   0.539 |   56.878 | 
     | FE_PHC5699_clk_enable/A                            |   v   | FE_PHN5707_clk_enable                              | BU_5VX0    | 0.000 |   0.539 |   56.878 | 
     | FE_PHC5699_clk_enable/Q                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.199 |   0.737 |   57.077 | 
     | FE_PHC5638_clk_enable/A                            |   v   | FE_PHN5699_clk_enable                              | BU_5VX0    | 0.000 |   0.737 |   57.077 | 
     | FE_PHC5638_clk_enable/Q                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX0    | 0.252 |   0.990 |   57.329 | 
     | FE_PHC2622_clk_enable/A                            |   v   | FE_PHN5638_clk_enable                              | BU_5VX2    | 0.000 |   0.990 |   57.329 | 
     | FE_PHC2622_clk_enable/Q                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.237 |   1.226 |   57.566 | 
     | FE_PHC2725_clk_enable/A                            |   v   | FE_PHN2622_clk_enable                              | BU_5VX2    | 0.000 |   1.226 |   57.566 | 
     | FE_PHC2725_clk_enable/Q                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX2    | 0.222 |   1.448 |   57.788 | 
     | FE_PHC2816_clk_enable/A                            |   v   | FE_PHN2725_clk_enable                              | BU_5VX3    | 0.000 |   1.448 |   57.788 | 
     | FE_PHC2816_clk_enable/Q                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX3    | 0.171 |   1.619 |   57.959 | 
     | FE_PHC5709_clk_enable/A                            |   v   | FE_PHN2816_clk_enable                              | BU_5VX1    | 0.000 |   1.619 |   57.959 | 
     | FE_PHC5709_clk_enable/Q                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX1    | 0.262 |   1.882 |   58.221 | 
     | FE_PHC2845_clk_enable/A                            |   v   | FE_PHN5709_clk_enable                              | BU_5VX0    | 0.000 |   1.882 |   58.221 | 
     | FE_PHC2845_clk_enable/Q                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.215 |   2.096 |   58.435 | 
     | FE_PHC2838_clk_enable/A                            |   v   | FE_PHN2845_clk_enable                              | BU_5VX0    | 0.000 |   2.096 |   58.435 | 
     | FE_PHC2838_clk_enable/Q                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX0    | 0.202 |   2.298 |   58.637 | 
     | FE_PHC2781_clk_enable/A                            |   v   | FE_PHN2838_clk_enable                              | BU_5VX1    | 0.000 |   2.298 |   58.637 | 
     | FE_PHC2781_clk_enable/Q                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.207 |   2.506 |   58.845 | 
     | FE_PHC2887_clk_enable/A                            |   v   | FE_PHN2781_clk_enable                              | BU_5VX1    | 0.000 |   2.506 |   58.845 | 
     | FE_PHC2887_clk_enable/Q                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.197 |   2.703 |   59.042 | 
     | FE_PHC5710_clk_enable/A                            |   v   | FE_PHN5710_clk_enable                              | BU_5VX1    | 0.000 |   2.703 |   59.042 | 
     | FE_PHC5710_clk_enable/Q                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.206 |   2.909 |   59.248 | 
     | FE_PHC2870_clk_enable/A                            |   v   | FE_PHN2887_clk_enable                              | BU_5VX1    | 0.000 |   2.909 |   59.248 | 
     | FE_PHC2870_clk_enable/Q                            |   v   | FE_PHN2870_clk_enable                              | BU_5VX1    | 0.306 |   3.214 |   59.554 | 
     | FE_OFC10_clk_enable/A                              |   v   | FE_PHN2870_clk_enable                              | BU_5VX4    | 0.000 |   3.214 |   59.554 | 
     | FE_OFC10_clk_enable/Q                              |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.230 |   3.445 |   59.784 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   v   | FE_OFN10_clk_enable                                | BU_5VX4    | 0.000 |   3.445 |   59.784 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.395 |   3.839 |   60.179 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4    | 0.012 |   3.851 |   60.191 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.240 |   4.092 |   60.431 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.092 |   60.431 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.175 |   4.267 |   60.606 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4    | 0.000 |   4.267 |   60.606 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4    | 0.305 |   4.572 |   60.911 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   v   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2    | 0.004 |   4.576 |   60.915 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2    | 0.266 |   4.842 |   61.181 | 
     | FE_OFC11_clk_enable/A                              |   v   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1    | 0.000 |   4.842 |   61.181 | 
     | FE_OFC11_clk_enable/Q                              |   ^   | FE_OFN11_clk_enable                                | IN_5VX1    | 0.415 |   5.257 |   61.596 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   ^   | FE_OFN11_clk_enable                                | IN_5VX8    | 0.004 |   5.260 |   61.600 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.108 |   5.368 |   61.708 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   v   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8    | 0.001 |   5.369 |   61.709 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8    | 0.088 |   5.457 |   61.796 | 
     | FE_OFC13_clk_enable/A                              |   ^   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12   | 0.001 |   5.458 |   61.797 | 
     | FE_OFC13_clk_enable/Q                              |   v   | FE_OFN13_clk_enable                                | IN_5VX12   | 0.602 |   6.060 |   62.399 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | FE_OFN13_clk_enable                                | BU_5VX1    | 0.061 |   6.121 |   62.460 | 
     | _clk_enable/A                                      |       |                                                    |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.280 |   6.401 |   62.741 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1    | 0.000 |   6.401 |   62.741 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1    | 0.194 |   6.596 |   62.935 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0    | 0.000 |   6.596 |   62.935 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0    | 0.223 |   6.818 |   63.158 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2    | 0.000 |   6.818 |   63.158 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2    | 0.197 |   7.015 |   63.354 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1    | 0.000 |   7.015 |   63.354 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.200 |   7.215 |   63.555 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1    | 0.000 |   7.215 |   63.555 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.200 |   7.416 |   63.755 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1    | 0.000 |   7.416 |   63.755 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.189 |   7.605 |   63.944 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1    | 0.000 |   7.605 |   63.944 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.184 |   7.788 |   64.128 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1    | 0.000 |   7.788 |   64.128 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1    | 0.212 |   8.000 |   64.340 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   v   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2  | 0.000 |   8.000 |   64.340 | 
     |                                                    |       | _clk_enable                                        |            |       |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   v   | enable_r1_1_13_1                                   | AND2_5VX2  | 0.271 |   8.271 |   64.610 | 
     | g1708/B                                            |   v   | enable_r1_1_13_1                                   | NA2_5VX4   | 0.000 |   8.271 |   64.610 | 
     | g1708/Q                                            |   ^   | n_31                                               | NA2_5VX4   | 0.318 |   8.589 |   64.928 | 
     | g1635/B                                            |   ^   | n_31                                               | NO2I1_5VX1 | 0.003 |   8.592 |   64.931 | 
     | g1635/Q                                            |   v   | n_69                                               | NO2I1_5VX1 | 0.123 |   8.715 |   65.054 | 
     | Upsample3_bypass_reg_reg[8]/D                      |   v   | n_69                                               | DFRQ_5VX4  | 0.000 |   8.715 |   65.054 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -56.339 | 
     | Upsample3_bypass_reg_reg[8]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -56.339 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin Filter_1_1/s_1_out1_1_reg[34]/C 
Endpoint:   Filter_1_1/s_1_out1_1_reg[34]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                      (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.266
+ Hold                          0.098
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.364
  Arrival Time                  6.265
  Slack Time                   -0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                    Net                    |   Cell    | Delay | Arrival | Required | 
     |                                             |       |                                           |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                  |   v   | clk_enable                                |           |       |   0.000 |    0.099 | 
     | FE_PHC5712_clk_enable/A                     |   v   | clk_enable                                | BU_5VX1   | 0.000 |   0.000 |    0.099 | 
     | FE_PHC5712_clk_enable/Q                     |   v   | FE_PHN5712_clk_enable                     | BU_5VX1   | 0.161 |   0.161 |    0.260 | 
     | FE_PHC5711_clk_enable/A                     |   v   | FE_PHN5712_clk_enable                     | BU_5VX1   | 0.000 |   0.161 |    0.260 | 
     | FE_PHC5711_clk_enable/Q                     |   v   | FE_PHN5711_clk_enable                     | BU_5VX1   | 0.189 |   0.350 |    0.450 | 
     | FE_PHC5707_clk_enable/A                     |   v   | FE_PHN5711_clk_enable                     | BU_5VX0   | 0.000 |   0.350 |    0.450 | 
     | FE_PHC5707_clk_enable/Q                     |   v   | FE_PHN5707_clk_enable                     | BU_5VX0   | 0.188 |   0.539 |    0.638 | 
     | FE_PHC5699_clk_enable/A                     |   v   | FE_PHN5707_clk_enable                     | BU_5VX0   | 0.000 |   0.539 |    0.638 | 
     | FE_PHC5699_clk_enable/Q                     |   v   | FE_PHN5699_clk_enable                     | BU_5VX0   | 0.199 |   0.737 |    0.837 | 
     | FE_PHC5638_clk_enable/A                     |   v   | FE_PHN5699_clk_enable                     | BU_5VX0   | 0.000 |   0.737 |    0.837 | 
     | FE_PHC5638_clk_enable/Q                     |   v   | FE_PHN5638_clk_enable                     | BU_5VX0   | 0.252 |   0.990 |    1.089 | 
     | FE_PHC2622_clk_enable/A                     |   v   | FE_PHN5638_clk_enable                     | BU_5VX2   | 0.000 |   0.990 |    1.089 | 
     | FE_PHC2622_clk_enable/Q                     |   v   | FE_PHN2622_clk_enable                     | BU_5VX2   | 0.237 |   1.226 |    1.326 | 
     | FE_PHC2725_clk_enable/A                     |   v   | FE_PHN2622_clk_enable                     | BU_5VX2   | 0.000 |   1.226 |    1.326 | 
     | FE_PHC2725_clk_enable/Q                     |   v   | FE_PHN2725_clk_enable                     | BU_5VX2   | 0.222 |   1.448 |    1.548 | 
     | FE_PHC2816_clk_enable/A                     |   v   | FE_PHN2725_clk_enable                     | BU_5VX3   | 0.000 |   1.448 |    1.548 | 
     | FE_PHC2816_clk_enable/Q                     |   v   | FE_PHN2816_clk_enable                     | BU_5VX3   | 0.171 |   1.619 |    1.719 | 
     | FE_PHC5709_clk_enable/A                     |   v   | FE_PHN2816_clk_enable                     | BU_5VX1   | 0.000 |   1.619 |    1.719 | 
     | FE_PHC5709_clk_enable/Q                     |   v   | FE_PHN5709_clk_enable                     | BU_5VX1   | 0.262 |   1.882 |    1.981 | 
     | FE_PHC2845_clk_enable/A                     |   v   | FE_PHN5709_clk_enable                     | BU_5VX0   | 0.000 |   1.882 |    1.981 | 
     | FE_PHC2845_clk_enable/Q                     |   v   | FE_PHN2845_clk_enable                     | BU_5VX0   | 0.215 |   2.096 |    2.195 | 
     | FE_PHC2838_clk_enable/A                     |   v   | FE_PHN2845_clk_enable                     | BU_5VX0   | 0.000 |   2.096 |    2.195 | 
     | FE_PHC2838_clk_enable/Q                     |   v   | FE_PHN2838_clk_enable                     | BU_5VX0   | 0.202 |   2.298 |    2.397 | 
     | FE_PHC2781_clk_enable/A                     |   v   | FE_PHN2838_clk_enable                     | BU_5VX1   | 0.000 |   2.298 |    2.397 | 
     | FE_PHC2781_clk_enable/Q                     |   v   | FE_PHN2781_clk_enable                     | BU_5VX1   | 0.207 |   2.506 |    2.605 | 
     | FE_PHC2887_clk_enable/A                     |   v   | FE_PHN2781_clk_enable                     | BU_5VX1   | 0.000 |   2.506 |    2.605 | 
     | FE_PHC2887_clk_enable/Q                     |   v   | FE_PHN5710_clk_enable                     | BU_5VX1   | 0.197 |   2.703 |    2.802 | 
     | FE_PHC5710_clk_enable/A                     |   v   | FE_PHN5710_clk_enable                     | BU_5VX1   | 0.000 |   2.703 |    2.802 | 
     | FE_PHC5710_clk_enable/Q                     |   v   | FE_PHN2887_clk_enable                     | BU_5VX1   | 0.206 |   2.909 |    3.008 | 
     | FE_PHC2870_clk_enable/A                     |   v   | FE_PHN2887_clk_enable                     | BU_5VX1   | 0.000 |   2.909 |    3.008 | 
     | FE_PHC2870_clk_enable/Q                     |   v   | FE_PHN2870_clk_enable                     | BU_5VX1   | 0.306 |   3.214 |    3.314 | 
     | FE_OFC10_clk_enable/A                       |   v   | FE_PHN2870_clk_enable                     | BU_5VX4   | 0.000 |   3.214 |    3.314 | 
     | FE_OFC10_clk_enable/Q                       |   v   | FE_OFN10_clk_enable                       | BU_5VX4   | 0.230 |   3.445 |    3.544 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A            |   v   | FE_OFN10_clk_enable                       | BU_5VX4   | 0.000 |   3.445 |    3.544 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q            |   v   | FE_PHN2977_FE_OFN10_clk_enable            | BU_5VX4   | 0.395 |   3.839 |    3.939 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A            |   v   | FE_PHN2977_FE_OFN10_clk_enable            | BU_5VX4   | 0.012 |   3.851 |    3.951 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q            |   v   | FE_PHN2858_FE_OFN10_clk_enable            | BU_5VX4   | 0.240 |   4.092 |    4.191 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A            |   v   | FE_PHN2858_FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   4.092 |    4.191 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q            |   v   | FE_PHN2869_FE_OFN10_clk_enable            | BU_5VX4   | 0.175 |   4.267 |    4.367 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A            |   v   | FE_PHN2869_FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   4.267 |    4.367 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q            |   v   | FE_PHN2886_FE_OFN10_clk_enable            | BU_5VX4   | 0.305 |   4.572 |    4.671 | 
     | Filter_1_1/FE_PHC2909_FE_OFN10_clk_enable/A |   v   | FE_PHN2886_FE_OFN10_clk_enable            | BU_5VX0   | 0.004 |   4.576 |    4.675 | 
     | Filter_1_1/FE_PHC2909_FE_OFN10_clk_enable/Q |   v   | Filter_1_1/FE_PHN2909_FE_OFN10_clk_enable | BU_5VX0   | 0.315 |   4.890 |    4.990 | 
     | Filter_1_1/FE_PHC4823_FE_OFN10_clk_enable/A |   v   | Filter_1_1/FE_PHN2909_FE_OFN10_clk_enable | DLY1_5VX1 | 0.000 |   4.890 |    4.990 | 
     | Filter_1_1/FE_PHC4823_FE_OFN10_clk_enable/Q |   v   | Filter_1_1/FE_PHN4823_FE_OFN10_clk_enable | DLY1_5VX1 | 0.918 |   5.809 |    5.908 | 
     | Filter_1_1/g18335/D                         |   v   | Filter_1_1/FE_PHN4823_FE_OFN10_clk_enable | AN22_5VX1 | 0.000 |   5.809 |    5.908 | 
     | Filter_1_1/g18335/Q                         |   ^   | Filter_1_1/n_146                          | AN22_5VX1 | 0.192 |   6.001 |    6.100 | 
     | Filter_1_1/g18028/A                         |   ^   | Filter_1_1/n_146                          | NO2_5VX1  | 0.000 |   6.001 |    6.100 | 
     | Filter_1_1/g18028/Q                         |   v   | Filter_1_1/n_524                          | NO2_5VX1  | 0.074 |   6.075 |    6.174 | 
     | Filter_1_1/FE_PHC3997_n_524/A               |   v   | Filter_1_1/n_524                          | BU_5VX1   | 0.000 |   6.075 |    6.174 | 
     | Filter_1_1/FE_PHC3997_n_524/Q               |   v   | Filter_1_1/FE_PHN3997_n_524               | BU_5VX1   | 0.190 |   6.265 |    6.364 | 
     | Filter_1_1/s_1_out1_1_reg[34]/D             |   v   | Filter_1_1/FE_PHN3997_n_524               | DFRQ_5VX1 | 0.000 |   6.265 |    6.364 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |   -0.099 | 
     | clk__L1_I0/A                    |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -0.099 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | IN_5VX16  | 0.343 |   0.343 |    0.244 | 
     | clk__L2_I3/A                    |   v   | clk__L1_N0  | IN_5VX16  | 0.009 |   0.352 |    0.253 | 
     | clk__L2_I3/Q                    |   ^   | clk__L2_N3  | IN_5VX16  | 0.403 |   0.755 |    0.655 | 
     | clk__L3_I7/A                    |   ^   | clk__L2_N3  | BU_5VX16  | 0.008 |   0.762 |    0.663 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | BU_5VX16  | 0.228 |   0.991 |    0.891 | 
     | clk__L4_I15/A                   |   ^   | clk__L3_N7  | BU_5VX16  | 0.005 |   0.996 |    0.897 | 
     | clk__L4_I15/Q                   |   ^   | clk__L4_N15 | BU_5VX16  | 0.268 |   1.264 |    1.164 | 
     | Filter_1_1/s_1_out1_1_reg[34]/C |   ^   | clk__L4_N15 | DFRQ_5VX1 | 0.002 |   1.266 |    1.166 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin Filter_1_1/b_2_3_out1_1_reg[46]/C 
Endpoint:   Filter_1_1/b_2_3_out1_1_reg[46]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset                             (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.288
+ Hold                          0.098
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.387
  Arrival Time                  6.330
  Slack Time                   -0.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                             |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                             |   ^   | reset                       |           |       |   0.000 |    0.057 | 
     | FE_PHC4939_reset/A                |   ^   | reset                       | BU_5VX16  | 0.004 |   0.004 |    0.061 | 
     | FE_PHC4939_reset/Q                |   ^   | FE_PHN4939_reset            | BU_5VX16  | 0.191 |   0.195 |    0.252 | 
     | Filter_1_1/FE_PHC5330_reset/A     |   ^   | FE_PHN4939_reset            | BU_5VX8   | 0.007 |   0.202 |    0.259 | 
     | Filter_1_1/FE_PHC5330_reset/Q     |   ^   | Filter_1_1/FE_PHN5330_reset | BU_5VX8   | 0.191 |   0.393 |    0.450 | 
     | Filter_1_1/FE_PHC3191_reset/A     |   ^   | Filter_1_1/FE_PHN5330_reset | DLY4_5VX1 | 0.000 |   0.393 |    0.450 | 
     | Filter_1_1/FE_PHC3191_reset/Q     |   ^   | Filter_1_1/FE_PHN3191_reset | DLY4_5VX1 | 4.146 |   4.540 |    4.596 | 
     | Filter_1_1/FE_PHC2857_reset/A     |   ^   | Filter_1_1/FE_PHN3191_reset | BU_5VX1   | 0.000 |   4.540 |    4.596 | 
     | Filter_1_1/FE_PHC2857_reset/Q     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX1   | 1.099 |   5.639 |    5.695 | 
     | Filter_1_1/FE_PHC2885_reset/A     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX0   | 0.008 |   5.646 |    5.703 | 
     | Filter_1_1/FE_PHC2885_reset/Q     |   ^   | Filter_1_1/FE_PHN2885_reset | BU_5VX0   | 0.552 |   6.198 |    6.254 | 
     | Filter_1_1/g18166/B               |   ^   | Filter_1_1/FE_PHN2885_reset | NO2_5VX1  | 0.001 |   6.199 |    6.255 | 
     | Filter_1_1/g18166/Q               |   v   | Filter_1_1/n_656            | NO2_5VX1  | 0.131 |   6.330 |    6.387 | 
     | Filter_1_1/b_2_3_out1_1_reg[46]/D |   v   | Filter_1_1/n_656            | DFRQ_5VX2 | 0.000 |   6.330 |    6.387 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.057 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.057 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.286 | 
     | clk__L2_I2/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.295 | 
     | clk__L2_I2/Q                      |   ^   | clk__L2_N2 | IN_5VX16  | 0.398 |   0.751 |    0.694 | 
     | clk__L3_I4/A                      |   ^   | clk__L2_N2 | BU_5VX12  | 0.007 |   0.758 |    0.701 | 
     | clk__L3_I4/Q                      |   ^   | clk__L3_N4 | BU_5VX12  | 0.240 |   0.998 |    0.941 | 
     | clk__L4_I9/A                      |   ^   | clk__L3_N4 | BU_5VX16  | 0.005 |   1.003 |    0.946 | 
     | clk__L4_I9/Q                      |   ^   | clk__L4_N9 | BU_5VX16  | 0.272 |   1.275 |    1.219 | 
     | Filter_1_1/b_2_3_out1_1_reg[46]/C |   ^   | clk__L4_N9 | DFRQ_5VX2 | 0.013 |   1.288 |    1.232 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin Filter_1_1/b_2_3_out1_1_reg[47]/C 
Endpoint:   Filter_1_1/b_2_3_out1_1_reg[47]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset                             (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.271
+ Hold                          0.099
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.370
  Arrival Time                  6.315
  Slack Time                   -0.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                             |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                             |   ^   | reset                       |           |       |   0.000 |    0.055 | 
     | FE_PHC4939_reset/A                |   ^   | reset                       | BU_5VX16  | 0.004 |   0.004 |    0.059 | 
     | FE_PHC4939_reset/Q                |   ^   | FE_PHN4939_reset            | BU_5VX16  | 0.191 |   0.195 |    0.250 | 
     | Filter_1_1/FE_PHC5330_reset/A     |   ^   | FE_PHN4939_reset            | BU_5VX8   | 0.007 |   0.202 |    0.257 | 
     | Filter_1_1/FE_PHC5330_reset/Q     |   ^   | Filter_1_1/FE_PHN5330_reset | BU_5VX8   | 0.191 |   0.393 |    0.448 | 
     | Filter_1_1/FE_PHC3191_reset/A     |   ^   | Filter_1_1/FE_PHN5330_reset | DLY4_5VX1 | 0.000 |   0.393 |    0.448 | 
     | Filter_1_1/FE_PHC3191_reset/Q     |   ^   | Filter_1_1/FE_PHN3191_reset | DLY4_5VX1 | 4.146 |   4.540 |    4.594 | 
     | Filter_1_1/FE_PHC2857_reset/A     |   ^   | Filter_1_1/FE_PHN3191_reset | BU_5VX1   | 0.000 |   4.540 |    4.595 | 
     | Filter_1_1/FE_PHC2857_reset/Q     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX1   | 1.099 |   5.639 |    5.693 | 
     | Filter_1_1/FE_PHC2885_reset/A     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX0   | 0.008 |   5.646 |    5.701 | 
     | Filter_1_1/FE_PHC2885_reset/Q     |   ^   | Filter_1_1/FE_PHN2885_reset | BU_5VX0   | 0.552 |   6.198 |    6.253 | 
     | Filter_1_1/g18167/B               |   ^   | Filter_1_1/FE_PHN2885_reset | NO2_5VX1  | 0.001 |   6.199 |    6.253 | 
     | Filter_1_1/g18167/Q               |   v   | Filter_1_1/n_655            | NO2_5VX1  | 0.116 |   6.315 |    6.370 | 
     | Filter_1_1/b_2_3_out1_1_reg[47]/D |   v   | Filter_1_1/n_655            | DFRQ_5VX2 | 0.000 |   6.315 |    6.370 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.055 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.055 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.288 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.297 | 
     | clk__L2_I0/Q                      |   ^   | clk__L2_N0 | IN_5VX16  | 0.392 |   0.744 |    0.689 | 
     | clk__L3_I1/A                      |   ^   | clk__L2_N0 | BU_5VX16  | 0.001 |   0.745 |    0.690 | 
     | clk__L3_I1/Q                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.231 |   0.976 |    0.921 | 
     | clk__L4_I3/A                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.011 |   0.987 |    0.932 | 
     | clk__L4_I3/Q                      |   ^   | clk__L4_N3 | BU_5VX16  | 0.272 |   1.259 |    1.204 | 
     | Filter_1_1/b_2_3_out1_1_reg[47]/C |   ^   | clk__L4_N3 | DFRQ_5VX2 | 0.012 |   1.271 |    1.216 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin Filter_1_1/b_2_3_out1_1_reg[48]/C 
Endpoint:   Filter_1_1/b_2_3_out1_1_reg[48]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset                             (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.268
+ Hold                          0.098
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.367
  Arrival Time                  6.329
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                             |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                             |   ^   | reset                       |           |       |   0.000 |    0.038 | 
     | FE_PHC4939_reset/A                |   ^   | reset                       | BU_5VX16  | 0.004 |   0.004 |    0.042 | 
     | FE_PHC4939_reset/Q                |   ^   | FE_PHN4939_reset            | BU_5VX16  | 0.191 |   0.195 |    0.233 | 
     | Filter_1_1/FE_PHC5330_reset/A     |   ^   | FE_PHN4939_reset            | BU_5VX8   | 0.007 |   0.202 |    0.240 | 
     | Filter_1_1/FE_PHC5330_reset/Q     |   ^   | Filter_1_1/FE_PHN5330_reset | BU_5VX8   | 0.191 |   0.393 |    0.431 | 
     | Filter_1_1/FE_PHC3191_reset/A     |   ^   | Filter_1_1/FE_PHN5330_reset | DLY4_5VX1 | 0.000 |   0.393 |    0.431 | 
     | Filter_1_1/FE_PHC3191_reset/Q     |   ^   | Filter_1_1/FE_PHN3191_reset | DLY4_5VX1 | 4.146 |   4.540 |    4.577 | 
     | Filter_1_1/FE_PHC2857_reset/A     |   ^   | Filter_1_1/FE_PHN3191_reset | BU_5VX1   | 0.000 |   4.540 |    4.577 | 
     | Filter_1_1/FE_PHC2857_reset/Q     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX1   | 1.099 |   5.639 |    5.676 | 
     | Filter_1_1/FE_PHC2885_reset/A     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX0   | 0.008 |   5.646 |    5.684 | 
     | Filter_1_1/FE_PHC2885_reset/Q     |   ^   | Filter_1_1/FE_PHN2885_reset | BU_5VX0   | 0.552 |   6.198 |    6.235 | 
     | Filter_1_1/g18168/B               |   ^   | Filter_1_1/FE_PHN2885_reset | NO2_5VX1  | 0.001 |   6.199 |    6.236 | 
     | Filter_1_1/g18168/Q               |   v   | Filter_1_1/n_654            | NO2_5VX1  | 0.130 |   6.329 |    6.367 | 
     | Filter_1_1/b_2_3_out1_1_reg[48]/D |   v   | Filter_1_1/n_654            | DFRQ_5VX2 | 0.000 |   6.329 |    6.367 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.038 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.037 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.305 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.314 | 
     | clk__L2_I0/Q                      |   ^   | clk__L2_N0 | IN_5VX16  | 0.392 |   0.744 |    0.706 | 
     | clk__L3_I1/A                      |   ^   | clk__L2_N0 | BU_5VX16  | 0.001 |   0.745 |    0.707 | 
     | clk__L3_I1/Q                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.231 |   0.976 |    0.938 | 
     | clk__L4_I4/A                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.011 |   0.987 |    0.949 | 
     | clk__L4_I4/Q                      |   ^   | clk__L4_N4 | BU_5VX16  | 0.270 |   1.257 |    1.219 | 
     | Filter_1_1/b_2_3_out1_1_reg[48]/C |   ^   | clk__L4_N4 | DFRQ_5VX2 | 0.012 |   1.268 |    1.231 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin Filter_1_1/b_2_3_out1_1_reg[44]/C 
Endpoint:   Filter_1_1/b_2_3_out1_1_reg[44]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset                             (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.271
+ Hold                          0.097
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.368
  Arrival Time                  6.332
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                             |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                             |   ^   | reset                       |           |       |   0.000 |    0.036 | 
     | FE_PHC4939_reset/A                |   ^   | reset                       | BU_5VX16  | 0.004 |   0.004 |    0.040 | 
     | FE_PHC4939_reset/Q                |   ^   | FE_PHN4939_reset            | BU_5VX16  | 0.191 |   0.195 |    0.231 | 
     | Filter_1_1/FE_PHC5330_reset/A     |   ^   | FE_PHN4939_reset            | BU_5VX8   | 0.007 |   0.202 |    0.239 | 
     | Filter_1_1/FE_PHC5330_reset/Q     |   ^   | Filter_1_1/FE_PHN5330_reset | BU_5VX8   | 0.191 |   0.393 |    0.430 | 
     | Filter_1_1/FE_PHC3191_reset/A     |   ^   | Filter_1_1/FE_PHN5330_reset | DLY4_5VX1 | 0.000 |   0.393 |    0.430 | 
     | Filter_1_1/FE_PHC3191_reset/Q     |   ^   | Filter_1_1/FE_PHN3191_reset | DLY4_5VX1 | 4.146 |   4.540 |    4.576 | 
     | Filter_1_1/FE_PHC2857_reset/A     |   ^   | Filter_1_1/FE_PHN3191_reset | BU_5VX1   | 0.000 |   4.540 |    4.576 | 
     | Filter_1_1/FE_PHC2857_reset/Q     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX1   | 1.099 |   5.639 |    5.675 | 
     | Filter_1_1/FE_PHC2885_reset/A     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX0   | 0.008 |   5.646 |    5.682 | 
     | Filter_1_1/FE_PHC2885_reset/Q     |   ^   | Filter_1_1/FE_PHN2885_reset | BU_5VX0   | 0.552 |   6.198 |    6.234 | 
     | Filter_1_1/g18164/B               |   ^   | Filter_1_1/FE_PHN2885_reset | NO2_5VX1  | 0.001 |   6.199 |    6.235 | 
     | Filter_1_1/g18164/Q               |   v   | Filter_1_1/n_658            | NO2_5VX1  | 0.133 |   6.332 |    6.368 | 
     | Filter_1_1/b_2_3_out1_1_reg[44]/D |   v   | Filter_1_1/n_658            | DFRQ_5VX2 | 0.000 |   6.332 |    6.368 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.036 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.036 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.307 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.316 | 
     | clk__L2_I0/Q                      |   ^   | clk__L2_N0 | IN_5VX16  | 0.392 |   0.744 |    0.708 | 
     | clk__L3_I1/A                      |   ^   | clk__L2_N0 | BU_5VX16  | 0.001 |   0.745 |    0.709 | 
     | clk__L3_I1/Q                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.231 |   0.976 |    0.940 | 
     | clk__L4_I3/A                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.011 |   0.987 |    0.951 | 
     | clk__L4_I3/Q                      |   ^   | clk__L4_N3 | BU_5VX16  | 0.272 |   1.259 |    1.223 | 
     | Filter_1_1/b_2_3_out1_1_reg[44]/C |   ^   | clk__L4_N3 | DFRQ_5VX2 | 0.012 |   1.271 |    1.235 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin Filter_1_1/s_2_out1_1_reg[48]/C 
Endpoint:   Filter_1_1/s_2_out1_1_reg[48]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                      (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.290
+ Hold                          0.099
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.389
  Arrival Time                  6.360
  Slack Time                   -0.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                    Net                    |   Cell    | Delay | Arrival | Required | 
     |                                             |       |                                           |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                  |   v   | clk_enable                                |           |       |   0.000 |    0.029 | 
     | FE_PHC5712_clk_enable/A                     |   v   | clk_enable                                | BU_5VX1   | 0.000 |   0.000 |    0.029 | 
     | FE_PHC5712_clk_enable/Q                     |   v   | FE_PHN5712_clk_enable                     | BU_5VX1   | 0.161 |   0.161 |    0.190 | 
     | FE_PHC5711_clk_enable/A                     |   v   | FE_PHN5712_clk_enable                     | BU_5VX1   | 0.000 |   0.161 |    0.190 | 
     | FE_PHC5711_clk_enable/Q                     |   v   | FE_PHN5711_clk_enable                     | BU_5VX1   | 0.189 |   0.350 |    0.380 | 
     | FE_PHC5707_clk_enable/A                     |   v   | FE_PHN5711_clk_enable                     | BU_5VX0   | 0.000 |   0.350 |    0.380 | 
     | FE_PHC5707_clk_enable/Q                     |   v   | FE_PHN5707_clk_enable                     | BU_5VX0   | 0.188 |   0.539 |    0.568 | 
     | FE_PHC5699_clk_enable/A                     |   v   | FE_PHN5707_clk_enable                     | BU_5VX0   | 0.000 |   0.539 |    0.568 | 
     | FE_PHC5699_clk_enable/Q                     |   v   | FE_PHN5699_clk_enable                     | BU_5VX0   | 0.199 |   0.737 |    0.766 | 
     | FE_PHC5638_clk_enable/A                     |   v   | FE_PHN5699_clk_enable                     | BU_5VX0   | 0.000 |   0.737 |    0.766 | 
     | FE_PHC5638_clk_enable/Q                     |   v   | FE_PHN5638_clk_enable                     | BU_5VX0   | 0.252 |   0.990 |    1.019 | 
     | FE_PHC2622_clk_enable/A                     |   v   | FE_PHN5638_clk_enable                     | BU_5VX2   | 0.000 |   0.990 |    1.019 | 
     | FE_PHC2622_clk_enable/Q                     |   v   | FE_PHN2622_clk_enable                     | BU_5VX2   | 0.237 |   1.226 |    1.255 | 
     | FE_PHC2725_clk_enable/A                     |   v   | FE_PHN2622_clk_enable                     | BU_5VX2   | 0.000 |   1.226 |    1.255 | 
     | FE_PHC2725_clk_enable/Q                     |   v   | FE_PHN2725_clk_enable                     | BU_5VX2   | 0.222 |   1.448 |    1.477 | 
     | FE_PHC2816_clk_enable/A                     |   v   | FE_PHN2725_clk_enable                     | BU_5VX3   | 0.000 |   1.448 |    1.477 | 
     | FE_PHC2816_clk_enable/Q                     |   v   | FE_PHN2816_clk_enable                     | BU_5VX3   | 0.171 |   1.619 |    1.648 | 
     | FE_PHC5709_clk_enable/A                     |   v   | FE_PHN2816_clk_enable                     | BU_5VX1   | 0.000 |   1.619 |    1.648 | 
     | FE_PHC5709_clk_enable/Q                     |   v   | FE_PHN5709_clk_enable                     | BU_5VX1   | 0.262 |   1.882 |    1.911 | 
     | FE_PHC2845_clk_enable/A                     |   v   | FE_PHN5709_clk_enable                     | BU_5VX0   | 0.000 |   1.882 |    1.911 | 
     | FE_PHC2845_clk_enable/Q                     |   v   | FE_PHN2845_clk_enable                     | BU_5VX0   | 0.215 |   2.096 |    2.125 | 
     | FE_PHC2838_clk_enable/A                     |   v   | FE_PHN2845_clk_enable                     | BU_5VX0   | 0.000 |   2.096 |    2.125 | 
     | FE_PHC2838_clk_enable/Q                     |   v   | FE_PHN2838_clk_enable                     | BU_5VX0   | 0.202 |   2.298 |    2.327 | 
     | FE_PHC2781_clk_enable/A                     |   v   | FE_PHN2838_clk_enable                     | BU_5VX1   | 0.000 |   2.298 |    2.327 | 
     | FE_PHC2781_clk_enable/Q                     |   v   | FE_PHN2781_clk_enable                     | BU_5VX1   | 0.207 |   2.506 |    2.535 | 
     | FE_PHC2887_clk_enable/A                     |   v   | FE_PHN2781_clk_enable                     | BU_5VX1   | 0.000 |   2.506 |    2.535 | 
     | FE_PHC2887_clk_enable/Q                     |   v   | FE_PHN5710_clk_enable                     | BU_5VX1   | 0.197 |   2.703 |    2.732 | 
     | FE_PHC5710_clk_enable/A                     |   v   | FE_PHN5710_clk_enable                     | BU_5VX1   | 0.000 |   2.703 |    2.732 | 
     | FE_PHC5710_clk_enable/Q                     |   v   | FE_PHN2887_clk_enable                     | BU_5VX1   | 0.206 |   2.909 |    2.938 | 
     | FE_PHC2870_clk_enable/A                     |   v   | FE_PHN2887_clk_enable                     | BU_5VX1   | 0.000 |   2.909 |    2.938 | 
     | FE_PHC2870_clk_enable/Q                     |   v   | FE_PHN2870_clk_enable                     | BU_5VX1   | 0.306 |   3.214 |    3.243 | 
     | FE_OFC10_clk_enable/A                       |   v   | FE_PHN2870_clk_enable                     | BU_5VX4   | 0.000 |   3.214 |    3.243 | 
     | FE_OFC10_clk_enable/Q                       |   v   | FE_OFN10_clk_enable                       | BU_5VX4   | 0.230 |   3.445 |    3.474 | 
     | Filter_1_1/FE_PHC3024_FE_OFN10_clk_enable/A |   v   | FE_OFN10_clk_enable                       | BU_5VX0   | 0.000 |   3.445 |    3.474 | 
     | Filter_1_1/FE_PHC3024_FE_OFN10_clk_enable/Q |   v   | Filter_1_1/FE_PHN3024_FE_OFN10_clk_enable | BU_5VX0   | 0.368 |   3.813 |    3.842 | 
     | Filter_1_1/FE_PHC2901_FE_OFN10_clk_enable/A |   v   | Filter_1_1/FE_PHN3024_FE_OFN10_clk_enable | BU_5VX1   | 0.000 |   3.813 |    3.842 | 
     | Filter_1_1/FE_PHC2901_FE_OFN10_clk_enable/Q |   v   | Filter_1_1/FE_PHN2901_FE_OFN10_clk_enable | BU_5VX1   | 0.274 |   4.087 |    4.116 | 
     | Filter_1_1/FE_PHC4319_FE_OFN10_clk_enable/A |   v   | Filter_1_1/FE_PHN2901_FE_OFN10_clk_enable | DLY2_5VX1 | 0.000 |   4.087 |    4.116 | 
     | Filter_1_1/FE_PHC4319_FE_OFN10_clk_enable/Q |   v   | Filter_1_1/FE_PHN4319_FE_OFN10_clk_enable | DLY2_5VX1 | 1.934 |   6.021 |    6.050 | 
     | Filter_1_1/g18416/D                         |   v   | Filter_1_1/FE_PHN4319_FE_OFN10_clk_enable | AN22_5VX1 | 0.000 |   6.021 |    6.050 | 
     | Filter_1_1/g18416/Q                         |   ^   | Filter_1_1/n_117                          | AN22_5VX1 | 0.255 |   6.275 |    6.304 | 
     | Filter_1_1/g18051/A                         |   ^   | Filter_1_1/n_117                          | NO2_5VX1  | 0.000 |   6.275 |    6.304 | 
     | Filter_1_1/g18051/Q                         |   v   | Filter_1_1/n_495                          | NO2_5VX1  | 0.085 |   6.360 |    6.389 | 
     | Filter_1_1/s_2_out1_1_reg[48]/D             |   v   | Filter_1_1/n_495                          | DFRQ_5VX2 | 0.000 |   6.360 |    6.389 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |            |           |       |  Time   |   Time   | 
     |---------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk        |           |       |   0.000 |   -0.029 | 
     | clk__L1_I0/A                    |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.029 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.314 | 
     | clk__L2_I0/A                    |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.323 | 
     | clk__L2_I0/Q                    |   ^   | clk__L2_N0 | IN_5VX16  | 0.392 |   0.744 |    0.715 | 
     | clk__L3_I0/A                    |   ^   | clk__L2_N0 | BU_5VX16  | 0.001 |   0.745 |    0.716 | 
     | clk__L3_I0/Q                    |   ^   | clk__L3_N0 | BU_5VX16  | 0.242 |   0.987 |    0.958 | 
     | clk__L4_I2/A                    |   ^   | clk__L3_N0 | BU_5VX16  | 0.008 |   0.995 |    0.966 | 
     | clk__L4_I2/Q                    |   ^   | clk__L4_N2 | BU_5VX16  | 0.274 |   1.269 |    1.240 | 
     | Filter_1_1/s_2_out1_1_reg[48]/C |   ^   | clk__L4_N2 | DFRQ_5VX2 | 0.021 |   1.290 |    1.261 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin Filter_1_1/s_2_out1_1_reg[40]/C 
Endpoint:   Filter_1_1/s_2_out1_1_reg[40]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                      (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.290
+ Hold                          0.096
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.386
  Arrival Time                  6.360
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                    Net                    |   Cell    | Delay | Arrival | Required | 
     |                                             |       |                                           |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                  |   v   | clk_enable                                |           |       |   0.000 |    0.026 | 
     | FE_PHC5712_clk_enable/A                     |   v   | clk_enable                                | BU_5VX1   | 0.000 |   0.000 |    0.026 | 
     | FE_PHC5712_clk_enable/Q                     |   v   | FE_PHN5712_clk_enable                     | BU_5VX1   | 0.161 |   0.161 |    0.187 | 
     | FE_PHC5711_clk_enable/A                     |   v   | FE_PHN5712_clk_enable                     | BU_5VX1   | 0.000 |   0.161 |    0.187 | 
     | FE_PHC5711_clk_enable/Q                     |   v   | FE_PHN5711_clk_enable                     | BU_5VX1   | 0.189 |   0.350 |    0.376 | 
     | FE_PHC5707_clk_enable/A                     |   v   | FE_PHN5711_clk_enable                     | BU_5VX0   | 0.000 |   0.350 |    0.376 | 
     | FE_PHC5707_clk_enable/Q                     |   v   | FE_PHN5707_clk_enable                     | BU_5VX0   | 0.188 |   0.539 |    0.564 | 
     | FE_PHC5699_clk_enable/A                     |   v   | FE_PHN5707_clk_enable                     | BU_5VX0   | 0.000 |   0.539 |    0.564 | 
     | FE_PHC5699_clk_enable/Q                     |   v   | FE_PHN5699_clk_enable                     | BU_5VX0   | 0.199 |   0.737 |    0.763 | 
     | FE_PHC5638_clk_enable/A                     |   v   | FE_PHN5699_clk_enable                     | BU_5VX0   | 0.000 |   0.737 |    0.763 | 
     | FE_PHC5638_clk_enable/Q                     |   v   | FE_PHN5638_clk_enable                     | BU_5VX0   | 0.252 |   0.990 |    1.015 | 
     | FE_PHC2622_clk_enable/A                     |   v   | FE_PHN5638_clk_enable                     | BU_5VX2   | 0.000 |   0.990 |    1.015 | 
     | FE_PHC2622_clk_enable/Q                     |   v   | FE_PHN2622_clk_enable                     | BU_5VX2   | 0.237 |   1.226 |    1.252 | 
     | FE_PHC2725_clk_enable/A                     |   v   | FE_PHN2622_clk_enable                     | BU_5VX2   | 0.000 |   1.226 |    1.252 | 
     | FE_PHC2725_clk_enable/Q                     |   v   | FE_PHN2725_clk_enable                     | BU_5VX2   | 0.222 |   1.448 |    1.474 | 
     | FE_PHC2816_clk_enable/A                     |   v   | FE_PHN2725_clk_enable                     | BU_5VX3   | 0.000 |   1.448 |    1.474 | 
     | FE_PHC2816_clk_enable/Q                     |   v   | FE_PHN2816_clk_enable                     | BU_5VX3   | 0.171 |   1.619 |    1.645 | 
     | FE_PHC5709_clk_enable/A                     |   v   | FE_PHN2816_clk_enable                     | BU_5VX1   | 0.000 |   1.619 |    1.645 | 
     | FE_PHC5709_clk_enable/Q                     |   v   | FE_PHN5709_clk_enable                     | BU_5VX1   | 0.262 |   1.882 |    1.907 | 
     | FE_PHC2845_clk_enable/A                     |   v   | FE_PHN5709_clk_enable                     | BU_5VX0   | 0.000 |   1.882 |    1.907 | 
     | FE_PHC2845_clk_enable/Q                     |   v   | FE_PHN2845_clk_enable                     | BU_5VX0   | 0.215 |   2.096 |    2.122 | 
     | FE_PHC2838_clk_enable/A                     |   v   | FE_PHN2845_clk_enable                     | BU_5VX0   | 0.000 |   2.096 |    2.122 | 
     | FE_PHC2838_clk_enable/Q                     |   v   | FE_PHN2838_clk_enable                     | BU_5VX0   | 0.202 |   2.298 |    2.324 | 
     | FE_PHC2781_clk_enable/A                     |   v   | FE_PHN2838_clk_enable                     | BU_5VX1   | 0.000 |   2.298 |    2.324 | 
     | FE_PHC2781_clk_enable/Q                     |   v   | FE_PHN2781_clk_enable                     | BU_5VX1   | 0.207 |   2.506 |    2.531 | 
     | FE_PHC2887_clk_enable/A                     |   v   | FE_PHN2781_clk_enable                     | BU_5VX1   | 0.000 |   2.506 |    2.531 | 
     | FE_PHC2887_clk_enable/Q                     |   v   | FE_PHN5710_clk_enable                     | BU_5VX1   | 0.197 |   2.703 |    2.729 | 
     | FE_PHC5710_clk_enable/A                     |   v   | FE_PHN5710_clk_enable                     | BU_5VX1   | 0.000 |   2.703 |    2.729 | 
     | FE_PHC5710_clk_enable/Q                     |   v   | FE_PHN2887_clk_enable                     | BU_5VX1   | 0.206 |   2.909 |    2.934 | 
     | FE_PHC2870_clk_enable/A                     |   v   | FE_PHN2887_clk_enable                     | BU_5VX1   | 0.000 |   2.909 |    2.934 | 
     | FE_PHC2870_clk_enable/Q                     |   v   | FE_PHN2870_clk_enable                     | BU_5VX1   | 0.306 |   3.214 |    3.240 | 
     | FE_OFC10_clk_enable/A                       |   v   | FE_PHN2870_clk_enable                     | BU_5VX4   | 0.000 |   3.214 |    3.240 | 
     | FE_OFC10_clk_enable/Q                       |   v   | FE_OFN10_clk_enable                       | BU_5VX4   | 0.230 |   3.445 |    3.470 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A            |   v   | FE_OFN10_clk_enable                       | BU_5VX4   | 0.000 |   3.445 |    3.470 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q            |   v   | FE_PHN2977_FE_OFN10_clk_enable            | BU_5VX4   | 0.395 |   3.839 |    3.865 | 
     | Filter_1_1/FE_PHC4280_FE_OFN10_clk_enable/A |   v   | FE_PHN2977_FE_OFN10_clk_enable            | DLY2_5VX1 | 0.003 |   3.842 |    3.868 | 
     | Filter_1_1/FE_PHC4280_FE_OFN10_clk_enable/Q |   v   | Filter_1_1/FE_PHN4280_FE_OFN10_clk_enable | DLY2_5VX1 | 1.982 |   5.824 |    5.850 | 
     | Filter_1_1/g18258/D                         |   v   | Filter_1_1/FE_PHN4280_FE_OFN10_clk_enable | AN22_5VX1 | 0.000 |   5.824 |    5.850 | 
     | Filter_1_1/g18258/Q                         |   ^   | Filter_1_1/n_125                          | AN22_5VX1 | 0.243 |   6.067 |    6.093 | 
     | Filter_1_1/g18045/A                         |   ^   | Filter_1_1/n_125                          | NO2_5VX1  | 0.000 |   6.067 |    6.093 | 
     | Filter_1_1/g18045/Q                         |   v   | Filter_1_1/n_503                          | NO2_5VX1  | 0.084 |   6.152 |    6.177 | 
     | Filter_1_1/FE_PHC4035_n_503/A               |   v   | Filter_1_1/n_503                          | BU_5VX0   | 0.000 |   6.152 |    6.177 | 
     | Filter_1_1/FE_PHC4035_n_503/Q               |   v   | Filter_1_1/FE_PHN4035_n_503               | BU_5VX0   | 0.209 |   6.360 |    6.386 | 
     | Filter_1_1/s_2_out1_1_reg[40]/D             |   v   | Filter_1_1/FE_PHN4035_n_503               | DFRQ_5VX1 | 0.000 |   6.360 |    6.386 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |            |           |       |  Time   |   Time   | 
     |---------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk        |           |       |   0.000 |   -0.026 | 
     | clk__L1_I0/A                    |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.025 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.317 | 
     | clk__L2_I0/A                    |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.327 | 
     | clk__L2_I0/Q                    |   ^   | clk__L2_N0 | IN_5VX16  | 0.392 |   0.744 |    0.718 | 
     | clk__L3_I0/A                    |   ^   | clk__L2_N0 | BU_5VX16  | 0.001 |   0.745 |    0.719 | 
     | clk__L3_I0/Q                    |   ^   | clk__L3_N0 | BU_5VX16  | 0.242 |   0.987 |    0.961 | 
     | clk__L4_I2/A                    |   ^   | clk__L3_N0 | BU_5VX16  | 0.008 |   0.995 |    0.969 | 
     | clk__L4_I2/Q                    |   ^   | clk__L4_N2 | BU_5VX16  | 0.274 |   1.269 |    1.244 | 
     | Filter_1_1/s_2_out1_1_reg[40]/C |   ^   | clk__L4_N2 | DFRQ_5VX1 | 0.021 |   1.290 |    1.264 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin Filter_1_1/b_2_2_out1_1_reg[47]/C 
Endpoint:   Filter_1_1/b_2_2_out1_1_reg[47]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.273
+ Hold                          0.080
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.353
  Arrival Time                  6.411
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                        |   v   | clk_enable                     |           |       |   0.000 |   -0.059 | 
     | FE_PHC5712_clk_enable/A           |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.059 | 
     | FE_PHC5712_clk_enable/Q           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.102 | 
     | FE_PHC5711_clk_enable/A           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.102 | 
     | FE_PHC5711_clk_enable/Q           |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.292 | 
     | FE_PHC5707_clk_enable/A           |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.292 | 
     | FE_PHC5707_clk_enable/Q           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.480 | 
     | FE_PHC5699_clk_enable/A           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.480 | 
     | FE_PHC5699_clk_enable/Q           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.679 | 
     | FE_PHC5638_clk_enable/A           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.679 | 
     | FE_PHC5638_clk_enable/Q           |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.931 | 
     | FE_PHC2622_clk_enable/A           |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.931 | 
     | FE_PHC2622_clk_enable/Q           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.168 | 
     | FE_PHC2725_clk_enable/A           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.168 | 
     | FE_PHC2725_clk_enable/Q           |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.390 | 
     | FE_PHC2816_clk_enable/A           |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.390 | 
     | FE_PHC2816_clk_enable/Q           |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.561 | 
     | FE_PHC5709_clk_enable/A           |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.561 | 
     | FE_PHC5709_clk_enable/Q           |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.823 | 
     | FE_PHC2845_clk_enable/A           |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.823 | 
     | FE_PHC2845_clk_enable/Q           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    2.037 | 
     | FE_PHC2838_clk_enable/A           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    2.037 | 
     | FE_PHC2838_clk_enable/Q           |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.239 | 
     | FE_PHC2781_clk_enable/A           |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.239 | 
     | FE_PHC2781_clk_enable/Q           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.447 | 
     | FE_PHC2887_clk_enable/A           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.447 | 
     | FE_PHC2887_clk_enable/Q           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.644 | 
     | FE_PHC5710_clk_enable/A           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.644 | 
     | FE_PHC5710_clk_enable/Q           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.850 | 
     | FE_PHC2870_clk_enable/A           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.850 | 
     | FE_PHC2870_clk_enable/Q           |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.156 | 
     | FE_OFC10_clk_enable/A             |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.156 | 
     | FE_OFC10_clk_enable/Q             |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.386 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A  |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.386 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.781 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.793 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    4.033 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    4.033 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.208 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.208 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.513 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.517 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.783 | 
     | FE_OFC11_clk_enable/A             |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.783 | 
     | FE_OFC11_clk_enable/Q             |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.198 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A  |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.201 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.309 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.311 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q  |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.398 | 
     | FE_OFC13_clk_enable/A             |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.399 | 
     | FE_OFC13_clk_enable/Q             |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    6.001 | 
     | Filter_1_1/g18439/D               |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.015 |   6.075 |    6.016 | 
     | Filter_1_1/g18439/Q               |   ^   | Filter_1_1/n_302               | AN22_5VX1 | 0.253 |   6.328 |    6.269 | 
     | Filter_1_1/g18141/A               |   ^   | Filter_1_1/n_302               | NO2_5VX1  | 0.000 |   6.328 |    6.269 | 
     | Filter_1_1/g18141/Q               |   v   | Filter_1_1/n_678               | NO2_5VX1  | 0.083 |   6.411 |    6.353 | 
     | Filter_1_1/b_2_2_out1_1_reg[47]/D |   v   | Filter_1_1/n_678               | DFRQ_5VX4 | 0.000 |   6.411 |    6.353 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.059 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.059 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.402 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.411 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.813 | 
     | clk__L3_I3/A                      |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.762 |    0.820 | 
     | clk__L3_I3/Q                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.227 |   0.988 |    1.047 | 
     | clk__L4_I7/A                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.005 |   0.993 |    1.052 | 
     | clk__L4_I7/Q                      |   ^   | clk__L4_N7 | BU_5VX16  | 0.268 |   1.261 |    1.320 | 
     | Filter_1_1/b_2_2_out1_1_reg[47]/C |   ^   | clk__L4_N7 | DFRQ_5VX4 | 0.012 |   1.273 |    1.332 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin Filter_1_1/b_2_1_out1_1_reg[39]/C 
Endpoint:   Filter_1_1/b_2_1_out1_1_reg[39]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.275
+ Hold                          0.101
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.376
  Arrival Time                  6.448
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                        |   v   | clk_enable                     |           |       |   0.000 |   -0.072 | 
     | FE_PHC5712_clk_enable/A           |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.072 | 
     | FE_PHC5712_clk_enable/Q           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.089 | 
     | FE_PHC5711_clk_enable/A           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.089 | 
     | FE_PHC5711_clk_enable/Q           |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.279 | 
     | FE_PHC5707_clk_enable/A           |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.279 | 
     | FE_PHC5707_clk_enable/Q           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.467 | 
     | FE_PHC5699_clk_enable/A           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.467 | 
     | FE_PHC5699_clk_enable/Q           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.665 | 
     | FE_PHC5638_clk_enable/A           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.665 | 
     | FE_PHC5638_clk_enable/Q           |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.918 | 
     | FE_PHC2622_clk_enable/A           |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.918 | 
     | FE_PHC2622_clk_enable/Q           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.154 | 
     | FE_PHC2725_clk_enable/A           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.154 | 
     | FE_PHC2725_clk_enable/Q           |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.376 | 
     | FE_PHC2816_clk_enable/A           |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.376 | 
     | FE_PHC2816_clk_enable/Q           |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.547 | 
     | FE_PHC5709_clk_enable/A           |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.547 | 
     | FE_PHC5709_clk_enable/Q           |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.810 | 
     | FE_PHC2845_clk_enable/A           |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.810 | 
     | FE_PHC2845_clk_enable/Q           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    2.024 | 
     | FE_PHC2838_clk_enable/A           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    2.024 | 
     | FE_PHC2838_clk_enable/Q           |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.226 | 
     | FE_PHC2781_clk_enable/A           |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.226 | 
     | FE_PHC2781_clk_enable/Q           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.434 | 
     | FE_PHC2887_clk_enable/A           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.434 | 
     | FE_PHC2887_clk_enable/Q           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.631 | 
     | FE_PHC5710_clk_enable/A           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.631 | 
     | FE_PHC5710_clk_enable/Q           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.837 | 
     | FE_PHC2870_clk_enable/A           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.837 | 
     | FE_PHC2870_clk_enable/Q           |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.143 | 
     | FE_OFC10_clk_enable/A             |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.143 | 
     | FE_OFC10_clk_enable/Q             |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.373 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A  |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.373 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.768 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.780 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    4.020 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    4.020 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.195 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.195 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.500 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.504 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.770 | 
     | FE_OFC11_clk_enable/A             |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.770 | 
     | FE_OFC11_clk_enable/Q             |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.185 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A  |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.188 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.296 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.297 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q  |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.385 | 
     | FE_OFC13_clk_enable/A             |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.386 | 
     | FE_OFC13_clk_enable/Q             |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.988 | 
     | Filter_1_1/g18410/D               |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.050 |   6.109 |    6.037 | 
     | Filter_1_1/g18410/Q               |   ^   | Filter_1_1/n_325               | AN22_5VX1 | 0.258 |   6.367 |    6.295 | 
     | Filter_1_1/g18117/A               |   ^   | Filter_1_1/n_325               | NO2_5VX1  | 0.000 |   6.367 |    6.295 | 
     | Filter_1_1/g18117/Q               |   v   | Filter_1_1/n_701               | NO2_5VX1  | 0.081 |   6.448 |    6.376 | 
     | Filter_1_1/b_2_1_out1_1_reg[39]/D |   v   | Filter_1_1/n_701               | DFRQ_5VX1 | 0.000 |   6.448 |    6.376 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.072 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.072 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.415 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.424 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.826 | 
     | clk__L3_I3/A                      |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.762 |    0.833 | 
     | clk__L3_I3/Q                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.227 |   0.988 |    1.060 | 
     | clk__L4_I8/A                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.005 |   0.993 |    1.065 | 
     | clk__L4_I8/Q                      |   ^   | clk__L4_N8 | BU_5VX16  | 0.265 |   1.259 |    1.331 | 
     | Filter_1_1/b_2_1_out1_1_reg[39]/C |   ^   | clk__L4_N8 | DFRQ_5VX1 | 0.016 |   1.275 |    1.347 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin Filter_1_1/s_2_out1_1_reg[37]/C 
Endpoint:   Filter_1_1/s_2_out1_1_reg[37]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                      (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.290
+ Hold                          0.098
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.388
  Arrival Time                  6.462
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                    Net                    |   Cell    |  Delay | Arrival | Required | 
     |                                             |       |                                           |           |        |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------------------------------------+-----------+--------+---------+----------| 
     | clk_enable                                  |   v   | clk_enable                                |           |        |   0.000 |   -0.074 | 
     | FE_PHC5712_clk_enable/A                     |   v   | clk_enable                                | BU_5VX1   |  0.000 |   0.000 |   -0.074 | 
     | FE_PHC5712_clk_enable/Q                     |   v   | FE_PHN5712_clk_enable                     | BU_5VX1   |  0.161 |   0.161 |    0.087 | 
     | FE_PHC5711_clk_enable/A                     |   v   | FE_PHN5712_clk_enable                     | BU_5VX1   |  0.000 |   0.161 |    0.087 | 
     | FE_PHC5711_clk_enable/Q                     |   v   | FE_PHN5711_clk_enable                     | BU_5VX1   |  0.189 |   0.350 |    0.276 | 
     | FE_PHC5707_clk_enable/A                     |   v   | FE_PHN5711_clk_enable                     | BU_5VX0   |  0.000 |   0.350 |    0.276 | 
     | FE_PHC5707_clk_enable/Q                     |   v   | FE_PHN5707_clk_enable                     | BU_5VX0   |  0.188 |   0.539 |    0.465 | 
     | FE_PHC5699_clk_enable/A                     |   v   | FE_PHN5707_clk_enable                     | BU_5VX0   |  0.000 |   0.539 |    0.465 | 
     | FE_PHC5699_clk_enable/Q                     |   v   | FE_PHN5699_clk_enable                     | BU_5VX0   |  0.199 |   0.737 |    0.663 | 
     | FE_PHC5638_clk_enable/A                     |   v   | FE_PHN5699_clk_enable                     | BU_5VX0   |  0.000 |   0.737 |    0.663 | 
     | FE_PHC5638_clk_enable/Q                     |   v   | FE_PHN5638_clk_enable                     | BU_5VX0   |  0.252 |   0.990 |    0.916 | 
     | FE_PHC2622_clk_enable/A                     |   v   | FE_PHN5638_clk_enable                     | BU_5VX2   |  0.000 |   0.990 |    0.916 | 
     | FE_PHC2622_clk_enable/Q                     |   v   | FE_PHN2622_clk_enable                     | BU_5VX2   |  0.237 |   1.226 |    1.152 | 
     | FE_PHC2725_clk_enable/A                     |   v   | FE_PHN2622_clk_enable                     | BU_5VX2   |  0.000 |   1.226 |    1.152 | 
     | FE_PHC2725_clk_enable/Q                     |   v   | FE_PHN2725_clk_enable                     | BU_5VX2   |  0.222 |   1.448 |    1.374 | 
     | FE_PHC2816_clk_enable/A                     |   v   | FE_PHN2725_clk_enable                     | BU_5VX3   |  0.000 |   1.448 |    1.374 | 
     | FE_PHC2816_clk_enable/Q                     |   v   | FE_PHN2816_clk_enable                     | BU_5VX3   |  0.171 |   1.619 |    1.545 | 
     | FE_PHC5709_clk_enable/A                     |   v   | FE_PHN2816_clk_enable                     | BU_5VX1   |  0.000 |   1.619 |    1.545 | 
     | FE_PHC5709_clk_enable/Q                     |   v   | FE_PHN5709_clk_enable                     | BU_5VX1   |  0.262 |   1.882 |    1.807 | 
     | FE_PHC2845_clk_enable/A                     |   v   | FE_PHN5709_clk_enable                     | BU_5VX0   |  0.000 |   1.882 |    1.807 | 
     | FE_PHC2845_clk_enable/Q                     |   v   | FE_PHN2845_clk_enable                     | BU_5VX0   |  0.215 |   2.096 |    2.022 | 
     | FE_PHC2838_clk_enable/A                     |   v   | FE_PHN2845_clk_enable                     | BU_5VX0   |  0.000 |   2.096 |    2.022 | 
     | FE_PHC2838_clk_enable/Q                     |   v   | FE_PHN2838_clk_enable                     | BU_5VX0   |  0.202 |   2.298 |    2.224 | 
     | FE_PHC2781_clk_enable/A                     |   v   | FE_PHN2838_clk_enable                     | BU_5VX1   |  0.000 |   2.298 |    2.224 | 
     | FE_PHC2781_clk_enable/Q                     |   v   | FE_PHN2781_clk_enable                     | BU_5VX1   |  0.207 |   2.506 |    2.431 | 
     | FE_PHC2887_clk_enable/A                     |   v   | FE_PHN2781_clk_enable                     | BU_5VX1   |  0.000 |   2.506 |    2.431 | 
     | FE_PHC2887_clk_enable/Q                     |   v   | FE_PHN5710_clk_enable                     | BU_5VX1   |  0.197 |   2.703 |    2.629 | 
     | FE_PHC5710_clk_enable/A                     |   v   | FE_PHN5710_clk_enable                     | BU_5VX1   |  0.000 |   2.703 |    2.629 | 
     | FE_PHC5710_clk_enable/Q                     |   v   | FE_PHN2887_clk_enable                     | BU_5VX1   |  0.206 |   2.909 |    2.835 | 
     | FE_PHC2870_clk_enable/A                     |   v   | FE_PHN2887_clk_enable                     | BU_5VX1   |  0.000 |   2.909 |    2.835 | 
     | FE_PHC2870_clk_enable/Q                     |   v   | FE_PHN2870_clk_enable                     | BU_5VX1   |  0.306 |   3.214 |    3.140 | 
     | FE_OFC10_clk_enable/A                       |   v   | FE_PHN2870_clk_enable                     | BU_5VX4   |  0.000 |   3.214 |    3.140 | 
     | FE_OFC10_clk_enable/Q                       |   v   | FE_OFN10_clk_enable                       | BU_5VX4   |  0.230 |   3.445 |    3.370 | 
     | Filter_1_1/FE_PHC3024_FE_OFN10_clk_enable/A |   v   | FE_OFN10_clk_enable                       | BU_5VX0   |  0.000 |   3.445 |    3.370 | 
     | Filter_1_1/FE_PHC3024_FE_OFN10_clk_enable/Q |   v   | Filter_1_1/FE_PHN3024_FE_OFN10_clk_enable | BU_5VX0   |  0.368 |   3.813 |    3.739 | 
     | Filter_1_1/FE_OFC12_clk_enable/A            |   v   | Filter_1_1/FE_PHN3024_FE_OFN10_clk_enable | BU_5VX2   |  0.000 |   3.813 |    3.739 | 
     | Filter_1_1/FE_OFC12_clk_enable/Q            |   v   | Filter_1_1/FE_OFN12_clk_enable            | BU_5VX2   |  1.134 |   4.947 |    4.872 | 
     | Filter_1_1/FE_PHC2902_FE_OFN12_clk_enable/A |   v   | Filter_1_1/FE_OFN12_clk_enable            | BU_5VX1   |  0.002 |   4.949 |    4.875 | 
     | Filter_1_1/FE_PHC2902_FE_OFN12_clk_enable/Q |   v   | Filter_1_1/FE_PHN2902_FE_OFN12_clk_enable | BU_5VX1   |  0.771 |   5.720 |    5.646 | 
     | Filter_1_1/g18274/D                         |   v   | Filter_1_1/FE_PHN2902_FE_OFN12_clk_enable | AN22_5VX1 | -0.015 |   5.704 |    5.630 | 
     | Filter_1_1/g18274/Q                         |   ^   | Filter_1_1/n_128                          | AN22_5VX1 |  0.294 |   5.998 |    5.924 | 
     | Filter_1_1/g18146/A                         |   ^   | Filter_1_1/n_128                          | NO2_5VX1  |  0.000 |   5.998 |    5.924 | 
     | Filter_1_1/g18146/Q                         |   v   | Filter_1_1/FE_PHN4601_n_506               | NO2_5VX1  |  0.078 |   6.076 |    6.002 | 
     | Filter_1_1/FE_PHC4937_n_506/A               |   v   | Filter_1_1/FE_PHN4601_n_506               | BU_5VX0   |  0.000 |   6.076 |    6.002 | 
     | Filter_1_1/FE_PHC4937_n_506/Q               |   v   | Filter_1_1/FE_PHN4937_n_506               | BU_5VX0   |  0.185 |   6.261 |    6.187 | 
     | Filter_1_1/FE_PHC4601_n_506/A               |   v   | Filter_1_1/FE_PHN4937_n_506               | BU_5VX0   |  0.000 |   6.261 |    6.187 | 
     | Filter_1_1/FE_PHC4601_n_506/Q               |   v   | Filter_1_1/n_506                          | BU_5VX0   |  0.201 |   6.462 |    6.388 | 
     | Filter_1_1/s_2_out1_1_reg[37]/D             |   v   | Filter_1_1/n_506                          | DFRQ_5VX1 |  0.000 |   6.462 |    6.388 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |            |           |       |  Time   |   Time   | 
     |---------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk        |           |       |   0.000 |    0.074 | 
     | clk__L1_I0/A                    |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.074 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.417 | 
     | clk__L2_I0/A                    |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.426 | 
     | clk__L2_I0/Q                    |   ^   | clk__L2_N0 | IN_5VX16  | 0.392 |   0.744 |    0.818 | 
     | clk__L3_I0/A                    |   ^   | clk__L2_N0 | BU_5VX16  | 0.001 |   0.745 |    0.819 | 
     | clk__L3_I0/Q                    |   ^   | clk__L3_N0 | BU_5VX16  | 0.242 |   0.987 |    1.061 | 
     | clk__L4_I2/A                    |   ^   | clk__L3_N0 | BU_5VX16  | 0.008 |   0.995 |    1.069 | 
     | clk__L4_I2/Q                    |   ^   | clk__L4_N2 | BU_5VX16  | 0.274 |   1.269 |    1.343 | 
     | Filter_1_1/s_2_out1_1_reg[37]/C |   ^   | clk__L4_N2 | DFRQ_5VX1 | 0.021 |   1.290 |    1.364 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin Filter_1_1/b_2_2_out1_1_reg[49]/C 
Endpoint:   Filter_1_1/b_2_2_out1_1_reg[49]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.271
+ Hold                          0.079
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.350
  Arrival Time                  6.426
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                        |   v   | clk_enable                     |           |       |   0.000 |   -0.075 | 
     | FE_PHC5712_clk_enable/A           |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.075 | 
     | FE_PHC5712_clk_enable/Q           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.086 | 
     | FE_PHC5711_clk_enable/A           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.086 | 
     | FE_PHC5711_clk_enable/Q           |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.275 | 
     | FE_PHC5707_clk_enable/A           |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.275 | 
     | FE_PHC5707_clk_enable/Q           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.464 | 
     | FE_PHC5699_clk_enable/A           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.464 | 
     | FE_PHC5699_clk_enable/Q           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.662 | 
     | FE_PHC5638_clk_enable/A           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.662 | 
     | FE_PHC5638_clk_enable/Q           |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.915 | 
     | FE_PHC2622_clk_enable/A           |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.915 | 
     | FE_PHC2622_clk_enable/Q           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.151 | 
     | FE_PHC2725_clk_enable/A           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.151 | 
     | FE_PHC2725_clk_enable/Q           |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.373 | 
     | FE_PHC2816_clk_enable/A           |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.373 | 
     | FE_PHC2816_clk_enable/Q           |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.544 | 
     | FE_PHC5709_clk_enable/A           |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.544 | 
     | FE_PHC5709_clk_enable/Q           |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.806 | 
     | FE_PHC2845_clk_enable/A           |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.806 | 
     | FE_PHC2845_clk_enable/Q           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    2.021 | 
     | FE_PHC2838_clk_enable/A           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    2.021 | 
     | FE_PHC2838_clk_enable/Q           |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.223 | 
     | FE_PHC2781_clk_enable/A           |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.223 | 
     | FE_PHC2781_clk_enable/Q           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.430 | 
     | FE_PHC2887_clk_enable/A           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.430 | 
     | FE_PHC2887_clk_enable/Q           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.628 | 
     | FE_PHC5710_clk_enable/A           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.628 | 
     | FE_PHC5710_clk_enable/Q           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.834 | 
     | FE_PHC2870_clk_enable/A           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.834 | 
     | FE_PHC2870_clk_enable/Q           |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.139 | 
     | FE_OFC10_clk_enable/A             |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.139 | 
     | FE_OFC10_clk_enable/Q             |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.369 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A  |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.369 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.764 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.776 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    4.017 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    4.017 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.192 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.192 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.497 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.501 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.766 | 
     | FE_OFC11_clk_enable/A             |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.766 | 
     | FE_OFC11_clk_enable/Q             |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.181 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A  |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.185 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.293 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.294 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q  |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.382 | 
     | FE_OFC13_clk_enable/A             |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.383 | 
     | FE_OFC13_clk_enable/Q             |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.984 | 
     | Filter_1_1/g18442/D               |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.021 |   6.080 |    6.005 | 
     | Filter_1_1/g18442/Q               |   ^   | Filter_1_1/n_300               | AN22_5VX1 | 0.257 |   6.337 |    6.262 | 
     | Filter_1_1/g18143/A               |   ^   | Filter_1_1/n_300               | NO2_5VX1  | 0.000 |   6.337 |    6.262 | 
     | Filter_1_1/g18143/Q               |   v   | Filter_1_1/n_676               | NO2_5VX1  | 0.089 |   6.426 |    6.350 | 
     | Filter_1_1/b_2_2_out1_1_reg[49]/D |   v   | Filter_1_1/n_676               | DFRQ_5VX4 | 0.000 |   6.426 |    6.350 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.075 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.075 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.418 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.427 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.829 | 
     | clk__L3_I3/A                      |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.762 |    0.837 | 
     | clk__L3_I3/Q                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.227 |   0.988 |    1.063 | 
     | clk__L4_I7/A                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.005 |   0.993 |    1.068 | 
     | clk__L4_I7/Q                      |   ^   | clk__L4_N7 | BU_5VX16  | 0.268 |   1.261 |    1.336 | 
     | Filter_1_1/b_2_2_out1_1_reg[49]/C |   ^   | clk__L4_N7 | DFRQ_5VX4 | 0.010 |   1.271 |    1.347 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin Filter_1_1/b_2_2_out1_1_reg[50]/C 
Endpoint:   Filter_1_1/b_2_2_out1_1_reg[50]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.272
+ Hold                          0.079
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.352
  Arrival Time                  6.435
  Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                        |   v   | clk_enable                     |           |       |   0.000 |   -0.084 | 
     | FE_PHC5712_clk_enable/A           |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.084 | 
     | FE_PHC5712_clk_enable/Q           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.077 | 
     | FE_PHC5711_clk_enable/A           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.077 | 
     | FE_PHC5711_clk_enable/Q           |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.267 | 
     | FE_PHC5707_clk_enable/A           |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.267 | 
     | FE_PHC5707_clk_enable/Q           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.455 | 
     | FE_PHC5699_clk_enable/A           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.455 | 
     | FE_PHC5699_clk_enable/Q           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.654 | 
     | FE_PHC5638_clk_enable/A           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.654 | 
     | FE_PHC5638_clk_enable/Q           |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.906 | 
     | FE_PHC2622_clk_enable/A           |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.906 | 
     | FE_PHC2622_clk_enable/Q           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.143 | 
     | FE_PHC2725_clk_enable/A           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.143 | 
     | FE_PHC2725_clk_enable/Q           |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.365 | 
     | FE_PHC2816_clk_enable/A           |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.365 | 
     | FE_PHC2816_clk_enable/Q           |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.536 | 
     | FE_PHC5709_clk_enable/A           |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.536 | 
     | FE_PHC5709_clk_enable/Q           |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.798 | 
     | FE_PHC2845_clk_enable/A           |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.798 | 
     | FE_PHC2845_clk_enable/Q           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    2.012 | 
     | FE_PHC2838_clk_enable/A           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    2.012 | 
     | FE_PHC2838_clk_enable/Q           |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.214 | 
     | FE_PHC2781_clk_enable/A           |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.214 | 
     | FE_PHC2781_clk_enable/Q           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.422 | 
     | FE_PHC2887_clk_enable/A           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.422 | 
     | FE_PHC2887_clk_enable/Q           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.619 | 
     | FE_PHC5710_clk_enable/A           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.619 | 
     | FE_PHC5710_clk_enable/Q           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.825 | 
     | FE_PHC2870_clk_enable/A           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.825 | 
     | FE_PHC2870_clk_enable/Q           |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.131 | 
     | FE_OFC10_clk_enable/A             |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.131 | 
     | FE_OFC10_clk_enable/Q             |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.361 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A  |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.361 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.756 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.768 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    4.008 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    4.008 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.183 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.183 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.488 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.492 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.758 | 
     | FE_OFC11_clk_enable/A             |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.758 | 
     | FE_OFC11_clk_enable/Q             |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.173 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A  |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.176 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.284 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.286 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q  |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.373 | 
     | FE_OFC13_clk_enable/A             |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.374 | 
     | FE_OFC13_clk_enable/Q             |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.976 | 
     | Filter_1_1/g18443/D               |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.020 |   6.080 |    5.996 | 
     | Filter_1_1/g18443/Q               |   ^   | Filter_1_1/n_299               | AN22_5VX1 | 0.269 |   6.348 |    6.265 | 
     | Filter_1_1/g18145/A               |   ^   | Filter_1_1/n_299               | NO2_5VX1  | 0.000 |   6.348 |    6.265 | 
     | Filter_1_1/g18145/Q               |   v   | Filter_1_1/n_675               | NO2_5VX1  | 0.087 |   6.435 |    6.352 | 
     | Filter_1_1/b_2_2_out1_1_reg[50]/D |   v   | Filter_1_1/n_675               | DFRQ_5VX4 | 0.000 |   6.435 |    6.352 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.084 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.084 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.427 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.436 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.838 | 
     | clk__L3_I3/A                      |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.762 |    0.845 | 
     | clk__L3_I3/Q                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.227 |   0.988 |    1.072 | 
     | clk__L4_I7/A                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.005 |   0.993 |    1.077 | 
     | clk__L4_I7/Q                      |   ^   | clk__L4_N7 | BU_5VX16  | 0.268 |   1.261 |    1.345 | 
     | Filter_1_1/b_2_2_out1_1_reg[50]/C |   ^   | clk__L4_N7 | DFRQ_5VX4 | 0.011 |   1.272 |    1.356 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin Filter_1_1/b_2_2_out1_1_reg[48]/C 
Endpoint:   Filter_1_1/b_2_2_out1_1_reg[48]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.272
+ Hold                          0.077
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.350
  Arrival Time                  6.437
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                        |   v   | clk_enable                     |           |       |   0.000 |   -0.087 | 
     | FE_PHC5712_clk_enable/A           |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.087 | 
     | FE_PHC5712_clk_enable/Q           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.074 | 
     | FE_PHC5711_clk_enable/A           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.074 | 
     | FE_PHC5711_clk_enable/Q           |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.263 | 
     | FE_PHC5707_clk_enable/A           |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.263 | 
     | FE_PHC5707_clk_enable/Q           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.451 | 
     | FE_PHC5699_clk_enable/A           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.451 | 
     | FE_PHC5699_clk_enable/Q           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.650 | 
     | FE_PHC5638_clk_enable/A           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.650 | 
     | FE_PHC5638_clk_enable/Q           |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.902 | 
     | FE_PHC2622_clk_enable/A           |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.902 | 
     | FE_PHC2622_clk_enable/Q           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.139 | 
     | FE_PHC2725_clk_enable/A           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.139 | 
     | FE_PHC2725_clk_enable/Q           |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.361 | 
     | FE_PHC2816_clk_enable/A           |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.361 | 
     | FE_PHC2816_clk_enable/Q           |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.532 | 
     | FE_PHC5709_clk_enable/A           |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.532 | 
     | FE_PHC5709_clk_enable/Q           |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.794 | 
     | FE_PHC2845_clk_enable/A           |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.794 | 
     | FE_PHC2845_clk_enable/Q           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    2.009 | 
     | FE_PHC2838_clk_enable/A           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    2.009 | 
     | FE_PHC2838_clk_enable/Q           |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.211 | 
     | FE_PHC2781_clk_enable/A           |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.211 | 
     | FE_PHC2781_clk_enable/Q           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.418 | 
     | FE_PHC2887_clk_enable/A           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.418 | 
     | FE_PHC2887_clk_enable/Q           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.616 | 
     | FE_PHC5710_clk_enable/A           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.616 | 
     | FE_PHC5710_clk_enable/Q           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.821 | 
     | FE_PHC2870_clk_enable/A           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.821 | 
     | FE_PHC2870_clk_enable/Q           |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.127 | 
     | FE_OFC10_clk_enable/A             |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.127 | 
     | FE_OFC10_clk_enable/Q             |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.357 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A  |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.357 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.752 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.764 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    4.004 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    4.004 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.180 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.180 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.484 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.489 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.754 | 
     | FE_OFC11_clk_enable/A             |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.754 | 
     | FE_OFC11_clk_enable/Q             |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.169 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A  |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.173 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.281 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.282 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q  |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.370 | 
     | FE_OFC13_clk_enable/A             |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.371 | 
     | FE_OFC13_clk_enable/Q             |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.972 | 
     | Filter_1_1/g18440/D               |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.015 |   6.074 |    5.987 | 
     | Filter_1_1/g18440/Q               |   ^   | Filter_1_1/n_301               | AN22_5VX1 | 0.263 |   6.337 |    6.250 | 
     | Filter_1_1/g18142/A               |   ^   | Filter_1_1/n_301               | NO2_5VX1  | 0.000 |   6.337 |    6.250 | 
     | Filter_1_1/g18142/Q               |   v   | Filter_1_1/n_677               | NO2_5VX1  | 0.100 |   6.437 |    6.350 | 
     | Filter_1_1/b_2_2_out1_1_reg[48]/D |   v   | Filter_1_1/n_677               | DFRQ_5VX4 | 0.000 |   6.437 |    6.350 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.087 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.088 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.430 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.439 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.842 | 
     | clk__L3_I3/A                      |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.762 |    0.849 | 
     | clk__L3_I3/Q                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.227 |   0.988 |    1.076 | 
     | clk__L4_I7/A                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.005 |   0.993 |    1.081 | 
     | clk__L4_I7/Q                      |   ^   | clk__L4_N7 | BU_5VX16  | 0.268 |   1.261 |    1.349 | 
     | Filter_1_1/b_2_2_out1_1_reg[48]/C |   ^   | clk__L4_N7 | DFRQ_5VX4 | 0.011 |   1.272 |    1.360 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin Filter_1_1/s_1_out1_1_reg[38]/C 
Endpoint:   Filter_1_1/s_1_out1_1_reg[38]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                      (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.275
+ Hold                          0.080
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.355
  Arrival Time                  6.446
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                       |   v   | clk_enable                     |           |       |   0.000 |   -0.091 | 
     | FE_PHC5712_clk_enable/A          |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.091 | 
     | FE_PHC5712_clk_enable/Q          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.070 | 
     | FE_PHC5711_clk_enable/A          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.070 | 
     | FE_PHC5711_clk_enable/Q          |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.260 | 
     | FE_PHC5707_clk_enable/A          |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.260 | 
     | FE_PHC5707_clk_enable/Q          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.448 | 
     | FE_PHC5699_clk_enable/A          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.448 | 
     | FE_PHC5699_clk_enable/Q          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.647 | 
     | FE_PHC5638_clk_enable/A          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.647 | 
     | FE_PHC5638_clk_enable/Q          |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.899 | 
     | FE_PHC2622_clk_enable/A          |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.899 | 
     | FE_PHC2622_clk_enable/Q          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.136 | 
     | FE_PHC2725_clk_enable/A          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.136 | 
     | FE_PHC2725_clk_enable/Q          |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.358 | 
     | FE_PHC2816_clk_enable/A          |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.358 | 
     | FE_PHC2816_clk_enable/Q          |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.529 | 
     | FE_PHC5709_clk_enable/A          |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.529 | 
     | FE_PHC5709_clk_enable/Q          |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.791 | 
     | FE_PHC2845_clk_enable/A          |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.791 | 
     | FE_PHC2845_clk_enable/Q          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    2.005 | 
     | FE_PHC2838_clk_enable/A          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    2.005 | 
     | FE_PHC2838_clk_enable/Q          |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.207 | 
     | FE_PHC2781_clk_enable/A          |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.207 | 
     | FE_PHC2781_clk_enable/Q          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.415 | 
     | FE_PHC2887_clk_enable/A          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.415 | 
     | FE_PHC2887_clk_enable/Q          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.612 | 
     | FE_PHC5710_clk_enable/A          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.612 | 
     | FE_PHC5710_clk_enable/Q          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.818 | 
     | FE_PHC2870_clk_enable/A          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.818 | 
     | FE_PHC2870_clk_enable/Q          |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.124 | 
     | FE_OFC10_clk_enable/A            |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.124 | 
     | FE_OFC10_clk_enable/Q            |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.354 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.354 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.749 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.761 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    4.001 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    4.001 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.177 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.177 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.481 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.485 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.751 | 
     | FE_OFC11_clk_enable/A            |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.751 | 
     | FE_OFC11_clk_enable/Q            |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.166 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.170 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.278 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.279 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.366 | 
     | FE_OFC13_clk_enable/A            |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.367 | 
     | FE_OFC13_clk_enable/Q            |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.969 | 
     | Filter_1_1/g18338/D              |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.054 |   6.114 |    6.023 | 
     | Filter_1_1/g18338/Q              |   ^   | Filter_1_1/n_142               | AN22_5VX1 | 0.255 |   6.368 |    6.278 | 
     | Filter_1_1/g18135/A              |   ^   | Filter_1_1/n_142               | NO2_5VX1  | 0.000 |   6.368 |    6.278 | 
     | Filter_1_1/g18135/Q              |   v   | Filter_1_1/n_520               | NO2_5VX1  | 0.077 |   6.446 |    6.355 | 
     | Filter_1_1/s_1_out1_1_reg[38]/D  |   v   | Filter_1_1/n_520               | DFRQ_5VX4 | 0.000 |   6.446 |    6.355 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |    0.091 | 
     | clk__L1_I0/A                    |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.091 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | IN_5VX16  | 0.343 |   0.343 |    0.434 | 
     | clk__L2_I3/A                    |   v   | clk__L1_N0  | IN_5VX16  | 0.009 |   0.352 |    0.443 | 
     | clk__L2_I3/Q                    |   ^   | clk__L2_N3  | IN_5VX16  | 0.403 |   0.755 |    0.845 | 
     | clk__L3_I7/A                    |   ^   | clk__L2_N3  | BU_5VX16  | 0.008 |   0.762 |    0.853 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | BU_5VX16  | 0.228 |   0.990 |    1.081 | 
     | clk__L4_I14/A                   |   ^   | clk__L3_N7  | BU_5VX16  | 0.006 |   0.996 |    1.087 | 
     | clk__L4_I14/Q                   |   ^   | clk__L4_N14 | BU_5VX16  | 0.273 |   1.269 |    1.360 | 
     | Filter_1_1/s_1_out1_1_reg[38]/C |   ^   | clk__L4_N14 | DFRQ_5VX4 | 0.005 |   1.275 |    1.365 | 
     +------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Filter_1_1/b_2_1_out1_1_reg[42]/C 
Endpoint:   Filter_1_1/b_2_1_out1_1_reg[42]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.276
+ Hold                          0.080
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.356
  Arrival Time                  6.449
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                        |   v   | clk_enable                     |           |       |   0.000 |   -0.093 | 
     | FE_PHC5712_clk_enable/A           |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.093 | 
     | FE_PHC5712_clk_enable/Q           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.068 | 
     | FE_PHC5711_clk_enable/A           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.068 | 
     | FE_PHC5711_clk_enable/Q           |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.257 | 
     | FE_PHC5707_clk_enable/A           |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.257 | 
     | FE_PHC5707_clk_enable/Q           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.445 | 
     | FE_PHC5699_clk_enable/A           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.445 | 
     | FE_PHC5699_clk_enable/Q           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.644 | 
     | FE_PHC5638_clk_enable/A           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.644 | 
     | FE_PHC5638_clk_enable/Q           |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.896 | 
     | FE_PHC2622_clk_enable/A           |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.896 | 
     | FE_PHC2622_clk_enable/Q           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.133 | 
     | FE_PHC2725_clk_enable/A           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.133 | 
     | FE_PHC2725_clk_enable/Q           |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.355 | 
     | FE_PHC2816_clk_enable/A           |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.355 | 
     | FE_PHC2816_clk_enable/Q           |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.526 | 
     | FE_PHC5709_clk_enable/A           |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.526 | 
     | FE_PHC5709_clk_enable/Q           |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.788 | 
     | FE_PHC2845_clk_enable/A           |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.788 | 
     | FE_PHC2845_clk_enable/Q           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    2.003 | 
     | FE_PHC2838_clk_enable/A           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    2.003 | 
     | FE_PHC2838_clk_enable/Q           |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.205 | 
     | FE_PHC2781_clk_enable/A           |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.205 | 
     | FE_PHC2781_clk_enable/Q           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.412 | 
     | FE_PHC2887_clk_enable/A           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.412 | 
     | FE_PHC2887_clk_enable/Q           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.610 | 
     | FE_PHC5710_clk_enable/A           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.610 | 
     | FE_PHC5710_clk_enable/Q           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.815 | 
     | FE_PHC2870_clk_enable/A           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.815 | 
     | FE_PHC2870_clk_enable/Q           |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.121 | 
     | FE_OFC10_clk_enable/A             |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.121 | 
     | FE_OFC10_clk_enable/Q             |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.351 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A  |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.351 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.746 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.758 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    3.998 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    3.998 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.174 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.174 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.478 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.483 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.748 | 
     | FE_OFC11_clk_enable/A             |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.748 | 
     | FE_OFC11_clk_enable/Q             |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.163 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A  |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.167 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.275 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.276 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q  |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.364 | 
     | FE_OFC13_clk_enable/A             |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.365 | 
     | FE_OFC13_clk_enable/Q             |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.966 | 
     | Filter_1_1/g18414/D               |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.053 |   6.113 |    6.019 | 
     | Filter_1_1/g18414/Q               |   ^   | Filter_1_1/n_322               | AN22_5VX1 | 0.255 |   6.367 |    6.274 | 
     | Filter_1_1/g18120/A               |   ^   | Filter_1_1/n_322               | NO2_5VX1  | 0.000 |   6.367 |    6.274 | 
     | Filter_1_1/g18120/Q               |   v   | Filter_1_1/n_698               | NO2_5VX1  | 0.082 |   6.449 |    6.356 | 
     | Filter_1_1/b_2_1_out1_1_reg[42]/D |   v   | Filter_1_1/n_698               | DFRQ_5VX4 | 0.000 |   6.449 |    6.356 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.093 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.094 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.436 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.445 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.848 | 
     | clk__L3_I3/A                      |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.762 |    0.855 | 
     | clk__L3_I3/Q                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.227 |   0.988 |    1.082 | 
     | clk__L4_I8/A                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.005 |   0.993 |    1.087 | 
     | clk__L4_I8/Q                      |   ^   | clk__L4_N8 | BU_5VX16  | 0.265 |   1.259 |    1.352 | 
     | Filter_1_1/b_2_1_out1_1_reg[42]/C |   ^   | clk__L4_N8 | DFRQ_5VX4 | 0.017 |   1.276 |    1.369 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin Filter_1_1/s_1_out1_1_reg[37]/C 
Endpoint:   Filter_1_1/s_1_out1_1_reg[37]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                      (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.275
+ Hold                          0.080
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.355
  Arrival Time                  6.454
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                       |   v   | clk_enable                     |           |       |   0.000 |   -0.098 | 
     | FE_PHC5712_clk_enable/A          |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.098 | 
     | FE_PHC5712_clk_enable/Q          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.063 | 
     | FE_PHC5711_clk_enable/A          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.063 | 
     | FE_PHC5711_clk_enable/Q          |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.252 | 
     | FE_PHC5707_clk_enable/A          |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.252 | 
     | FE_PHC5707_clk_enable/Q          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.440 | 
     | FE_PHC5699_clk_enable/A          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.440 | 
     | FE_PHC5699_clk_enable/Q          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.639 | 
     | FE_PHC5638_clk_enable/A          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.639 | 
     | FE_PHC5638_clk_enable/Q          |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.891 | 
     | FE_PHC2622_clk_enable/A          |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.891 | 
     | FE_PHC2622_clk_enable/Q          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.128 | 
     | FE_PHC2725_clk_enable/A          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.128 | 
     | FE_PHC2725_clk_enable/Q          |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.350 | 
     | FE_PHC2816_clk_enable/A          |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.350 | 
     | FE_PHC2816_clk_enable/Q          |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.521 | 
     | FE_PHC5709_clk_enable/A          |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.521 | 
     | FE_PHC5709_clk_enable/Q          |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.783 | 
     | FE_PHC2845_clk_enable/A          |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.783 | 
     | FE_PHC2845_clk_enable/Q          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    1.998 | 
     | FE_PHC2838_clk_enable/A          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    1.998 | 
     | FE_PHC2838_clk_enable/Q          |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.200 | 
     | FE_PHC2781_clk_enable/A          |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.200 | 
     | FE_PHC2781_clk_enable/Q          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.407 | 
     | FE_PHC2887_clk_enable/A          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.407 | 
     | FE_PHC2887_clk_enable/Q          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.605 | 
     | FE_PHC5710_clk_enable/A          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.605 | 
     | FE_PHC5710_clk_enable/Q          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.810 | 
     | FE_PHC2870_clk_enable/A          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.810 | 
     | FE_PHC2870_clk_enable/Q          |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.116 | 
     | FE_OFC10_clk_enable/A            |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.116 | 
     | FE_OFC10_clk_enable/Q            |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.346 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.346 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.741 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.753 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    3.993 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    3.993 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.169 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.169 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.473 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.478 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.743 | 
     | FE_OFC11_clk_enable/A            |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.743 | 
     | FE_OFC11_clk_enable/Q            |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.158 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.162 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.270 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.271 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.359 | 
     | FE_OFC13_clk_enable/A            |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.360 | 
     | FE_OFC13_clk_enable/Q            |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.961 | 
     | Filter_1_1/g18256/D              |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.055 |   6.115 |    6.016 | 
     | Filter_1_1/g18256/Q              |   ^   | Filter_1_1/n_143               | AN22_5VX1 | 0.260 |   6.375 |    6.277 | 
     | Filter_1_1/g18031/A              |   ^   | Filter_1_1/n_143               | NO2_5VX1  | 0.000 |   6.375 |    6.277 | 
     | Filter_1_1/g18031/Q              |   v   | Filter_1_1/n_521               | NO2_5VX1  | 0.079 |   6.454 |    6.355 | 
     | Filter_1_1/s_1_out1_1_reg[37]/D  |   v   | Filter_1_1/n_521               | DFRQ_5VX4 | 0.000 |   6.454 |    6.355 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |    0.098 | 
     | clk__L1_I0/A                    |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.099 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | IN_5VX16  | 0.343 |   0.343 |    0.441 | 
     | clk__L2_I3/A                    |   v   | clk__L1_N0  | IN_5VX16  | 0.009 |   0.352 |    0.451 | 
     | clk__L2_I3/Q                    |   ^   | clk__L2_N3  | IN_5VX16  | 0.403 |   0.755 |    0.853 | 
     | clk__L3_I7/A                    |   ^   | clk__L2_N3  | BU_5VX16  | 0.008 |   0.762 |    0.861 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | BU_5VX16  | 0.228 |   0.990 |    1.089 | 
     | clk__L4_I14/A                   |   ^   | clk__L3_N7  | BU_5VX16  | 0.006 |   0.996 |    1.094 | 
     | clk__L4_I14/Q                   |   ^   | clk__L4_N14 | BU_5VX16  | 0.273 |   1.269 |    1.368 | 
     | Filter_1_1/s_1_out1_1_reg[37]/C |   ^   | clk__L4_N14 | DFRQ_5VX4 | 0.006 |   1.275 |    1.374 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin Filter_1_1/b_2_1_out1_1_reg[40]/C 
Endpoint:   Filter_1_1/b_2_1_out1_1_reg[40]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.273
+ Hold                          0.080
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.353
  Arrival Time                  6.452
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                        |   v   | clk_enable                     |           |       |   0.000 |   -0.098 | 
     | FE_PHC5712_clk_enable/A           |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.098 | 
     | FE_PHC5712_clk_enable/Q           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.063 | 
     | FE_PHC5711_clk_enable/A           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.063 | 
     | FE_PHC5711_clk_enable/Q           |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.252 | 
     | FE_PHC5707_clk_enable/A           |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.252 | 
     | FE_PHC5707_clk_enable/Q           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.440 | 
     | FE_PHC5699_clk_enable/A           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.440 | 
     | FE_PHC5699_clk_enable/Q           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.639 | 
     | FE_PHC5638_clk_enable/A           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.639 | 
     | FE_PHC5638_clk_enable/Q           |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.891 | 
     | FE_PHC2622_clk_enable/A           |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.891 | 
     | FE_PHC2622_clk_enable/Q           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.128 | 
     | FE_PHC2725_clk_enable/A           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.128 | 
     | FE_PHC2725_clk_enable/Q           |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.350 | 
     | FE_PHC2816_clk_enable/A           |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.350 | 
     | FE_PHC2816_clk_enable/Q           |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.521 | 
     | FE_PHC5709_clk_enable/A           |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.521 | 
     | FE_PHC5709_clk_enable/Q           |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.783 | 
     | FE_PHC2845_clk_enable/A           |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.783 | 
     | FE_PHC2845_clk_enable/Q           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    1.998 | 
     | FE_PHC2838_clk_enable/A           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    1.998 | 
     | FE_PHC2838_clk_enable/Q           |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.200 | 
     | FE_PHC2781_clk_enable/A           |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.200 | 
     | FE_PHC2781_clk_enable/Q           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.407 | 
     | FE_PHC2887_clk_enable/A           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.407 | 
     | FE_PHC2887_clk_enable/Q           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.605 | 
     | FE_PHC5710_clk_enable/A           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.605 | 
     | FE_PHC5710_clk_enable/Q           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.810 | 
     | FE_PHC2870_clk_enable/A           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.810 | 
     | FE_PHC2870_clk_enable/Q           |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.116 | 
     | FE_OFC10_clk_enable/A             |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.116 | 
     | FE_OFC10_clk_enable/Q             |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.346 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A  |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.346 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.741 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.753 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    3.993 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    3.993 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.169 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.169 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.473 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.477 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.743 | 
     | FE_OFC11_clk_enable/A             |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.743 | 
     | FE_OFC11_clk_enable/Q             |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.158 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A  |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.162 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.270 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.271 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q  |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.359 | 
     | FE_OFC13_clk_enable/A             |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.360 | 
     | FE_OFC13_clk_enable/Q             |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.961 | 
     | Filter_1_1/g18412/D               |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.049 |   6.109 |    6.010 | 
     | Filter_1_1/g18412/Q               |   ^   | Filter_1_1/n_324               | AN22_5VX1 | 0.265 |   6.373 |    6.275 | 
     | Filter_1_1/g18118/A               |   ^   | Filter_1_1/n_324               | NO2_5VX1  | 0.000 |   6.373 |    6.275 | 
     | Filter_1_1/g18118/Q               |   v   | Filter_1_1/n_700               | NO2_5VX1  | 0.078 |   6.452 |    6.353 | 
     | Filter_1_1/b_2_1_out1_1_reg[40]/D |   v   | Filter_1_1/n_700               | DFRQ_5VX4 | 0.000 |   6.452 |    6.353 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.098 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.099 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.441 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.451 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.853 | 
     | clk__L3_I3/A                      |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.762 |    0.860 | 
     | clk__L3_I3/Q                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.227 |   0.988 |    1.087 | 
     | clk__L4_I8/A                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.005 |   0.993 |    1.092 | 
     | clk__L4_I8/Q                      |   ^   | clk__L4_N8 | BU_5VX16  | 0.265 |   1.259 |    1.357 | 
     | Filter_1_1/b_2_1_out1_1_reg[40]/C |   ^   | clk__L4_N8 | DFRQ_5VX4 | 0.014 |   1.273 |    1.371 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin Filter_1_1/s_1_out1_1_reg[41]/C 
Endpoint:   Filter_1_1/s_1_out1_1_reg[41]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                      (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.273
+ Hold                          0.080
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.353
  Arrival Time                  6.454
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                       |   v   | clk_enable                     |           |       |   0.000 |   -0.101 | 
     | FE_PHC5712_clk_enable/A          |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.101 | 
     | FE_PHC5712_clk_enable/Q          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.060 | 
     | FE_PHC5711_clk_enable/A          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.060 | 
     | FE_PHC5711_clk_enable/Q          |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.249 | 
     | FE_PHC5707_clk_enable/A          |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.249 | 
     | FE_PHC5707_clk_enable/Q          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.438 | 
     | FE_PHC5699_clk_enable/A          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.438 | 
     | FE_PHC5699_clk_enable/Q          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.636 | 
     | FE_PHC5638_clk_enable/A          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.636 | 
     | FE_PHC5638_clk_enable/Q          |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.889 | 
     | FE_PHC2622_clk_enable/A          |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.889 | 
     | FE_PHC2622_clk_enable/Q          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.125 | 
     | FE_PHC2725_clk_enable/A          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.125 | 
     | FE_PHC2725_clk_enable/Q          |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.347 | 
     | FE_PHC2816_clk_enable/A          |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.347 | 
     | FE_PHC2816_clk_enable/Q          |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.518 | 
     | FE_PHC5709_clk_enable/A          |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.518 | 
     | FE_PHC5709_clk_enable/Q          |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.780 | 
     | FE_PHC2845_clk_enable/A          |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.780 | 
     | FE_PHC2845_clk_enable/Q          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    1.995 | 
     | FE_PHC2838_clk_enable/A          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    1.995 | 
     | FE_PHC2838_clk_enable/Q          |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.197 | 
     | FE_PHC2781_clk_enable/A          |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.197 | 
     | FE_PHC2781_clk_enable/Q          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.404 | 
     | FE_PHC2887_clk_enable/A          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.404 | 
     | FE_PHC2887_clk_enable/Q          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.602 | 
     | FE_PHC5710_clk_enable/A          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.602 | 
     | FE_PHC5710_clk_enable/Q          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.808 | 
     | FE_PHC2870_clk_enable/A          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.808 | 
     | FE_PHC2870_clk_enable/Q          |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.113 | 
     | FE_OFC10_clk_enable/A            |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.113 | 
     | FE_OFC10_clk_enable/Q            |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.343 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.343 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.738 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.750 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    3.991 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    3.991 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.166 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.166 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.471 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.475 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.740 | 
     | FE_OFC11_clk_enable/A            |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.740 | 
     | FE_OFC11_clk_enable/Q            |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.155 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.159 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.267 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.268 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.356 | 
     | FE_OFC13_clk_enable/A            |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.357 | 
     | FE_OFC13_clk_enable/Q            |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.958 | 
     | Filter_1_1/g18341/D              |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.056 |   6.115 |    6.014 | 
     | Filter_1_1/g18341/Q              |   ^   | Filter_1_1/n_139               | AN22_5VX1 | 0.260 |   6.375 |    6.274 | 
     | Filter_1_1/g18034/A              |   ^   | Filter_1_1/n_139               | NO2_5VX1  | 0.000 |   6.375 |    6.274 | 
     | Filter_1_1/g18034/Q              |   v   | Filter_1_1/n_517               | NO2_5VX1  | 0.079 |   6.454 |    6.353 | 
     | Filter_1_1/s_1_out1_1_reg[41]/D  |   v   | Filter_1_1/n_517               | DFRQ_5VX4 | 0.000 |   6.454 |    6.353 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |    0.101 | 
     | clk__L1_I0/A                    |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.101 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | IN_5VX16  | 0.343 |   0.343 |    0.444 | 
     | clk__L2_I3/A                    |   v   | clk__L1_N0  | IN_5VX16  | 0.009 |   0.352 |    0.453 | 
     | clk__L2_I3/Q                    |   ^   | clk__L2_N3  | IN_5VX16  | 0.403 |   0.755 |    0.856 | 
     | clk__L3_I7/A                    |   ^   | clk__L2_N3  | BU_5VX16  | 0.008 |   0.762 |    0.864 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | BU_5VX16  | 0.228 |   0.990 |    1.092 | 
     | clk__L4_I14/A                   |   ^   | clk__L3_N7  | BU_5VX16  | 0.006 |   0.996 |    1.097 | 
     | clk__L4_I14/Q                   |   ^   | clk__L4_N14 | BU_5VX16  | 0.273 |   1.269 |    1.371 | 
     | Filter_1_1/s_1_out1_1_reg[41]/C |   ^   | clk__L4_N14 | DFRQ_5VX4 | 0.003 |   1.273 |    1.374 | 
     +------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin Filter_1_1/s_1_out1_1_reg[39]/C 
Endpoint:   Filter_1_1/s_1_out1_1_reg[39]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                      (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.275
+ Hold                          0.080
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.355
  Arrival Time                  6.456
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                       |   v   | clk_enable                     |           |       |   0.000 |   -0.101 | 
     | FE_PHC5712_clk_enable/A          |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.101 | 
     | FE_PHC5712_clk_enable/Q          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.060 | 
     | FE_PHC5711_clk_enable/A          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.060 | 
     | FE_PHC5711_clk_enable/Q          |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.249 | 
     | FE_PHC5707_clk_enable/A          |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.249 | 
     | FE_PHC5707_clk_enable/Q          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.437 | 
     | FE_PHC5699_clk_enable/A          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.437 | 
     | FE_PHC5699_clk_enable/Q          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.636 | 
     | FE_PHC5638_clk_enable/A          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.636 | 
     | FE_PHC5638_clk_enable/Q          |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.888 | 
     | FE_PHC2622_clk_enable/A          |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.888 | 
     | FE_PHC2622_clk_enable/Q          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.125 | 
     | FE_PHC2725_clk_enable/A          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.125 | 
     | FE_PHC2725_clk_enable/Q          |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.347 | 
     | FE_PHC2816_clk_enable/A          |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.347 | 
     | FE_PHC2816_clk_enable/Q          |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.518 | 
     | FE_PHC5709_clk_enable/A          |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.518 | 
     | FE_PHC5709_clk_enable/Q          |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.780 | 
     | FE_PHC2845_clk_enable/A          |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.780 | 
     | FE_PHC2845_clk_enable/Q          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    1.995 | 
     | FE_PHC2838_clk_enable/A          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    1.995 | 
     | FE_PHC2838_clk_enable/Q          |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.197 | 
     | FE_PHC2781_clk_enable/A          |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.197 | 
     | FE_PHC2781_clk_enable/Q          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.404 | 
     | FE_PHC2887_clk_enable/A          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.404 | 
     | FE_PHC2887_clk_enable/Q          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.602 | 
     | FE_PHC5710_clk_enable/A          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.602 | 
     | FE_PHC5710_clk_enable/Q          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.808 | 
     | FE_PHC2870_clk_enable/A          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.808 | 
     | FE_PHC2870_clk_enable/Q          |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.113 | 
     | FE_OFC10_clk_enable/A            |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.113 | 
     | FE_OFC10_clk_enable/Q            |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.343 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.343 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.738 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.750 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    3.991 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    3.991 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.166 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.166 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.470 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.475 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.740 | 
     | FE_OFC11_clk_enable/A            |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.740 | 
     | FE_OFC11_clk_enable/Q            |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.155 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.159 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.267 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.268 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.356 | 
     | FE_OFC13_clk_enable/A            |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.357 | 
     | FE_OFC13_clk_enable/Q            |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.958 | 
     | Filter_1_1/g18345/D              |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.053 |   6.113 |    6.012 | 
     | Filter_1_1/g18345/Q              |   ^   | Filter_1_1/n_141               | AN22_5VX1 | 0.265 |   6.377 |    6.276 | 
     | Filter_1_1/g18032/A              |   ^   | Filter_1_1/n_141               | NO2_5VX1  | 0.000 |   6.377 |    6.276 | 
     | Filter_1_1/g18032/Q              |   v   | Filter_1_1/n_519               | NO2_5VX1  | 0.079 |   6.456 |    6.355 | 
     | Filter_1_1/s_1_out1_1_reg[39]/D  |   v   | Filter_1_1/n_519               | DFRQ_5VX4 | 0.000 |   6.456 |    6.355 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |    0.101 | 
     | clk__L1_I0/A                    |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.101 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | IN_5VX16  | 0.343 |   0.343 |    0.444 | 
     | clk__L2_I3/A                    |   v   | clk__L1_N0  | IN_5VX16  | 0.009 |   0.352 |    0.453 | 
     | clk__L2_I3/Q                    |   ^   | clk__L2_N3  | IN_5VX16  | 0.403 |   0.755 |    0.856 | 
     | clk__L3_I7/A                    |   ^   | clk__L2_N3  | BU_5VX16  | 0.008 |   0.762 |    0.864 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | BU_5VX16  | 0.228 |   0.990 |    1.092 | 
     | clk__L4_I14/A                   |   ^   | clk__L3_N7  | BU_5VX16  | 0.006 |   0.996 |    1.097 | 
     | clk__L4_I14/Q                   |   ^   | clk__L4_N14 | BU_5VX16  | 0.273 |   1.269 |    1.371 | 
     | Filter_1_1/s_1_out1_1_reg[39]/C |   ^   | clk__L4_N14 | DFRQ_5VX4 | 0.005 |   1.275 |    1.376 | 
     +------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin Filter_1_1/b_2_1_out1_1_reg[46]/C 
Endpoint:   Filter_1_1/b_2_1_out1_1_reg[46]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.276
+ Hold                          0.080
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.356
  Arrival Time                  6.461
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                        |   v   | clk_enable                     |           |       |   0.000 |   -0.105 | 
     | FE_PHC5712_clk_enable/A           |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.105 | 
     | FE_PHC5712_clk_enable/Q           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.056 | 
     | FE_PHC5711_clk_enable/A           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.056 | 
     | FE_PHC5711_clk_enable/Q           |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.246 | 
     | FE_PHC5707_clk_enable/A           |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.246 | 
     | FE_PHC5707_clk_enable/Q           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.434 | 
     | FE_PHC5699_clk_enable/A           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.434 | 
     | FE_PHC5699_clk_enable/Q           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.633 | 
     | FE_PHC5638_clk_enable/A           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.633 | 
     | FE_PHC5638_clk_enable/Q           |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.885 | 
     | FE_PHC2622_clk_enable/A           |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.885 | 
     | FE_PHC2622_clk_enable/Q           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.122 | 
     | FE_PHC2725_clk_enable/A           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.122 | 
     | FE_PHC2725_clk_enable/Q           |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.344 | 
     | FE_PHC2816_clk_enable/A           |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.344 | 
     | FE_PHC2816_clk_enable/Q           |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.515 | 
     | FE_PHC5709_clk_enable/A           |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.515 | 
     | FE_PHC5709_clk_enable/Q           |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.777 | 
     | FE_PHC2845_clk_enable/A           |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.777 | 
     | FE_PHC2845_clk_enable/Q           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    1.992 | 
     | FE_PHC2838_clk_enable/A           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    1.992 | 
     | FE_PHC2838_clk_enable/Q           |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.194 | 
     | FE_PHC2781_clk_enable/A           |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.194 | 
     | FE_PHC2781_clk_enable/Q           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.401 | 
     | FE_PHC2887_clk_enable/A           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.401 | 
     | FE_PHC2887_clk_enable/Q           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.598 | 
     | FE_PHC5710_clk_enable/A           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.598 | 
     | FE_PHC5710_clk_enable/Q           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.804 | 
     | FE_PHC2870_clk_enable/A           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.804 | 
     | FE_PHC2870_clk_enable/Q           |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.110 | 
     | FE_OFC10_clk_enable/A             |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.110 | 
     | FE_OFC10_clk_enable/Q             |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.340 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A  |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.340 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.735 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.747 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    3.987 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    3.987 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.163 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.163 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.467 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.471 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.737 | 
     | FE_OFC11_clk_enable/A             |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.737 | 
     | FE_OFC11_clk_enable/Q             |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.152 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A  |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.156 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.264 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.265 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q  |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.352 | 
     | FE_OFC13_clk_enable/A             |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.353 | 
     | FE_OFC13_clk_enable/Q             |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.955 | 
     | Filter_1_1/g18420/D               |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.054 |   6.114 |    6.009 | 
     | Filter_1_1/g18420/Q               |   ^   | Filter_1_1/n_318               | AN22_5VX1 | 0.264 |   6.378 |    6.273 | 
     | Filter_1_1/g18124/A               |   ^   | Filter_1_1/n_318               | NO2_5VX1  | 0.000 |   6.378 |    6.273 | 
     | Filter_1_1/g18124/Q               |   v   | Filter_1_1/n_694               | NO2_5VX1  | 0.083 |   6.461 |    6.356 | 
     | Filter_1_1/b_2_1_out1_1_reg[46]/D |   v   | Filter_1_1/n_694               | DFRQ_5VX4 | 0.000 |   6.461 |    6.356 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.105 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.105 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.448 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.457 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.859 | 
     | clk__L3_I3/A                      |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.762 |    0.866 | 
     | clk__L3_I3/Q                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.227 |   0.988 |    1.093 | 
     | clk__L4_I8/A                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.005 |   0.993 |    1.098 | 
     | clk__L4_I8/Q                      |   ^   | clk__L4_N8 | BU_5VX16  | 0.265 |   1.259 |    1.363 | 
     | Filter_1_1/b_2_1_out1_1_reg[46]/C |   ^   | clk__L4_N8 | DFRQ_5VX4 | 0.018 |   1.276 |    1.381 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Filter_1_1/b_2_1_out1_1_reg[47]/C 
Endpoint:   Filter_1_1/b_2_1_out1_1_reg[47]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.276
+ Hold                          0.079
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.355
  Arrival Time                  6.462
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                        |   v   | clk_enable                     |           |       |   0.000 |   -0.106 | 
     | FE_PHC5712_clk_enable/A           |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.106 | 
     | FE_PHC5712_clk_enable/Q           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.055 | 
     | FE_PHC5711_clk_enable/A           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.055 | 
     | FE_PHC5711_clk_enable/Q           |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.244 | 
     | FE_PHC5707_clk_enable/A           |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.244 | 
     | FE_PHC5707_clk_enable/Q           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.432 | 
     | FE_PHC5699_clk_enable/A           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.432 | 
     | FE_PHC5699_clk_enable/Q           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.631 | 
     | FE_PHC5638_clk_enable/A           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.631 | 
     | FE_PHC5638_clk_enable/Q           |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.883 | 
     | FE_PHC2622_clk_enable/A           |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.883 | 
     | FE_PHC2622_clk_enable/Q           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.120 | 
     | FE_PHC2725_clk_enable/A           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.120 | 
     | FE_PHC2725_clk_enable/Q           |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.342 | 
     | FE_PHC2816_clk_enable/A           |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.342 | 
     | FE_PHC2816_clk_enable/Q           |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.513 | 
     | FE_PHC5709_clk_enable/A           |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.513 | 
     | FE_PHC5709_clk_enable/Q           |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.775 | 
     | FE_PHC2845_clk_enable/A           |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.775 | 
     | FE_PHC2845_clk_enable/Q           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    1.990 | 
     | FE_PHC2838_clk_enable/A           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    1.990 | 
     | FE_PHC2838_clk_enable/Q           |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.192 | 
     | FE_PHC2781_clk_enable/A           |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.192 | 
     | FE_PHC2781_clk_enable/Q           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.399 | 
     | FE_PHC2887_clk_enable/A           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.399 | 
     | FE_PHC2887_clk_enable/Q           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.597 | 
     | FE_PHC5710_clk_enable/A           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.597 | 
     | FE_PHC5710_clk_enable/Q           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.803 | 
     | FE_PHC2870_clk_enable/A           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.803 | 
     | FE_PHC2870_clk_enable/Q           |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.108 | 
     | FE_OFC10_clk_enable/A             |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.108 | 
     | FE_OFC10_clk_enable/Q             |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.338 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A  |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.338 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.733 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.745 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    3.986 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    3.986 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.161 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.161 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.465 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.470 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.735 | 
     | FE_OFC11_clk_enable/A             |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.735 | 
     | FE_OFC11_clk_enable/Q             |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.150 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A  |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.154 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.262 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.263 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q  |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.351 | 
     | FE_OFC13_clk_enable/A             |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.352 | 
     | FE_OFC13_clk_enable/Q             |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.953 | 
     | Filter_1_1/g18421/D               |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.054 |   6.113 |    6.007 | 
     | Filter_1_1/g18421/Q               |   ^   | Filter_1_1/n_317               | AN22_5VX1 | 0.263 |   6.376 |    6.270 | 
     | Filter_1_1/g18125/A               |   ^   | Filter_1_1/n_317               | NO2_5VX1  | 0.000 |   6.376 |    6.270 | 
     | Filter_1_1/g18125/Q               |   v   | Filter_1_1/n_693               | NO2_5VX1  | 0.086 |   6.462 |    6.355 | 
     | Filter_1_1/b_2_1_out1_1_reg[47]/D |   v   | Filter_1_1/n_693               | DFRQ_5VX4 | 0.000 |   6.462 |    6.355 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.106 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.106 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.449 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.458 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.860 | 
     | clk__L3_I3/A                      |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.762 |    0.868 | 
     | clk__L3_I3/Q                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.227 |   0.988 |    1.095 | 
     | clk__L4_I8/A                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.005 |   0.993 |    1.099 | 
     | clk__L4_I8/Q                      |   ^   | clk__L4_N8 | BU_5VX16  | 0.265 |   1.259 |    1.365 | 
     | Filter_1_1/b_2_1_out1_1_reg[47]/C |   ^   | clk__L4_N8 | DFRQ_5VX4 | 0.018 |   1.276 |    1.383 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin Filter_1_1/b_2_1_out1_1_reg[43]/C 
Endpoint:   Filter_1_1/b_2_1_out1_1_reg[43]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.276
+ Hold                          0.079
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.355
  Arrival Time                  6.462
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                        |   v   | clk_enable                     |           |       |   0.000 |   -0.107 | 
     | FE_PHC5712_clk_enable/A           |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.107 | 
     | FE_PHC5712_clk_enable/Q           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.054 | 
     | FE_PHC5711_clk_enable/A           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.054 | 
     | FE_PHC5711_clk_enable/Q           |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.243 | 
     | FE_PHC5707_clk_enable/A           |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.243 | 
     | FE_PHC5707_clk_enable/Q           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.432 | 
     | FE_PHC5699_clk_enable/A           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.432 | 
     | FE_PHC5699_clk_enable/Q           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.630 | 
     | FE_PHC5638_clk_enable/A           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.630 | 
     | FE_PHC5638_clk_enable/Q           |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.883 | 
     | FE_PHC2622_clk_enable/A           |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.883 | 
     | FE_PHC2622_clk_enable/Q           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.119 | 
     | FE_PHC2725_clk_enable/A           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.119 | 
     | FE_PHC2725_clk_enable/Q           |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.341 | 
     | FE_PHC2816_clk_enable/A           |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.341 | 
     | FE_PHC2816_clk_enable/Q           |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.512 | 
     | FE_PHC5709_clk_enable/A           |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.512 | 
     | FE_PHC5709_clk_enable/Q           |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.775 | 
     | FE_PHC2845_clk_enable/A           |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.775 | 
     | FE_PHC2845_clk_enable/Q           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    1.989 | 
     | FE_PHC2838_clk_enable/A           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    1.989 | 
     | FE_PHC2838_clk_enable/Q           |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.191 | 
     | FE_PHC2781_clk_enable/A           |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.191 | 
     | FE_PHC2781_clk_enable/Q           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.398 | 
     | FE_PHC2887_clk_enable/A           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.398 | 
     | FE_PHC2887_clk_enable/Q           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.596 | 
     | FE_PHC5710_clk_enable/A           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.596 | 
     | FE_PHC5710_clk_enable/Q           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.802 | 
     | FE_PHC2870_clk_enable/A           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.802 | 
     | FE_PHC2870_clk_enable/Q           |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.107 | 
     | FE_OFC10_clk_enable/A             |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.107 | 
     | FE_OFC10_clk_enable/Q             |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.338 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A  |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.338 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.732 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.744 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    3.985 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    3.985 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.160 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.160 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.465 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.469 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.734 | 
     | FE_OFC11_clk_enable/A             |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.734 | 
     | FE_OFC11_clk_enable/Q             |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.150 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A  |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.153 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.261 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.262 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q  |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.350 | 
     | FE_OFC13_clk_enable/A             |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.351 | 
     | FE_OFC13_clk_enable/Q             |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.953 | 
     | Filter_1_1/g18417/D               |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.053 |   6.113 |    6.006 | 
     | Filter_1_1/g18417/Q               |   ^   | Filter_1_1/n_321               | AN22_5VX1 | 0.260 |   6.373 |    6.266 | 
     | Filter_1_1/g18121/A               |   ^   | Filter_1_1/n_321               | NO2_5VX1  | 0.000 |   6.373 |    6.266 | 
     | Filter_1_1/g18121/Q               |   v   | Filter_1_1/n_697               | NO2_5VX1  | 0.089 |   6.462 |    6.355 | 
     | Filter_1_1/b_2_1_out1_1_reg[43]/D |   v   | Filter_1_1/n_697               | DFRQ_5VX4 | 0.000 |   6.462 |    6.355 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.107 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.107 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.450 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.459 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.861 | 
     | clk__L3_I3/A                      |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.762 |    0.869 | 
     | clk__L3_I3/Q                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.227 |   0.988 |    1.095 | 
     | clk__L4_I8/A                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.005 |   0.993 |    1.100 | 
     | clk__L4_I8/Q                      |   ^   | clk__L4_N8 | BU_5VX16  | 0.265 |   1.259 |    1.366 | 
     | Filter_1_1/b_2_1_out1_1_reg[43]/C |   ^   | clk__L4_N8 | DFRQ_5VX4 | 0.017 |   1.276 |    1.383 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin Filter_1_1/s_1_out1_1_reg[40]/C 
Endpoint:   Filter_1_1/s_1_out1_1_reg[40]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                      (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.273
+ Hold                          0.079
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.352
  Arrival Time                  6.460
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                       |   v   | clk_enable                     |           |       |   0.000 |   -0.107 | 
     | FE_PHC5712_clk_enable/A          |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.107 | 
     | FE_PHC5712_clk_enable/Q          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.054 | 
     | FE_PHC5711_clk_enable/A          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.054 | 
     | FE_PHC5711_clk_enable/Q          |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.351 |    0.243 | 
     | FE_PHC5707_clk_enable/A          |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.351 |    0.243 | 
     | FE_PHC5707_clk_enable/Q          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.431 | 
     | FE_PHC5699_clk_enable/A          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.431 | 
     | FE_PHC5699_clk_enable/Q          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.630 | 
     | FE_PHC5638_clk_enable/A          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.630 | 
     | FE_PHC5638_clk_enable/Q          |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.882 | 
     | FE_PHC2622_clk_enable/A          |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.882 | 
     | FE_PHC2622_clk_enable/Q          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.119 | 
     | FE_PHC2725_clk_enable/A          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.119 | 
     | FE_PHC2725_clk_enable/Q          |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.341 | 
     | FE_PHC2816_clk_enable/A          |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.341 | 
     | FE_PHC2816_clk_enable/Q          |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.512 | 
     | FE_PHC5709_clk_enable/A          |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.512 | 
     | FE_PHC5709_clk_enable/Q          |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.774 | 
     | FE_PHC2845_clk_enable/A          |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.774 | 
     | FE_PHC2845_clk_enable/Q          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    1.989 | 
     | FE_PHC2838_clk_enable/A          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    1.989 | 
     | FE_PHC2838_clk_enable/Q          |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.191 | 
     | FE_PHC2781_clk_enable/A          |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.191 | 
     | FE_PHC2781_clk_enable/Q          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.398 | 
     | FE_PHC2887_clk_enable/A          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.398 | 
     | FE_PHC2887_clk_enable/Q          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.596 | 
     | FE_PHC5710_clk_enable/A          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.596 | 
     | FE_PHC5710_clk_enable/Q          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.802 | 
     | FE_PHC2870_clk_enable/A          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.802 | 
     | FE_PHC2870_clk_enable/Q          |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.107 | 
     | FE_OFC10_clk_enable/A            |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.107 | 
     | FE_OFC10_clk_enable/Q            |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.337 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.337 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.732 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.744 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    3.985 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    3.985 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.160 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.160 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.464 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.469 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.734 | 
     | FE_OFC11_clk_enable/A            |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.734 | 
     | FE_OFC11_clk_enable/Q            |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.149 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.153 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.261 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.262 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.350 | 
     | FE_OFC13_clk_enable/A            |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.351 | 
     | FE_OFC13_clk_enable/Q            |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.952 | 
     | Filter_1_1/g18339/D              |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.055 |   6.114 |    6.007 | 
     | Filter_1_1/g18339/Q              |   ^   | Filter_1_1/n_140               | AN22_5VX1 | 0.261 |   6.375 |    6.268 | 
     | Filter_1_1/g18033/A              |   ^   | Filter_1_1/n_140               | NO2_5VX1  | 0.000 |   6.375 |    6.268 | 
     | Filter_1_1/g18033/Q              |   v   | Filter_1_1/n_518               | NO2_5VX1  | 0.085 |   6.460 |    6.352 | 
     | Filter_1_1/s_1_out1_1_reg[40]/D  |   v   | Filter_1_1/n_518               | DFRQ_5VX4 | 0.000 |   6.460 |    6.352 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |    0.107 | 
     | clk__L1_I0/A                    |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.107 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | IN_5VX16  | 0.343 |   0.343 |    0.450 | 
     | clk__L2_I3/A                    |   v   | clk__L1_N0  | IN_5VX16  | 0.009 |   0.352 |    0.459 | 
     | clk__L2_I3/Q                    |   ^   | clk__L2_N3  | IN_5VX16  | 0.403 |   0.755 |    0.862 | 
     | clk__L3_I7/A                    |   ^   | clk__L2_N3  | BU_5VX16  | 0.008 |   0.762 |    0.870 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | BU_5VX16  | 0.228 |   0.990 |    1.098 | 
     | clk__L4_I14/A                   |   ^   | clk__L3_N7  | BU_5VX16  | 0.006 |   0.996 |    1.103 | 
     | clk__L4_I14/Q                   |   ^   | clk__L4_N14 | BU_5VX16  | 0.273 |   1.269 |    1.377 | 
     | Filter_1_1/s_1_out1_1_reg[40]/C |   ^   | clk__L4_N14 | DFRQ_5VX4 | 0.004 |   1.273 |    1.380 | 
     +------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin Filter_1_1/b_2_1_out1_1_reg[41]/C 
Endpoint:   Filter_1_1/b_2_1_out1_1_reg[41]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.275
+ Hold                          0.079
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.354
  Arrival Time                  6.463
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                        |   v   | clk_enable                     |           |       |   0.000 |   -0.109 | 
     | FE_PHC5712_clk_enable/A           |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.109 | 
     | FE_PHC5712_clk_enable/Q           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.052 | 
     | FE_PHC5711_clk_enable/A           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.052 | 
     | FE_PHC5711_clk_enable/Q           |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.242 | 
     | FE_PHC5707_clk_enable/A           |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.242 | 
     | FE_PHC5707_clk_enable/Q           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.430 | 
     | FE_PHC5699_clk_enable/A           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.430 | 
     | FE_PHC5699_clk_enable/Q           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.628 | 
     | FE_PHC5638_clk_enable/A           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.628 | 
     | FE_PHC5638_clk_enable/Q           |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.881 | 
     | FE_PHC2622_clk_enable/A           |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.881 | 
     | FE_PHC2622_clk_enable/Q           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.117 | 
     | FE_PHC2725_clk_enable/A           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.117 | 
     | FE_PHC2725_clk_enable/Q           |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.339 | 
     | FE_PHC2816_clk_enable/A           |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.339 | 
     | FE_PHC2816_clk_enable/Q           |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.510 | 
     | FE_PHC5709_clk_enable/A           |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.510 | 
     | FE_PHC5709_clk_enable/Q           |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.773 | 
     | FE_PHC2845_clk_enable/A           |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.773 | 
     | FE_PHC2845_clk_enable/Q           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    1.987 | 
     | FE_PHC2838_clk_enable/A           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    1.987 | 
     | FE_PHC2838_clk_enable/Q           |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.189 | 
     | FE_PHC2781_clk_enable/A           |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.189 | 
     | FE_PHC2781_clk_enable/Q           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.397 | 
     | FE_PHC2887_clk_enable/A           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.397 | 
     | FE_PHC2887_clk_enable/Q           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.594 | 
     | FE_PHC5710_clk_enable/A           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.594 | 
     | FE_PHC5710_clk_enable/Q           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.800 | 
     | FE_PHC2870_clk_enable/A           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.800 | 
     | FE_PHC2870_clk_enable/Q           |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.106 | 
     | FE_OFC10_clk_enable/A             |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.106 | 
     | FE_OFC10_clk_enable/Q             |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.336 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A  |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.336 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.731 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.743 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    3.983 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    3.983 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.158 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.158 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.463 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.467 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.733 | 
     | FE_OFC11_clk_enable/A             |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.733 | 
     | FE_OFC11_clk_enable/Q             |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.148 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A  |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.151 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.259 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.260 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q  |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.348 | 
     | FE_OFC13_clk_enable/A             |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.349 | 
     | FE_OFC13_clk_enable/Q             |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.951 | 
     | Filter_1_1/g18413/D               |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.053 |   6.112 |    6.004 | 
     | Filter_1_1/g18413/Q               |   ^   | Filter_1_1/n_323               | AN22_5VX1 | 0.263 |   6.375 |    6.267 | 
     | Filter_1_1/g18119/A               |   ^   | Filter_1_1/n_323               | NO2_5VX1  | 0.000 |   6.375 |    6.267 | 
     | Filter_1_1/g18119/Q               |   v   | Filter_1_1/n_699               | NO2_5VX1  | 0.088 |   6.463 |    6.354 | 
     | Filter_1_1/b_2_1_out1_1_reg[41]/D |   v   | Filter_1_1/n_699               | DFRQ_5VX4 | 0.000 |   6.463 |    6.354 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.109 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.109 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.452 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.461 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.863 | 
     | clk__L3_I3/A                      |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.762 |    0.870 | 
     | clk__L3_I3/Q                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.227 |   0.988 |    1.097 | 
     | clk__L4_I8/A                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.005 |   0.993 |    1.102 | 
     | clk__L4_I8/Q                      |   ^   | clk__L4_N8 | BU_5VX16  | 0.265 |   1.259 |    1.368 | 
     | Filter_1_1/b_2_1_out1_1_reg[41]/C |   ^   | clk__L4_N8 | DFRQ_5VX4 | 0.017 |   1.275 |    1.384 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Filter_1_1/b_2_1_out1_1_reg[45]/C 
Endpoint:   Filter_1_1/b_2_1_out1_1_reg[45]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.277
+ Hold                          0.079
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.355
  Arrival Time                  6.467
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                        |   v   | clk_enable                     |           |       |   0.000 |   -0.111 | 
     | FE_PHC5712_clk_enable/A           |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.111 | 
     | FE_PHC5712_clk_enable/Q           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.050 | 
     | FE_PHC5711_clk_enable/A           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.050 | 
     | FE_PHC5711_clk_enable/Q           |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.239 | 
     | FE_PHC5707_clk_enable/A           |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.239 | 
     | FE_PHC5707_clk_enable/Q           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.428 | 
     | FE_PHC5699_clk_enable/A           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.428 | 
     | FE_PHC5699_clk_enable/Q           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.626 | 
     | FE_PHC5638_clk_enable/A           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.626 | 
     | FE_PHC5638_clk_enable/Q           |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.879 | 
     | FE_PHC2622_clk_enable/A           |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.879 | 
     | FE_PHC2622_clk_enable/Q           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.115 | 
     | FE_PHC2725_clk_enable/A           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.115 | 
     | FE_PHC2725_clk_enable/Q           |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.337 | 
     | FE_PHC2816_clk_enable/A           |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.337 | 
     | FE_PHC2816_clk_enable/Q           |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.508 | 
     | FE_PHC5709_clk_enable/A           |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.508 | 
     | FE_PHC5709_clk_enable/Q           |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.771 | 
     | FE_PHC2845_clk_enable/A           |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.771 | 
     | FE_PHC2845_clk_enable/Q           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    1.985 | 
     | FE_PHC2838_clk_enable/A           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    1.985 | 
     | FE_PHC2838_clk_enable/Q           |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.187 | 
     | FE_PHC2781_clk_enable/A           |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.187 | 
     | FE_PHC2781_clk_enable/Q           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.394 | 
     | FE_PHC2887_clk_enable/A           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.394 | 
     | FE_PHC2887_clk_enable/Q           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.592 | 
     | FE_PHC5710_clk_enable/A           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.592 | 
     | FE_PHC5710_clk_enable/Q           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.798 | 
     | FE_PHC2870_clk_enable/A           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.798 | 
     | FE_PHC2870_clk_enable/Q           |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.103 | 
     | FE_OFC10_clk_enable/A             |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.103 | 
     | FE_OFC10_clk_enable/Q             |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.334 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A  |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.334 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.728 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.740 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    3.981 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    3.981 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.156 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.156 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.461 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.465 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.730 | 
     | FE_OFC11_clk_enable/A             |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.730 | 
     | FE_OFC11_clk_enable/Q             |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.146 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A  |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.149 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.257 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.258 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q  |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.346 | 
     | FE_OFC13_clk_enable/A             |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.347 | 
     | FE_OFC13_clk_enable/Q             |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.949 | 
     | Filter_1_1/g18419/D               |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.055 |   6.114 |    6.003 | 
     | Filter_1_1/g18419/Q               |   ^   | Filter_1_1/n_319               | AN22_5VX1 | 0.266 |   6.380 |    6.269 | 
     | Filter_1_1/g18123/A               |   ^   | Filter_1_1/n_319               | NO2_5VX1  | 0.000 |   6.380 |    6.269 | 
     | Filter_1_1/g18123/Q               |   v   | Filter_1_1/n_695               | NO2_5VX1  | 0.086 |   6.467 |    6.355 | 
     | Filter_1_1/b_2_1_out1_1_reg[45]/D |   v   | Filter_1_1/n_695               | DFRQ_5VX4 | 0.000 |   6.467 |    6.355 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.111 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.111 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.454 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.463 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.865 | 
     | clk__L3_I3/A                      |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.762 |    0.873 | 
     | clk__L3_I3/Q                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.227 |   0.988 |    1.099 | 
     | clk__L4_I8/A                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.005 |   0.993 |    1.104 | 
     | clk__L4_I8/Q                      |   ^   | clk__L4_N8 | BU_5VX16  | 0.265 |   1.259 |    1.370 | 
     | Filter_1_1/b_2_1_out1_1_reg[45]/C |   ^   | clk__L4_N8 | DFRQ_5VX4 | 0.018 |   1.277 |    1.388 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Filter_1_1/b_2_1_out1_1_reg[44]/C 
Endpoint:   Filter_1_1/b_2_1_out1_1_reg[44]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                        (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.277
+ Hold                          0.079
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.355
  Arrival Time                  6.469
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                        |   v   | clk_enable                     |           |       |   0.000 |   -0.114 | 
     | FE_PHC5712_clk_enable/A           |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.114 | 
     | FE_PHC5712_clk_enable/Q           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.047 | 
     | FE_PHC5711_clk_enable/A           |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.047 | 
     | FE_PHC5711_clk_enable/Q           |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.237 | 
     | FE_PHC5707_clk_enable/A           |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.237 | 
     | FE_PHC5707_clk_enable/Q           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.425 | 
     | FE_PHC5699_clk_enable/A           |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.425 | 
     | FE_PHC5699_clk_enable/Q           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.624 | 
     | FE_PHC5638_clk_enable/A           |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.624 | 
     | FE_PHC5638_clk_enable/Q           |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.876 | 
     | FE_PHC2622_clk_enable/A           |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.876 | 
     | FE_PHC2622_clk_enable/Q           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.113 | 
     | FE_PHC2725_clk_enable/A           |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.113 | 
     | FE_PHC2725_clk_enable/Q           |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.335 | 
     | FE_PHC2816_clk_enable/A           |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.335 | 
     | FE_PHC2816_clk_enable/Q           |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.506 | 
     | FE_PHC5709_clk_enable/A           |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.506 | 
     | FE_PHC5709_clk_enable/Q           |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.768 | 
     | FE_PHC2845_clk_enable/A           |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.768 | 
     | FE_PHC2845_clk_enable/Q           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    1.982 | 
     | FE_PHC2838_clk_enable/A           |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    1.982 | 
     | FE_PHC2838_clk_enable/Q           |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.184 | 
     | FE_PHC2781_clk_enable/A           |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.184 | 
     | FE_PHC2781_clk_enable/Q           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.392 | 
     | FE_PHC2887_clk_enable/A           |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.392 | 
     | FE_PHC2887_clk_enable/Q           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.589 | 
     | FE_PHC5710_clk_enable/A           |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.589 | 
     | FE_PHC5710_clk_enable/Q           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.795 | 
     | FE_PHC2870_clk_enable/A           |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.795 | 
     | FE_PHC2870_clk_enable/Q           |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.101 | 
     | FE_OFC10_clk_enable/A             |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.101 | 
     | FE_OFC10_clk_enable/Q             |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.331 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A  |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.331 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.726 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A  |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.738 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    3.978 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A  |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    3.978 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.153 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A  |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.153 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.458 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A  |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.462 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q  |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.728 | 
     | FE_OFC11_clk_enable/A             |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.728 | 
     | FE_OFC11_clk_enable/Q             |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.143 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A  |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.146 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.254 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A  |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.256 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q  |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.343 | 
     | FE_OFC13_clk_enable/A             |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.344 | 
     | FE_OFC13_clk_enable/Q             |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.946 | 
     | Filter_1_1/g18418/D               |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.054 |   6.114 |    6.000 | 
     | Filter_1_1/g18418/Q               |   ^   | Filter_1_1/n_320               | AN22_5VX1 | 0.268 |   6.382 |    6.268 | 
     | Filter_1_1/g18122/A               |   ^   | Filter_1_1/n_320               | NO2_5VX1  | 0.000 |   6.382 |    6.268 | 
     | Filter_1_1/g18122/Q               |   v   | Filter_1_1/n_696               | NO2_5VX1  | 0.087 |   6.469 |    6.355 | 
     | Filter_1_1/b_2_1_out1_1_reg[44]/D |   v   | Filter_1_1/n_696               | DFRQ_5VX4 | 0.000 |   6.469 |    6.355 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.114 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.114 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.457 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.466 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.868 | 
     | clk__L3_I3/A                      |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.762 |    0.875 | 
     | clk__L3_I3/Q                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.227 |   0.988 |    1.102 | 
     | clk__L4_I8/A                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.005 |   0.993 |    1.107 | 
     | clk__L4_I8/Q                      |   ^   | clk__L4_N8 | BU_5VX16  | 0.265 |   1.259 |    1.372 | 
     | Filter_1_1/b_2_1_out1_1_reg[44]/C |   ^   | clk__L4_N8 | DFRQ_5VX4 | 0.018 |   1.277 |    1.390 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Filter_1_1/s_1_out1_1_reg[42]/C 
Endpoint:   Filter_1_1/s_1_out1_1_reg[42]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                      (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.266
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.342
  Arrival Time                  6.459
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                       |   v   | clk_enable                     |           |       |   0.000 |   -0.117 | 
     | FE_PHC5712_clk_enable/A          |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.117 | 
     | FE_PHC5712_clk_enable/Q          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.044 | 
     | FE_PHC5711_clk_enable/A          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.044 | 
     | FE_PHC5711_clk_enable/Q          |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.234 | 
     | FE_PHC5707_clk_enable/A          |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.234 | 
     | FE_PHC5707_clk_enable/Q          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.422 | 
     | FE_PHC5699_clk_enable/A          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.422 | 
     | FE_PHC5699_clk_enable/Q          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.621 | 
     | FE_PHC5638_clk_enable/A          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.621 | 
     | FE_PHC5638_clk_enable/Q          |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.873 | 
     | FE_PHC2622_clk_enable/A          |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.873 | 
     | FE_PHC2622_clk_enable/Q          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.110 | 
     | FE_PHC2725_clk_enable/A          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.110 | 
     | FE_PHC2725_clk_enable/Q          |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.332 | 
     | FE_PHC2816_clk_enable/A          |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.332 | 
     | FE_PHC2816_clk_enable/Q          |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.503 | 
     | FE_PHC5709_clk_enable/A          |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.503 | 
     | FE_PHC5709_clk_enable/Q          |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.765 | 
     | FE_PHC2845_clk_enable/A          |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.765 | 
     | FE_PHC2845_clk_enable/Q          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    1.980 | 
     | FE_PHC2838_clk_enable/A          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    1.980 | 
     | FE_PHC2838_clk_enable/Q          |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.182 | 
     | FE_PHC2781_clk_enable/A          |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.182 | 
     | FE_PHC2781_clk_enable/Q          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.389 | 
     | FE_PHC2887_clk_enable/A          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.389 | 
     | FE_PHC2887_clk_enable/Q          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.586 | 
     | FE_PHC5710_clk_enable/A          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.586 | 
     | FE_PHC5710_clk_enable/Q          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.792 | 
     | FE_PHC2870_clk_enable/A          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.792 | 
     | FE_PHC2870_clk_enable/Q          |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.098 | 
     | FE_OFC10_clk_enable/A            |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.098 | 
     | FE_OFC10_clk_enable/Q            |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.328 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.328 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.723 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.735 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    3.975 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    3.975 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.151 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.151 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.455 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.459 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.725 | 
     | FE_OFC11_clk_enable/A            |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.725 | 
     | FE_OFC11_clk_enable/Q            |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.140 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.144 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.252 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.253 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.340 | 
     | FE_OFC13_clk_enable/A            |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.341 | 
     | FE_OFC13_clk_enable/Q            |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.943 | 
     | Filter_1_1/g18340/D              |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.056 |   6.116 |    5.999 | 
     | Filter_1_1/g18340/Q              |   ^   | Filter_1_1/n_138               | AN22_5VX1 | 0.251 |   6.367 |    6.250 | 
     | Filter_1_1/g18035/A              |   ^   | Filter_1_1/n_138               | NO2_5VX1  | 0.000 |   6.367 |    6.250 | 
     | Filter_1_1/g18035/Q              |   v   | Filter_1_1/n_516               | NO2_5VX1  | 0.092 |   6.459 |    6.342 | 
     | Filter_1_1/s_1_out1_1_reg[42]/D  |   v   | Filter_1_1/n_516               | DFRQ_5VX4 | 0.000 |   6.459 |    6.342 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |    0.117 | 
     | clk__L1_I0/A                    |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.117 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | IN_5VX16  | 0.343 |   0.343 |    0.460 | 
     | clk__L2_I3/A                    |   v   | clk__L1_N0  | IN_5VX16  | 0.009 |   0.352 |    0.469 | 
     | clk__L2_I3/Q                    |   ^   | clk__L2_N3  | IN_5VX16  | 0.403 |   0.755 |    0.871 | 
     | clk__L3_I7/A                    |   ^   | clk__L2_N3  | BU_5VX16  | 0.008 |   0.762 |    0.879 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | BU_5VX16  | 0.228 |   0.990 |    1.107 | 
     | clk__L4_I15/A                   |   ^   | clk__L3_N7  | BU_5VX16  | 0.005 |   0.996 |    1.112 | 
     | clk__L4_I15/Q                   |   ^   | clk__L4_N15 | BU_5VX16  | 0.268 |   1.264 |    1.380 | 
     | Filter_1_1/s_1_out1_1_reg[42]/C |   ^   | clk__L4_N15 | DFRQ_5VX4 | 0.002 |   1.266 |    1.383 | 
     +------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Filter_1_1/s_1_out1_1_reg[44]/C 
Endpoint:   Filter_1_1/s_1_out1_1_reg[44]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                      (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.266
+ Hold                          0.078
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.344
  Arrival Time                  6.462
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                       |   v   | clk_enable                     |           |       |   0.000 |   -0.117 | 
     | FE_PHC5712_clk_enable/A          |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.117 | 
     | FE_PHC5712_clk_enable/Q          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.044 | 
     | FE_PHC5711_clk_enable/A          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.044 | 
     | FE_PHC5711_clk_enable/Q          |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.233 | 
     | FE_PHC5707_clk_enable/A          |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.233 | 
     | FE_PHC5707_clk_enable/Q          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.421 | 
     | FE_PHC5699_clk_enable/A          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.421 | 
     | FE_PHC5699_clk_enable/Q          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.620 | 
     | FE_PHC5638_clk_enable/A          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.620 | 
     | FE_PHC5638_clk_enable/Q          |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.872 | 
     | FE_PHC2622_clk_enable/A          |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.872 | 
     | FE_PHC2622_clk_enable/Q          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.109 | 
     | FE_PHC2725_clk_enable/A          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.109 | 
     | FE_PHC2725_clk_enable/Q          |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.331 | 
     | FE_PHC2816_clk_enable/A          |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.331 | 
     | FE_PHC2816_clk_enable/Q          |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.502 | 
     | FE_PHC5709_clk_enable/A          |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.502 | 
     | FE_PHC5709_clk_enable/Q          |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.764 | 
     | FE_PHC2845_clk_enable/A          |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.764 | 
     | FE_PHC2845_clk_enable/Q          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    1.979 | 
     | FE_PHC2838_clk_enable/A          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    1.979 | 
     | FE_PHC2838_clk_enable/Q          |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.181 | 
     | FE_PHC2781_clk_enable/A          |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.181 | 
     | FE_PHC2781_clk_enable/Q          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.388 | 
     | FE_PHC2887_clk_enable/A          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.388 | 
     | FE_PHC2887_clk_enable/Q          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.586 | 
     | FE_PHC5710_clk_enable/A          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.586 | 
     | FE_PHC5710_clk_enable/Q          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.791 | 
     | FE_PHC2870_clk_enable/A          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.791 | 
     | FE_PHC2870_clk_enable/Q          |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.097 | 
     | FE_OFC10_clk_enable/A            |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.097 | 
     | FE_OFC10_clk_enable/Q            |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.327 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.327 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.722 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.734 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    3.974 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    3.974 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.150 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.150 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.454 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.458 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.724 | 
     | FE_OFC11_clk_enable/A            |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.724 | 
     | FE_OFC11_clk_enable/Q            |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.139 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.143 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.251 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.252 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.339 | 
     | FE_OFC13_clk_enable/A            |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.341 | 
     | FE_OFC13_clk_enable/Q            |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.942 | 
     | Filter_1_1/g18323/D              |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.056 |   6.116 |    5.998 | 
     | Filter_1_1/g18323/Q              |   ^   | Filter_1_1/n_136               | AN22_5VX1 | 0.264 |   6.380 |    6.263 | 
     | Filter_1_1/g18008/A              |   ^   | Filter_1_1/n_136               | NO2_5VX1  | 0.000 |   6.380 |    6.263 | 
     | Filter_1_1/g18008/Q              |   v   | Filter_1_1/n_514               | NO2_5VX1  | 0.082 |   6.462 |    6.344 | 
     | Filter_1_1/s_1_out1_1_reg[44]/D  |   v   | Filter_1_1/n_514               | DFRQ_5VX4 | 0.000 |   6.462 |    6.344 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |    0.117 | 
     | clk__L1_I0/A                    |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.118 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | IN_5VX16  | 0.343 |   0.343 |    0.460 | 
     | clk__L2_I3/A                    |   v   | clk__L1_N0  | IN_5VX16  | 0.009 |   0.352 |    0.470 | 
     | clk__L2_I3/Q                    |   ^   | clk__L2_N3  | IN_5VX16  | 0.403 |   0.755 |    0.872 | 
     | clk__L3_I7/A                    |   ^   | clk__L2_N3  | BU_5VX16  | 0.008 |   0.762 |    0.880 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | BU_5VX16  | 0.228 |   0.990 |    1.108 | 
     | clk__L4_I15/A                   |   ^   | clk__L3_N7  | BU_5VX16  | 0.005 |   0.996 |    1.113 | 
     | clk__L4_I15/Q                   |   ^   | clk__L4_N15 | BU_5VX16  | 0.268 |   1.264 |    1.381 | 
     | Filter_1_1/s_1_out1_1_reg[44]/C |   ^   | clk__L4_N15 | DFRQ_5VX4 | 0.003 |   1.266 |    1.384 | 
     +------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Filter_1_1/s_1_out1_1_reg[36]/C 
Endpoint:   Filter_1_1/s_1_out1_1_reg[36]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                      (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.275
+ Hold                          0.078
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.353
  Arrival Time                  6.477
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                       |   v   | clk_enable                     |           |       |   0.000 |   -0.124 | 
     | FE_PHC5712_clk_enable/A          |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.124 | 
     | FE_PHC5712_clk_enable/Q          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.037 | 
     | FE_PHC5711_clk_enable/A          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.037 | 
     | FE_PHC5711_clk_enable/Q          |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.226 | 
     | FE_PHC5707_clk_enable/A          |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.226 | 
     | FE_PHC5707_clk_enable/Q          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.414 | 
     | FE_PHC5699_clk_enable/A          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.414 | 
     | FE_PHC5699_clk_enable/Q          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.613 | 
     | FE_PHC5638_clk_enable/A          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.613 | 
     | FE_PHC5638_clk_enable/Q          |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.865 | 
     | FE_PHC2622_clk_enable/A          |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.865 | 
     | FE_PHC2622_clk_enable/Q          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.102 | 
     | FE_PHC2725_clk_enable/A          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.102 | 
     | FE_PHC2725_clk_enable/Q          |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.324 | 
     | FE_PHC2816_clk_enable/A          |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.324 | 
     | FE_PHC2816_clk_enable/Q          |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.495 | 
     | FE_PHC5709_clk_enable/A          |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.495 | 
     | FE_PHC5709_clk_enable/Q          |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.757 | 
     | FE_PHC2845_clk_enable/A          |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.757 | 
     | FE_PHC2845_clk_enable/Q          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    1.972 | 
     | FE_PHC2838_clk_enable/A          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    1.972 | 
     | FE_PHC2838_clk_enable/Q          |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.174 | 
     | FE_PHC2781_clk_enable/A          |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.174 | 
     | FE_PHC2781_clk_enable/Q          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.381 | 
     | FE_PHC2887_clk_enable/A          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.381 | 
     | FE_PHC2887_clk_enable/Q          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.579 | 
     | FE_PHC5710_clk_enable/A          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.579 | 
     | FE_PHC5710_clk_enable/Q          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.785 | 
     | FE_PHC2870_clk_enable/A          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.785 | 
     | FE_PHC2870_clk_enable/Q          |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.090 | 
     | FE_OFC10_clk_enable/A            |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.090 | 
     | FE_OFC10_clk_enable/Q            |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.320 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.320 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.715 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.727 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    3.968 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    3.968 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.143 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.143 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.447 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.452 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.717 | 
     | FE_OFC11_clk_enable/A            |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.717 | 
     | FE_OFC11_clk_enable/Q            |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.132 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.136 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.244 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.245 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.333 | 
     | FE_OFC13_clk_enable/A            |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.334 | 
     | FE_OFC13_clk_enable/Q            |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.935 | 
     | Filter_1_1/g18337/D              |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.055 |   6.114 |    5.990 | 
     | Filter_1_1/g18337/Q              |   ^   | Filter_1_1/n_144               | AN22_5VX1 | 0.269 |   6.384 |    6.260 | 
     | Filter_1_1/g18030/A              |   ^   | Filter_1_1/n_144               | NO2_5VX1  | 0.000 |   6.384 |    6.260 | 
     | Filter_1_1/g18030/Q              |   v   | Filter_1_1/n_522               | NO2_5VX1  | 0.093 |   6.477 |    6.353 | 
     | Filter_1_1/s_1_out1_1_reg[36]/D  |   v   | Filter_1_1/n_522               | DFRQ_5VX4 | 0.000 |   6.477 |    6.353 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |    0.124 | 
     | clk__L1_I0/A                    |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.124 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | IN_5VX16  | 0.343 |   0.343 |    0.467 | 
     | clk__L2_I3/A                    |   v   | clk__L1_N0  | IN_5VX16  | 0.009 |   0.352 |    0.476 | 
     | clk__L2_I3/Q                    |   ^   | clk__L2_N3  | IN_5VX16  | 0.403 |   0.755 |    0.879 | 
     | clk__L3_I7/A                    |   ^   | clk__L2_N3  | BU_5VX16  | 0.008 |   0.762 |    0.887 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | BU_5VX16  | 0.228 |   0.990 |    1.115 | 
     | clk__L4_I14/A                   |   ^   | clk__L3_N7  | BU_5VX16  | 0.006 |   0.996 |    1.120 | 
     | clk__L4_I14/Q                   |   ^   | clk__L4_N14 | BU_5VX16  | 0.273 |   1.269 |    1.394 | 
     | Filter_1_1/s_1_out1_1_reg[36]/C |   ^   | clk__L4_N14 | DFRQ_5VX4 | 0.006 |   1.275 |    1.399 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Filter_1_1/b_2_3_out1_1_reg[45]/C 
Endpoint:   Filter_1_1/b_2_3_out1_1_reg[45]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset                             (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.270
+ Hold                          0.099
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.370
  Arrival Time                  6.500
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net             |   Cell    |  Delay | Arrival | Required | 
     |                                   |       |                             |           |        |  Time   |   Time   | 
     |-----------------------------------+-------+-----------------------------+-----------+--------+---------+----------| 
     | reset                             |   ^   | reset                       |           |        |   0.000 |   -0.131 | 
     | FE_PHC4939_reset/A                |   ^   | reset                       | BU_5VX16  |  0.004 |   0.004 |   -0.127 | 
     | FE_PHC4939_reset/Q                |   ^   | FE_PHN4939_reset            | BU_5VX16  |  0.191 |   0.195 |    0.064 | 
     | Filter_1_1/FE_PHC5330_reset/A     |   ^   | FE_PHN4939_reset            | BU_5VX8   |  0.007 |   0.202 |    0.072 | 
     | Filter_1_1/FE_PHC5330_reset/Q     |   ^   | Filter_1_1/FE_PHN5330_reset | BU_5VX8   |  0.191 |   0.393 |    0.263 | 
     | Filter_1_1/FE_PHC3191_reset/A     |   ^   | Filter_1_1/FE_PHN5330_reset | DLY4_5VX1 |  0.000 |   0.393 |    0.263 | 
     | Filter_1_1/FE_PHC3191_reset/Q     |   ^   | Filter_1_1/FE_PHN3191_reset | DLY4_5VX1 |  4.146 |   4.540 |    4.409 | 
     | Filter_1_1/FE_PHC2857_reset/A     |   ^   | Filter_1_1/FE_PHN3191_reset | BU_5VX1   |  0.000 |   4.540 |    4.409 | 
     | Filter_1_1/FE_PHC2857_reset/Q     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX1   |  1.099 |   5.639 |    5.508 | 
     | Filter_1_1/FE_PHC1168_reset/A     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX1   |  0.007 |   5.646 |    5.515 | 
     | Filter_1_1/FE_PHC1168_reset/Q     |   ^   | Filter_1_1/FE_PHN1168_reset | BU_5VX1   |  0.773 |   6.419 |    6.288 | 
     | Filter_1_1/g18165/B               |   ^   | Filter_1_1/FE_PHN1168_reset | NO2_5VX1  | -0.033 |   6.386 |    6.255 | 
     | Filter_1_1/g18165/Q               |   v   | Filter_1_1/n_657            | NO2_5VX1  |  0.115 |   6.500 |    6.370 | 
     | Filter_1_1/b_2_3_out1_1_reg[45]/D |   v   | Filter_1_1/n_657            | DFRQ_5VX2 |  0.000 |   6.500 |    6.370 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.131 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.131 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.474 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.483 | 
     | clk__L2_I0/Q                      |   ^   | clk__L2_N0 | IN_5VX16  | 0.392 |   0.744 |    0.875 | 
     | clk__L3_I1/A                      |   ^   | clk__L2_N0 | BU_5VX16  | 0.001 |   0.745 |    0.876 | 
     | clk__L3_I1/Q                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.231 |   0.976 |    1.106 | 
     | clk__L4_I4/A                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.011 |   0.987 |    1.117 | 
     | clk__L4_I4/Q                      |   ^   | clk__L4_N4 | BU_5VX16  | 0.270 |   1.257 |    1.387 | 
     | Filter_1_1/b_2_3_out1_1_reg[45]/C |   ^   | clk__L4_N4 | DFRQ_5VX2 | 0.014 |   1.270 |    1.401 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin Filter_1_1/s_1_out1_1_reg[43]/C 
Endpoint:   Filter_1_1/s_1_out1_1_reg[43]/D (v) checked with  leading edge of 
'clk'
Beginpoint: clk_enable                      (v) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.266
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.341
  Arrival Time                  6.477
  Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+-----------+-------+---------+----------| 
     | clk_enable                       |   v   | clk_enable                     |           |       |   0.000 |   -0.136 | 
     | FE_PHC5712_clk_enable/A          |   v   | clk_enable                     | BU_5VX1   | 0.000 |   0.000 |   -0.136 | 
     | FE_PHC5712_clk_enable/Q          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.161 |   0.161 |    0.025 | 
     | FE_PHC5711_clk_enable/A          |   v   | FE_PHN5712_clk_enable          | BU_5VX1   | 0.000 |   0.161 |    0.025 | 
     | FE_PHC5711_clk_enable/Q          |   v   | FE_PHN5711_clk_enable          | BU_5VX1   | 0.189 |   0.350 |    0.214 | 
     | FE_PHC5707_clk_enable/A          |   v   | FE_PHN5711_clk_enable          | BU_5VX0   | 0.000 |   0.350 |    0.214 | 
     | FE_PHC5707_clk_enable/Q          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.188 |   0.539 |    0.402 | 
     | FE_PHC5699_clk_enable/A          |   v   | FE_PHN5707_clk_enable          | BU_5VX0   | 0.000 |   0.539 |    0.402 | 
     | FE_PHC5699_clk_enable/Q          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.199 |   0.737 |    0.601 | 
     | FE_PHC5638_clk_enable/A          |   v   | FE_PHN5699_clk_enable          | BU_5VX0   | 0.000 |   0.737 |    0.601 | 
     | FE_PHC5638_clk_enable/Q          |   v   | FE_PHN5638_clk_enable          | BU_5VX0   | 0.252 |   0.990 |    0.853 | 
     | FE_PHC2622_clk_enable/A          |   v   | FE_PHN5638_clk_enable          | BU_5VX2   | 0.000 |   0.990 |    0.853 | 
     | FE_PHC2622_clk_enable/Q          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.237 |   1.226 |    1.090 | 
     | FE_PHC2725_clk_enable/A          |   v   | FE_PHN2622_clk_enable          | BU_5VX2   | 0.000 |   1.226 |    1.090 | 
     | FE_PHC2725_clk_enable/Q          |   v   | FE_PHN2725_clk_enable          | BU_5VX2   | 0.222 |   1.448 |    1.312 | 
     | FE_PHC2816_clk_enable/A          |   v   | FE_PHN2725_clk_enable          | BU_5VX3   | 0.000 |   1.448 |    1.312 | 
     | FE_PHC2816_clk_enable/Q          |   v   | FE_PHN2816_clk_enable          | BU_5VX3   | 0.171 |   1.619 |    1.483 | 
     | FE_PHC5709_clk_enable/A          |   v   | FE_PHN2816_clk_enable          | BU_5VX1   | 0.000 |   1.619 |    1.483 | 
     | FE_PHC5709_clk_enable/Q          |   v   | FE_PHN5709_clk_enable          | BU_5VX1   | 0.262 |   1.882 |    1.745 | 
     | FE_PHC2845_clk_enable/A          |   v   | FE_PHN5709_clk_enable          | BU_5VX0   | 0.000 |   1.882 |    1.745 | 
     | FE_PHC2845_clk_enable/Q          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.215 |   2.096 |    1.960 | 
     | FE_PHC2838_clk_enable/A          |   v   | FE_PHN2845_clk_enable          | BU_5VX0   | 0.000 |   2.096 |    1.960 | 
     | FE_PHC2838_clk_enable/Q          |   v   | FE_PHN2838_clk_enable          | BU_5VX0   | 0.202 |   2.298 |    2.162 | 
     | FE_PHC2781_clk_enable/A          |   v   | FE_PHN2838_clk_enable          | BU_5VX1   | 0.000 |   2.298 |    2.162 | 
     | FE_PHC2781_clk_enable/Q          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.207 |   2.506 |    2.369 | 
     | FE_PHC2887_clk_enable/A          |   v   | FE_PHN2781_clk_enable          | BU_5VX1   | 0.000 |   2.506 |    2.369 | 
     | FE_PHC2887_clk_enable/Q          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.197 |   2.703 |    2.567 | 
     | FE_PHC5710_clk_enable/A          |   v   | FE_PHN5710_clk_enable          | BU_5VX1   | 0.000 |   2.703 |    2.567 | 
     | FE_PHC5710_clk_enable/Q          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.206 |   2.909 |    2.773 | 
     | FE_PHC2870_clk_enable/A          |   v   | FE_PHN2887_clk_enable          | BU_5VX1   | 0.000 |   2.909 |    2.773 | 
     | FE_PHC2870_clk_enable/Q          |   v   | FE_PHN2870_clk_enable          | BU_5VX1   | 0.306 |   3.214 |    3.078 | 
     | FE_OFC10_clk_enable/A            |   v   | FE_PHN2870_clk_enable          | BU_5VX4   | 0.000 |   3.214 |    3.078 | 
     | FE_OFC10_clk_enable/Q            |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.230 |   3.445 |    3.308 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A |   v   | FE_OFN10_clk_enable            | BU_5VX4   | 0.000 |   3.445 |    3.308 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.395 |   3.839 |    3.703 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A |   v   | FE_PHN2977_FE_OFN10_clk_enable | BU_5VX4   | 0.012 |   3.851 |    3.715 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.240 |   4.092 |    3.956 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A |   v   | FE_PHN2858_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.092 |    3.956 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.175 |   4.267 |    4.131 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A |   v   | FE_PHN2869_FE_OFN10_clk_enable | BU_5VX4   | 0.000 |   4.267 |    4.131 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX4   | 0.305 |   4.572 |    4.435 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A |   v   | FE_PHN2886_FE_OFN10_clk_enable | BU_5VX2   | 0.004 |   4.576 |    4.440 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q |   v   | FE_PHN2898_FE_OFN10_clk_enable | BU_5VX2   | 0.266 |   4.842 |    4.705 | 
     | FE_OFC11_clk_enable/A            |   v   | FE_PHN2898_FE_OFN10_clk_enable | IN_5VX1   | 0.000 |   4.842 |    4.705 | 
     | FE_OFC11_clk_enable/Q            |   ^   | FE_OFN11_clk_enable            | IN_5VX1   | 0.415 |   5.257 |    5.120 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A |   ^   | FE_OFN11_clk_enable            | IN_5VX8   | 0.004 |   5.260 |    5.124 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.108 |   5.368 |    5.232 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A |   v   | FE_PHN2847_FE_OFN11_clk_enable | IN_5VX8   | 0.001 |   5.369 |    5.233 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX8   | 0.088 |   5.457 |    5.321 | 
     | FE_OFC13_clk_enable/A            |   ^   | FE_PHN2856_FE_OFN11_clk_enable | IN_5VX12  | 0.001 |   5.458 |    5.322 | 
     | FE_OFC13_clk_enable/Q            |   v   | FE_OFN13_clk_enable            | IN_5VX12  | 0.602 |   6.060 |    5.923 | 
     | Filter_1_1/g18309/D              |   v   | FE_OFN13_clk_enable            | AN22_5VX1 | 0.056 |   6.116 |    5.980 | 
     | Filter_1_1/g18309/Q              |   ^   | Filter_1_1/n_137               | AN22_5VX1 | 0.264 |   6.379 |    6.243 | 
     | Filter_1_1/g18036/A              |   ^   | Filter_1_1/n_137               | NO2_5VX1  | 0.000 |   6.379 |    6.243 | 
     | Filter_1_1/g18036/Q              |   v   | Filter_1_1/n_515               | NO2_5VX1  | 0.098 |   6.477 |    6.341 | 
     | Filter_1_1/s_1_out1_1_reg[43]/D  |   v   | Filter_1_1/n_515               | DFRQ_5VX4 | 0.000 |   6.477 |    6.341 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |    0.136 | 
     | clk__L1_I0/A                    |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.136 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0  | IN_5VX16  | 0.343 |   0.343 |    0.479 | 
     | clk__L2_I3/A                    |   v   | clk__L1_N0  | IN_5VX16  | 0.009 |   0.352 |    0.488 | 
     | clk__L2_I3/Q                    |   ^   | clk__L2_N3  | IN_5VX16  | 0.403 |   0.755 |    0.891 | 
     | clk__L3_I7/A                    |   ^   | clk__L2_N3  | BU_5VX16  | 0.008 |   0.762 |    0.899 | 
     | clk__L3_I7/Q                    |   ^   | clk__L3_N7  | BU_5VX16  | 0.228 |   0.990 |    1.127 | 
     | clk__L4_I15/A                   |   ^   | clk__L3_N7  | BU_5VX16  | 0.005 |   0.996 |    1.132 | 
     | clk__L4_I15/Q                   |   ^   | clk__L4_N15 | BU_5VX16  | 0.268 |   1.264 |    1.400 | 
     | Filter_1_1/s_1_out1_1_reg[43]/C |   ^   | clk__L4_N15 | DFRQ_5VX4 | 0.002 |   1.266 |    1.402 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Filter_1_1/b_2_3_out1_1_reg[50]/C 
Endpoint:   Filter_1_1/b_2_3_out1_1_reg[50]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset                             (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.268
+ Hold                          0.099
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.366
  Arrival Time                  6.504
  Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net             |   Cell    |  Delay | Arrival | Required | 
     |                                   |       |                             |           |        |  Time   |   Time   | 
     |-----------------------------------+-------+-----------------------------+-----------+--------+---------+----------| 
     | reset                             |   ^   | reset                       |           |        |   0.000 |   -0.137 | 
     | FE_PHC4939_reset/A                |   ^   | reset                       | BU_5VX16  |  0.004 |   0.004 |   -0.134 | 
     | FE_PHC4939_reset/Q                |   ^   | FE_PHN4939_reset            | BU_5VX16  |  0.191 |   0.195 |    0.058 | 
     | Filter_1_1/FE_PHC5330_reset/A     |   ^   | FE_PHN4939_reset            | BU_5VX8   |  0.007 |   0.202 |    0.065 | 
     | Filter_1_1/FE_PHC5330_reset/Q     |   ^   | Filter_1_1/FE_PHN5330_reset | BU_5VX8   |  0.191 |   0.393 |    0.256 | 
     | Filter_1_1/FE_PHC3191_reset/A     |   ^   | Filter_1_1/FE_PHN5330_reset | DLY4_5VX1 |  0.000 |   0.393 |    0.256 | 
     | Filter_1_1/FE_PHC3191_reset/Q     |   ^   | Filter_1_1/FE_PHN3191_reset | DLY4_5VX1 |  4.146 |   4.540 |    4.402 | 
     | Filter_1_1/FE_PHC2857_reset/A     |   ^   | Filter_1_1/FE_PHN3191_reset | BU_5VX1   |  0.000 |   4.540 |    4.402 | 
     | Filter_1_1/FE_PHC2857_reset/Q     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX1   |  1.099 |   5.639 |    5.501 | 
     | Filter_1_1/FE_PHC1168_reset/A     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX1   |  0.007 |   5.646 |    5.508 | 
     | Filter_1_1/FE_PHC1168_reset/Q     |   ^   | Filter_1_1/FE_PHN1168_reset | BU_5VX1   |  0.773 |   6.419 |    6.281 | 
     | Filter_1_1/g18170/B               |   ^   | Filter_1_1/FE_PHN1168_reset | NO2_5VX1  | -0.032 |   6.386 |    6.249 | 
     | Filter_1_1/g18170/Q               |   v   | Filter_1_1/n_652            | NO2_5VX1  |  0.118 |   6.504 |    6.366 | 
     | Filter_1_1/b_2_3_out1_1_reg[50]/D |   v   | Filter_1_1/n_652            | DFRQ_5VX2 |  0.000 |   6.504 |    6.366 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.137 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.138 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.480 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.490 | 
     | clk__L2_I0/Q                      |   ^   | clk__L2_N0 | IN_5VX16  | 0.392 |   0.744 |    0.881 | 
     | clk__L3_I1/A                      |   ^   | clk__L2_N0 | BU_5VX16  | 0.001 |   0.745 |    0.882 | 
     | clk__L3_I1/Q                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.231 |   0.976 |    1.113 | 
     | clk__L4_I4/A                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.011 |   0.987 |    1.124 | 
     | clk__L4_I4/Q                      |   ^   | clk__L4_N4 | BU_5VX16  | 0.270 |   1.257 |    1.394 | 
     | Filter_1_1/b_2_3_out1_1_reg[50]/C |   ^   | clk__L4_N4 | DFRQ_5VX2 | 0.011 |   1.268 |    1.405 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Filter_1_1/b_2_3_out1_1_reg[49]/C 
Endpoint:   Filter_1_1/b_2_3_out1_1_reg[49]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset                             (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.267
+ Hold                          0.099
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.366
  Arrival Time                  6.510
  Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net             |   Cell    |  Delay | Arrival | Required | 
     |                                   |       |                             |           |        |  Time   |   Time   | 
     |-----------------------------------+-------+-----------------------------+-----------+--------+---------+----------| 
     | reset                             |   ^   | reset                       |           |        |   0.000 |   -0.144 | 
     | FE_PHC4939_reset/A                |   ^   | reset                       | BU_5VX16  |  0.004 |   0.004 |   -0.140 | 
     | FE_PHC4939_reset/Q                |   ^   | FE_PHN4939_reset            | BU_5VX16  |  0.191 |   0.195 |    0.051 | 
     | Filter_1_1/FE_PHC5330_reset/A     |   ^   | FE_PHN4939_reset            | BU_5VX8   |  0.007 |   0.202 |    0.059 | 
     | Filter_1_1/FE_PHC5330_reset/Q     |   ^   | Filter_1_1/FE_PHN5330_reset | BU_5VX8   |  0.191 |   0.393 |    0.250 | 
     | Filter_1_1/FE_PHC3191_reset/A     |   ^   | Filter_1_1/FE_PHN5330_reset | DLY4_5VX1 |  0.000 |   0.393 |    0.250 | 
     | Filter_1_1/FE_PHC3191_reset/Q     |   ^   | Filter_1_1/FE_PHN3191_reset | DLY4_5VX1 |  4.146 |   4.540 |    4.396 | 
     | Filter_1_1/FE_PHC2857_reset/A     |   ^   | Filter_1_1/FE_PHN3191_reset | BU_5VX1   |  0.000 |   4.540 |    4.396 | 
     | Filter_1_1/FE_PHC2857_reset/Q     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX1   |  1.099 |   5.639 |    5.495 | 
     | Filter_1_1/FE_PHC1168_reset/A     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX1   |  0.007 |   5.646 |    5.502 | 
     | Filter_1_1/FE_PHC1168_reset/Q     |   ^   | Filter_1_1/FE_PHN1168_reset | BU_5VX1   |  0.773 |   6.419 |    6.275 | 
     | Filter_1_1/g18169/B               |   ^   | Filter_1_1/FE_PHN1168_reset | NO2_5VX1  | -0.032 |   6.386 |    6.242 | 
     | Filter_1_1/g18169/Q               |   v   | Filter_1_1/n_653            | NO2_5VX1  |  0.123 |   6.510 |    6.366 | 
     | Filter_1_1/b_2_3_out1_1_reg[49]/D |   v   | Filter_1_1/n_653            | DFRQ_5VX2 |  0.000 |   6.510 |    6.366 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.144 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.144 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.487 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.496 | 
     | clk__L2_I0/Q                      |   ^   | clk__L2_N0 | IN_5VX16  | 0.392 |   0.744 |    0.888 | 
     | clk__L3_I1/A                      |   ^   | clk__L2_N0 | BU_5VX16  | 0.001 |   0.745 |    0.889 | 
     | clk__L3_I1/Q                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.231 |   0.976 |    1.120 | 
     | clk__L4_I4/A                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.011 |   0.987 |    1.131 | 
     | clk__L4_I4/Q                      |   ^   | clk__L4_N4 | BU_5VX16  | 0.270 |   1.257 |    1.401 | 
     | Filter_1_1/b_2_3_out1_1_reg[49]/C |   ^   | clk__L4_N4 | DFRQ_5VX2 | 0.010 |   1.267 |    1.411 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Filter_1_1/b_2_3_out1_1_reg[43]/C 
Endpoint:   Filter_1_1/b_2_3_out1_1_reg[43]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset                             (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.267
+ Hold                          0.097
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.364
  Arrival Time                  6.510
  Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net             |   Cell    |  Delay | Arrival | Required | 
     |                                   |       |                             |           |        |  Time   |   Time   | 
     |-----------------------------------+-------+-----------------------------+-----------+--------+---------+----------| 
     | reset                             |   ^   | reset                       |           |        |   0.000 |   -0.146 | 
     | FE_PHC4939_reset/A                |   ^   | reset                       | BU_5VX16  |  0.004 |   0.004 |   -0.142 | 
     | FE_PHC4939_reset/Q                |   ^   | FE_PHN4939_reset            | BU_5VX16  |  0.191 |   0.195 |    0.049 | 
     | Filter_1_1/FE_PHC5330_reset/A     |   ^   | FE_PHN4939_reset            | BU_5VX8   |  0.007 |   0.202 |    0.056 | 
     | Filter_1_1/FE_PHC5330_reset/Q     |   ^   | Filter_1_1/FE_PHN5330_reset | BU_5VX8   |  0.191 |   0.393 |    0.247 | 
     | Filter_1_1/FE_PHC3191_reset/A     |   ^   | Filter_1_1/FE_PHN5330_reset | DLY4_5VX1 |  0.000 |   0.393 |    0.247 | 
     | Filter_1_1/FE_PHC3191_reset/Q     |   ^   | Filter_1_1/FE_PHN3191_reset | DLY4_5VX1 |  4.146 |   4.540 |    4.393 | 
     | Filter_1_1/FE_PHC2857_reset/A     |   ^   | Filter_1_1/FE_PHN3191_reset | BU_5VX1   |  0.000 |   4.540 |    4.393 | 
     | Filter_1_1/FE_PHC2857_reset/Q     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX1   |  1.099 |   5.639 |    5.492 | 
     | Filter_1_1/FE_PHC1168_reset/A     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX1   |  0.007 |   5.646 |    5.499 | 
     | Filter_1_1/FE_PHC1168_reset/Q     |   ^   | Filter_1_1/FE_PHN1168_reset | BU_5VX1   |  0.773 |   6.419 |    6.272 | 
     | Filter_1_1/g18163/B               |   ^   | Filter_1_1/FE_PHN1168_reset | NO2_5VX1  | -0.032 |   6.386 |    6.240 | 
     | Filter_1_1/g18163/Q               |   v   | Filter_1_1/n_659            | NO2_5VX1  |  0.124 |   6.510 |    6.364 | 
     | Filter_1_1/b_2_3_out1_1_reg[43]/D |   v   | Filter_1_1/n_659            | DFRQ_5VX2 |  0.000 |   6.510 |    6.364 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.146 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.147 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.489 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.499 | 
     | clk__L2_I0/Q                      |   ^   | clk__L2_N0 | IN_5VX16  | 0.392 |   0.744 |    0.890 | 
     | clk__L3_I1/A                      |   ^   | clk__L2_N0 | BU_5VX16  | 0.001 |   0.745 |    0.891 | 
     | clk__L3_I1/Q                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.231 |   0.976 |    1.122 | 
     | clk__L4_I4/A                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.011 |   0.987 |    1.133 | 
     | clk__L4_I4/Q                      |   ^   | clk__L4_N4 | BU_5VX16  | 0.270 |   1.257 |    1.403 | 
     | Filter_1_1/b_2_3_out1_1_reg[43]/C |   ^   | clk__L4_N4 | DFRQ_5VX2 | 0.010 |   1.267 |    1.413 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Filter_1_1/b_2_3_out1_1_reg[51]/C 
Endpoint:   Filter_1_1/b_2_3_out1_1_reg[51]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset                             (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.269
+ Hold                          0.079
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.348
  Arrival Time                  6.516
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net             |   Cell    |  Delay | Arrival | Required | 
     |                                   |       |                             |           |        |  Time   |   Time   | 
     |-----------------------------------+-------+-----------------------------+-----------+--------+---------+----------| 
     | reset                             |   ^   | reset                       |           |        |   0.000 |   -0.168 | 
     | FE_PHC4939_reset/A                |   ^   | reset                       | BU_5VX16  |  0.004 |   0.004 |   -0.164 | 
     | FE_PHC4939_reset/Q                |   ^   | FE_PHN4939_reset            | BU_5VX16  |  0.191 |   0.195 |    0.027 | 
     | Filter_1_1/FE_PHC5330_reset/A     |   ^   | FE_PHN4939_reset            | BU_5VX8   |  0.007 |   0.202 |    0.034 | 
     | Filter_1_1/FE_PHC5330_reset/Q     |   ^   | Filter_1_1/FE_PHN5330_reset | BU_5VX8   |  0.191 |   0.393 |    0.225 | 
     | Filter_1_1/FE_PHC3191_reset/A     |   ^   | Filter_1_1/FE_PHN5330_reset | DLY4_5VX1 |  0.000 |   0.393 |    0.225 | 
     | Filter_1_1/FE_PHC3191_reset/Q     |   ^   | Filter_1_1/FE_PHN3191_reset | DLY4_5VX1 |  4.146 |   4.540 |    4.371 | 
     | Filter_1_1/FE_PHC2857_reset/A     |   ^   | Filter_1_1/FE_PHN3191_reset | BU_5VX1   |  0.000 |   4.540 |    4.372 | 
     | Filter_1_1/FE_PHC2857_reset/Q     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX1   |  1.099 |   5.639 |    5.470 | 
     | Filter_1_1/FE_PHC1168_reset/A     |   ^   | Filter_1_1/FE_PHN2857_reset | BU_5VX1   |  0.007 |   5.646 |    5.478 | 
     | Filter_1_1/FE_PHC1168_reset/Q     |   ^   | Filter_1_1/FE_PHN1168_reset | BU_5VX1   |  0.773 |   6.419 |    6.251 | 
     | Filter_1_1/g18171/B               |   ^   | Filter_1_1/FE_PHN1168_reset | NO2_5VX1  | -0.033 |   6.386 |    6.218 | 
     | Filter_1_1/g18171/Q               |   v   | Filter_1_1/n_651            | NO2_5VX1  |  0.130 |   6.516 |    6.348 | 
     | Filter_1_1/b_2_3_out1_1_reg[51]/D |   v   | Filter_1_1/n_651            | DFRQ_5VX4 |  0.000 |   6.516 |    6.348 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |    0.168 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.168 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.511 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.520 | 
     | clk__L2_I0/Q                      |   ^   | clk__L2_N0 | IN_5VX16  | 0.392 |   0.744 |    0.912 | 
     | clk__L3_I1/A                      |   ^   | clk__L2_N0 | BU_5VX16  | 0.001 |   0.745 |    0.913 | 
     | clk__L3_I1/Q                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.231 |   0.976 |    1.144 | 
     | clk__L4_I4/A                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.011 |   0.987 |    1.155 | 
     | clk__L4_I4/Q                      |   ^   | clk__L4_N4 | BU_5VX16  | 0.270 |   1.257 |    1.425 | 
     | Filter_1_1/b_2_3_out1_1_reg[51]/C |   ^   | clk__L4_N4 | DFRQ_5VX4 | 0.012 |   1.269 |    1.437 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin In_reg_reg[12]/C 
Endpoint:   In_reg_reg[12]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: reset            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.062
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.062
  Arrival Time                 65.234
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    |  Delay | Arrival | Required | 
     |                            |       |                          |           |        |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+--------+---------+----------| 
     | reset                      |   ^   | reset                    |           |        |   0.000 |   -0.171 | 
     | FE_PHC4939_reset/A         |   ^   | reset                    | BU_5VX16  |  0.004 |   0.004 |   -0.167 | 
     | FE_PHC4939_reset/Q         |   ^   | FE_PHN4939_reset         | BU_5VX16  |  0.191 |   0.195 |    0.024 | 
     | FE_PHC2877_reset/A         |   ^   | FE_PHN4939_reset         | DLY2_5VX1 |  0.007 |   0.202 |    0.031 | 
     | FE_PHC2877_reset/Q         |   ^   | FE_PHN2877_reset         | DLY2_5VX1 |  1.859 |   2.061 |    1.890 | 
     | FE_PHC2874_reset/A         |   ^   | FE_PHN2877_reset         | DLY2_5VX1 |  0.000 |   2.061 |    1.890 | 
     | FE_PHC2874_reset/Q         |   ^   | FE_PHN2874_reset         | DLY2_5VX1 |  1.908 |   3.969 |    3.798 | 
     | FE_PHC2876_reset/A         |   ^   | FE_PHN2874_reset         | DLY1_5VX1 |  0.000 |   3.969 |    3.798 | 
     | FE_PHC2876_reset/Q         |   ^   | FE_PHN2876_reset         | DLY1_5VX1 |  0.897 |   4.866 |    4.695 | 
     | FE_PHC2867_reset/A         |   ^   | FE_PHN2876_reset         | DLY2_5VX1 |  0.000 |   4.866 |    4.695 | 
     | FE_PHC2867_reset/Q         |   ^   | FE_PHN2867_reset         | DLY2_5VX1 |  2.082 |   6.948 |    6.776 | 
     | FE_OFC4_reset/A            |   ^   | FE_PHN2867_reset         | IN_5VX1   | -0.055 |   6.893 |    6.722 | 
     | FE_OFC4_reset/Q            |   v   | FE_OFN4_reset            | IN_5VX1   |  0.747 |   7.641 |    7.469 | 
     | FE_PHC2912_FE_OFN4_reset/A |   v   | FE_OFN4_reset            | BU_5VX1   | -0.167 |   7.474 |    7.303 | 
     | FE_PHC2912_FE_OFN4_reset/Q |   v   | FE_PHN2912_FE_OFN4_reset | BU_5VX1   |  0.505 |   7.979 |    7.808 | 
     | FE_OFC6_reset/A            |   v   | FE_PHN2912_FE_OFN4_reset | IN_5VX12  | -0.020 |   7.959 |    7.788 | 
     | FE_OFC6_reset/Q            |   ^   | FE_OFN6_reset            | IN_5VX12  |  0.605 |   8.564 |    8.393 | 
     | FE_PHC4971_FE_OFN6_reset/A |   ^   | FE_OFN6_reset            | DLY8_5VX1 |  0.038 |   8.603 |    8.431 | 
     | FE_PHC4971_FE_OFN6_reset/Q |   ^   | FE_PHN4971_FE_OFN6_reset | DLY8_5VX1 |  7.888 |  16.491 |   16.320 | 
     | FE_PHC5201_FE_OFN6_reset/A |   ^   | FE_PHN4971_FE_OFN6_reset | DLY8_5VX1 |  0.000 |  16.491 |   16.320 | 
     | FE_PHC5201_FE_OFN6_reset/Q |   ^   | FE_PHN5201_FE_OFN6_reset | DLY8_5VX1 |  7.878 |  24.369 |   24.198 | 
     | FE_PHC5399_FE_OFN6_reset/A |   ^   | FE_PHN5201_FE_OFN6_reset | DLY8_5VX1 |  0.000 |  24.369 |   24.198 | 
     | FE_PHC5399_FE_OFN6_reset/Q |   ^   | FE_PHN5399_FE_OFN6_reset | DLY8_5VX1 |  7.869 |  32.238 |   32.066 | 
     | FE_PHC5442_FE_OFN6_reset/A |   ^   | FE_PHN5399_FE_OFN6_reset | DLY8_5VX1 |  0.000 |  32.238 |   32.066 | 
     | FE_PHC5442_FE_OFN6_reset/Q |   ^   | FE_PHN5442_FE_OFN6_reset | DLY8_5VX1 |  7.871 |  40.109 |   39.938 | 
     | FE_PHC5337_FE_OFN6_reset/A |   ^   | FE_PHN5442_FE_OFN6_reset | DLY8_5VX1 |  0.000 |  40.109 |   39.938 | 
     | FE_PHC5337_FE_OFN6_reset/Q |   ^   | FE_PHN5337_FE_OFN6_reset | DLY8_5VX1 |  7.885 |  47.994 |   47.823 | 
     | FE_PHC4663_FE_OFN6_reset/A |   ^   | FE_PHN5337_FE_OFN6_reset | DLY8_5VX1 |  0.000 |  47.994 |   47.823 | 
     | FE_PHC4663_FE_OFN6_reset/Q |   ^   | FE_PHN4663_FE_OFN6_reset | DLY8_5VX1 |  8.231 |  56.225 |   56.053 | 
     | FE_PHC4098_FE_OFN6_reset/A |   ^   | FE_PHN4663_FE_OFN6_reset | DLY8_5VX1 | -0.045 |  56.180 |   56.008 | 
     | FE_PHC4098_FE_OFN6_reset/Q |   ^   | FE_PHN4098_FE_OFN6_reset | DLY8_5VX1 |  8.684 |  64.863 |   64.692 | 
     | FE_PHC2931_FE_OFN6_reset/A |   ^   | FE_PHN4098_FE_OFN6_reset | BU_5VX6   | -0.105 |  64.758 |   64.587 | 
     | FE_PHC2931_FE_OFN6_reset/Q |   ^   | FE_PHN2931_FE_OFN6_reset | BU_5VX6   |  0.401 |  65.159 |   64.988 | 
     | g1707/B                    |   ^   | FE_PHN2931_FE_OFN6_reset | NO2_5VX2  | -0.001 |  65.159 |   64.987 | 
     | g1707/Q                    |   v   | n_27                     | NO2_5VX2  |  0.075 |  65.234 |   65.062 | 
     | In_reg_reg[12]/D           |   v   | n_27                     | DFRQ_5VX4 |  0.000 |  65.234 |   65.062 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                  |       |          |           |       |  Time   |   Time   | 
     |------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13         |   ^   | clk_1_13 |           |       |   0.000 |    0.171 | 
     | In_reg_reg[12]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |    0.171 | 
     +------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Filter_1_1/s_3_out1_1_reg[47]/C 
Endpoint:   Filter_1_1/s_3_out1_1_reg[47]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.283
+ Hold                          0.101
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.383
  Arrival Time                  6.587
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |             Net             |   Cell    |  Delay | Arrival | Required | 
     |                                 |       |                             |           |        |  Time   |   Time   | 
     |---------------------------------+-------+-----------------------------+-----------+--------+---------+----------| 
     | reset                           |   ^   | reset                       |           |        |   0.000 |   -0.203 | 
     | FE_PHC4939_reset/A              |   ^   | reset                       | BU_5VX16  |  0.004 |   0.004 |   -0.200 | 
     | FE_PHC4939_reset/Q              |   ^   | FE_PHN4939_reset            | BU_5VX16  |  0.191 |   0.195 |   -0.008 | 
     | Filter_1_1/FE_PHC5330_reset/A   |   ^   | FE_PHN4939_reset            | BU_5VX8   |  0.007 |   0.202 |   -0.001 | 
     | Filter_1_1/FE_PHC5330_reset/Q   |   ^   | Filter_1_1/FE_PHN5330_reset | BU_5VX8   |  0.191 |   0.393 |    0.190 | 
     | Filter_1_1/FE_PHC3191_reset/A   |   ^   | Filter_1_1/FE_PHN5330_reset | DLY4_5VX1 |  0.000 |   0.393 |    0.190 | 
     | Filter_1_1/FE_PHC3191_reset/Q   |   ^   | Filter_1_1/FE_PHN3191_reset | DLY4_5VX1 |  4.146 |   4.540 |    4.336 | 
     | Filter_1_1/FE_PHC2802_reset/A   |   ^   | Filter_1_1/FE_PHN3191_reset | DLY1_5VX1 |  0.001 |   4.540 |    4.337 | 
     | Filter_1_1/FE_PHC2802_reset/Q   |   ^   | Filter_1_1/FE_PHN2802_reset | DLY1_5VX1 |  1.395 |   5.935 |    5.732 | 
     | Filter_1_1/FE_PHC2880_reset/A   |   ^   | Filter_1_1/FE_PHN2802_reset | BU_5VX1   | -0.043 |   5.892 |    5.688 | 
     | Filter_1_1/FE_PHC2880_reset/Q   |   ^   | Filter_1_1/FE_PHN2880_reset | BU_5VX1   |  0.586 |   6.477 |    6.274 | 
     | Filter_1_1/g18004/B             |   ^   | Filter_1_1/FE_PHN2880_reset | NO2_5VX1  | -0.010 |   6.467 |    6.264 | 
     | Filter_1_1/g18004/Q             |   v   | Filter_1_1/n_472            | NO2_5VX1  |  0.120 |   6.587 |    6.383 | 
     | Filter_1_1/s_3_out1_1_reg[47]/D |   v   | Filter_1_1/n_472            | DFRQ_5VX1 |  0.000 |   6.587 |    6.383 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |            |           |       |  Time   |   Time   | 
     |---------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk        |           |       |   0.000 |    0.203 | 
     | clk__L1_I0/A                    |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.204 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.546 | 
     | clk__L2_I2/A                    |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.556 | 
     | clk__L2_I2/Q                    |   ^   | clk__L2_N2 | IN_5VX16  | 0.398 |   0.751 |    0.954 | 
     | clk__L3_I4/A                    |   ^   | clk__L2_N2 | BU_5VX12  | 0.007 |   0.758 |    0.961 | 
     | clk__L3_I4/Q                    |   ^   | clk__L3_N4 | BU_5VX12  | 0.240 |   0.998 |    1.201 | 
     | clk__L4_I9/A                    |   ^   | clk__L3_N4 | BU_5VX16  | 0.005 |   1.003 |    1.207 | 
     | clk__L4_I9/Q                    |   ^   | clk__L4_N9 | BU_5VX16  | 0.272 |   1.275 |    1.479 | 
     | Filter_1_1/s_3_out1_1_reg[47]/C |   ^   | clk__L4_N9 | DFRQ_5VX1 | 0.007 |   1.283 |    1.486 | 
     +-----------------------------------------------------------------------------------------------+ 

