Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 29 22:45:34 2023
| Host         : DESKTOP-S33IK5F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    68          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (120)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: prescl_inst/cs_internal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (120)
--------------------------------------------------
 There are 120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.252        0.000                      0                   96        0.179        0.000                      0                   96        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.252        0.000                      0                   96        0.179        0.000                      0                   96        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.890ns (28.124%)  route 2.275ns (71.876%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/Q
                         net (fo=2, routed)           1.046     6.874    data_transmit/send_byte/baud_rate_gen/value_reg[1]
    SLICE_X3Y142         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.431     7.430    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I3_O)        0.124     7.554 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.163     7.716    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.635     8.475    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X2Y144         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[10]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    14.727    data_transmit/send_byte/baud_rate_gen/value_reg[10]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.890ns (28.124%)  route 2.275ns (71.876%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/Q
                         net (fo=2, routed)           1.046     6.874    data_transmit/send_byte/baud_rate_gen/value_reg[1]
    SLICE_X3Y142         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.431     7.430    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I3_O)        0.124     7.554 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.163     7.716    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.635     8.475    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X2Y144         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[11]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    14.727    data_transmit/send_byte/baud_rate_gen/value_reg[11]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.890ns (28.124%)  route 2.275ns (71.876%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/Q
                         net (fo=2, routed)           1.046     6.874    data_transmit/send_byte/baud_rate_gen/value_reg[1]
    SLICE_X3Y142         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.431     7.430    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I3_O)        0.124     7.554 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.163     7.716    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.635     8.475    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X2Y144         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[8]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    14.727    data_transmit/send_byte/baud_rate_gen/value_reg[8]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.890ns (28.124%)  route 2.275ns (71.876%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/Q
                         net (fo=2, routed)           1.046     6.874    data_transmit/send_byte/baud_rate_gen/value_reg[1]
    SLICE_X3Y142         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.431     7.430    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I3_O)        0.124     7.554 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.163     7.716    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.635     8.475    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X2Y144         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[9]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    14.727    data_transmit/send_byte/baud_rate_gen/value_reg[9]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.890ns (29.089%)  route 2.170ns (70.911%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/Q
                         net (fo=2, routed)           1.046     6.874    data_transmit/send_byte/baud_rate_gen/value_reg[1]
    SLICE_X3Y142         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.431     7.430    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I3_O)        0.124     7.554 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.163     7.716    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.530     8.370    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X2Y145         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y145         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[12]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y145         FDRE (Setup_fdre_C_R)       -0.524    14.727    data_transmit/send_byte/baud_rate_gen/value_reg[12]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.890ns (29.089%)  route 2.170ns (70.911%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/Q
                         net (fo=2, routed)           1.046     6.874    data_transmit/send_byte/baud_rate_gen/value_reg[1]
    SLICE_X3Y142         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.431     7.430    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I3_O)        0.124     7.554 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.163     7.716    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.530     8.370    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X2Y145         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y145         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y145         FDRE (Setup_fdre_C_R)       -0.524    14.727    data_transmit/send_byte/baud_rate_gen/value_reg[13]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.890ns (29.246%)  route 2.153ns (70.754%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/Q
                         net (fo=2, routed)           1.046     6.874    data_transmit/send_byte/baud_rate_gen/value_reg[1]
    SLICE_X3Y142         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.431     7.430    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I3_O)        0.124     7.554 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.163     7.716    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.513     8.353    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.010    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[0]/C
                         clock pessimism              0.300    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X2Y142         FDRE (Setup_fdre_C_R)       -0.524    14.751    data_transmit/send_byte/baud_rate_gen/value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.890ns (29.246%)  route 2.153ns (70.754%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/Q
                         net (fo=2, routed)           1.046     6.874    data_transmit/send_byte/baud_rate_gen/value_reg[1]
    SLICE_X3Y142         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.431     7.430    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I3_O)        0.124     7.554 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.163     7.716    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.513     8.353    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.010    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
                         clock pessimism              0.300    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X2Y142         FDRE (Setup_fdre_C_R)       -0.524    14.751    data_transmit/send_byte/baud_rate_gen/value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.890ns (29.246%)  route 2.153ns (70.754%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/Q
                         net (fo=2, routed)           1.046     6.874    data_transmit/send_byte/baud_rate_gen/value_reg[1]
    SLICE_X3Y142         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.431     7.430    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I3_O)        0.124     7.554 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.163     7.716    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.513     8.353    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.010    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[2]/C
                         clock pessimism              0.300    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X2Y142         FDRE (Setup_fdre_C_R)       -0.524    14.751    data_transmit/send_byte/baud_rate_gen/value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.890ns (29.246%)  route 2.153ns (70.754%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/Q
                         net (fo=2, routed)           1.046     6.874    data_transmit/send_byte/baud_rate_gen/value_reg[1]
    SLICE_X3Y142         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.431     7.430    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I3_O)        0.124     7.554 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.163     7.716    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X3Y144         LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.513     8.353    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.010    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[3]/C
                         clock pessimism              0.300    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X2Y142         FDRE (Setup_fdre_C_R)       -0.524    14.751    data_transmit/send_byte/baud_rate_gen/value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 data_transmit/byteIndex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/sending_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    data_transmit/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y142         FDRE                                         r  data_transmit/byteIndex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  data_transmit/byteIndex_reg[0]/Q
                         net (fo=2, routed)           0.098     1.755    data_transmit/send_byte/controller/byteIndex
    SLICE_X1Y142         LUT6 (Prop_lut6_I4_O)        0.045     1.800 r  data_transmit/send_byte/controller/sending_i_1/O
                         net (fo=1, routed)           0.000     1.800    data_transmit/send_byte_n_5
    SLICE_X1Y142         FDRE                                         r  data_transmit/sending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    data_transmit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  data_transmit/sending_reg/C
                         clock pessimism             -0.505     1.529    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.092     1.621    data_transmit/sending_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 prescl_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescl_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.486    prescl_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  prescl_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  prescl_inst/count_reg[1]/Q
                         net (fo=8, routed)           0.137     1.764    prescl_inst/count_reg_n_0_[1]
    SLICE_X46Y97         LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  prescl_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.809    prescl_inst/plusOp[5]
    SLICE_X46Y97         FDRE                                         r  prescl_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.838     2.003    prescl_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y97         FDRE                                         r  prescl_inst/count_reg[5]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X46Y97         FDRE (Hold_fdre_C_D)         0.121     1.620    prescl_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/PISO/data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/PISO/data_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y141         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDSE (Prop_fdse_C_Q)         0.128     1.644 r  data_transmit/send_byte/PISO/data_reg[1]/Q
                         net (fo=1, routed)           0.054     1.699    data_transmit/send_byte/PISO/data_reg_n_0_[1]
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.099     1.798 r  data_transmit/send_byte/PISO/data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    data_transmit/send_byte/PISO/data[0]_i_1_n_0
    SLICE_X3Y141         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y141         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[0]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y141         FDSE (Hold_fdse_C_D)         0.091     1.607    data_transmit/send_byte/PISO/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/controller/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/doneSendingByteOld_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  data_transmit/send_byte/controller/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  data_transmit/send_byte/controller/done_reg/Q
                         net (fo=3, routed)           0.131     1.790    data_transmit/doneSendingByte
    SLICE_X0Y142         FDRE                                         r  data_transmit/doneSendingByteOld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    data_transmit/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y142         FDRE                                         r  data_transmit/doneSendingByteOld_reg/C
                         clock pessimism             -0.502     1.532    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.066     1.598    data_transmit/doneSendingByteOld_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/controller/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/controller/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.666%)  route 0.143ns (50.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  data_transmit/send_byte/controller/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.143     1.801    data_transmit/send_byte/controller/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y143         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y143         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.075     1.592    data_transmit/send_byte/controller/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/controller/psc_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/ce_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.011%)  route 0.135ns (41.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  data_transmit/send_byte/controller/psc_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  data_transmit/send_byte/controller/psc_reset_reg/Q
                         net (fo=2, routed)           0.135     1.793    data_transmit/send_byte/baud_rate_gen/psc_reset
    SLICE_X3Y144         LUT6 (Prop_lut6_I5_O)        0.045     1.838 r  data_transmit/send_byte/baud_rate_gen/ce_i_1/O
                         net (fo=1, routed)           0.000     1.838    data_transmit/send_byte/baud_rate_gen/ce_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/ce_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.091     1.624    data_transmit/send_byte/baud_rate_gen/ce_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/PISO/data_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/PISO/data_out_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y141         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  data_transmit/send_byte/PISO/data_reg[0]/Q
                         net (fo=1, routed)           0.170     1.828    data_transmit/send_byte/PISO/data_reg_n_0_[0]
    SLICE_X2Y141         FDSE                                         r  data_transmit/send_byte/PISO/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y141         FDSE                                         r  data_transmit/send_byte/PISO/data_out_reg/C
                         clock pessimism             -0.505     1.529    
    SLICE_X2Y141         FDSE (Hold_fdse_C_D)         0.059     1.588    data_transmit/send_byte/PISO/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/controller/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/controller/write_data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.937%)  route 0.187ns (57.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y143         FDSE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  data_transmit/send_byte/controller/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.187     1.846    data_transmit/send_byte/controller/write_data_i
    SLICE_X1Y143         FDRE                                         r  data_transmit/send_byte/controller/write_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  data_transmit/send_byte/controller/write_data_reg/C
                         clock pessimism             -0.505     1.530    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.070     1.600    data_transmit/send_byte/controller/write_data_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/baud_rate_gen/ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/controller/shr_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.187ns (49.916%)  route 0.188ns (50.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  data_transmit/send_byte/baud_rate_gen/ce_reg/Q
                         net (fo=2, routed)           0.188     1.846    data_transmit/send_byte/controller/tx_clk
    SLICE_X1Y143         LUT5 (Prop_lut5_I2_O)        0.046     1.892 r  data_transmit/send_byte/controller/shr_en_i_1/O
                         net (fo=1, routed)           0.000     1.892    data_transmit/send_byte/controller/shr_en_i
    SLICE_X1Y143         FDRE                                         r  data_transmit/send_byte/controller/shr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  data_transmit/send_byte/controller/shr_en_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.107     1.640    data_transmit/send_byte/controller/shr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 prescl_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescl_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.734%)  route 0.204ns (52.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.486    prescl_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  prescl_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  prescl_inst/count_reg[1]/Q
                         net (fo=8, routed)           0.204     1.831    prescl_inst/count_reg_n_0_[1]
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.876 r  prescl_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.876    prescl_inst/p_0_in[3]
    SLICE_X46Y96         FDRE                                         r  prescl_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    prescl_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y96         FDRE                                         r  prescl_inst/count_reg[3]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.120     1.621    prescl_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y144    X_before_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y144    X_before_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y144    X_before_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y144    X_before_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y144    X_before_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y144    X_before_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y144    X_before_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y144    X_before_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y144    X_before_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y144    X_before_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y144    X_before_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144    X_before_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144    X_before_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y144    X_before_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y144    X_before_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144    X_before_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144    X_before_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144    X_before_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144    X_before_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y144    X_before_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y144    X_before_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144    X_before_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144    X_before_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y144    X_before_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y144    X_before_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144    X_before_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144    X_before_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144    X_before_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y144    X_before_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           123 Endpoints
Min Delay           123 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_sequential_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.654ns  (logic 1.076ns (14.058%)  route 6.578ns (85.942%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE                         0.000     0.000 r  spi_inst/counter_reg[19]/C
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[19]/Q
                         net (fo=2, routed)           1.153     1.609    spi_inst/counter_reg_n_0_[19]
    SLICE_X6Y140         LUT4 (Prop_lut4_I0_O)        0.124     1.733 f  spi_inst/counter[0]_i_7/O
                         net (fo=6, routed)           0.822     2.555    spi_inst/counter[0]_i_7_n_0
    SLICE_X4Y140         LUT5 (Prop_lut5_I2_O)        0.124     2.679 f  spi_inst/FSM_sequential_state[6]_i_42/O
                         net (fo=7, routed)           2.040     4.719    spi_inst/FSM_sequential_state[6]_i_42_n_0
    SLICE_X4Y136         LUT5 (Prop_lut5_I4_O)        0.124     4.843 r  spi_inst/FSM_sequential_state[6]_i_20/O
                         net (fo=1, routed)           1.098     5.941    spi_inst/FSM_sequential_state[6]_i_20_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I1_O)        0.124     6.065 r  spi_inst/FSM_sequential_state[6]_i_5/O
                         net (fo=1, routed)           0.800     6.865    spi_inst/FSM_sequential_state[6]_i_5_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I2_O)        0.124     6.989 r  spi_inst/FSM_sequential_state[6]_i_1/O
                         net (fo=7, routed)           0.666     7.654    spi_inst/FSM_sequential_state[6]_i_1_n_0
    SLICE_X6Y140         FDRE                                         r  spi_inst/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_sequential_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.654ns  (logic 1.076ns (14.058%)  route 6.578ns (85.942%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE                         0.000     0.000 r  spi_inst/counter_reg[19]/C
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[19]/Q
                         net (fo=2, routed)           1.153     1.609    spi_inst/counter_reg_n_0_[19]
    SLICE_X6Y140         LUT4 (Prop_lut4_I0_O)        0.124     1.733 f  spi_inst/counter[0]_i_7/O
                         net (fo=6, routed)           0.822     2.555    spi_inst/counter[0]_i_7_n_0
    SLICE_X4Y140         LUT5 (Prop_lut5_I2_O)        0.124     2.679 f  spi_inst/FSM_sequential_state[6]_i_42/O
                         net (fo=7, routed)           2.040     4.719    spi_inst/FSM_sequential_state[6]_i_42_n_0
    SLICE_X4Y136         LUT5 (Prop_lut5_I4_O)        0.124     4.843 r  spi_inst/FSM_sequential_state[6]_i_20/O
                         net (fo=1, routed)           1.098     5.941    spi_inst/FSM_sequential_state[6]_i_20_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I1_O)        0.124     6.065 r  spi_inst/FSM_sequential_state[6]_i_5/O
                         net (fo=1, routed)           0.800     6.865    spi_inst/FSM_sequential_state[6]_i_5_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I2_O)        0.124     6.989 r  spi_inst/FSM_sequential_state[6]_i_1/O
                         net (fo=7, routed)           0.666     7.654    spi_inst/FSM_sequential_state[6]_i_1_n_0
    SLICE_X6Y140         FDRE                                         r  spi_inst/FSM_sequential_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_sequential_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 1.076ns (14.337%)  route 6.429ns (85.663%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE                         0.000     0.000 r  spi_inst/counter_reg[19]/C
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[19]/Q
                         net (fo=2, routed)           1.153     1.609    spi_inst/counter_reg_n_0_[19]
    SLICE_X6Y140         LUT4 (Prop_lut4_I0_O)        0.124     1.733 f  spi_inst/counter[0]_i_7/O
                         net (fo=6, routed)           0.822     2.555    spi_inst/counter[0]_i_7_n_0
    SLICE_X4Y140         LUT5 (Prop_lut5_I2_O)        0.124     2.679 f  spi_inst/FSM_sequential_state[6]_i_42/O
                         net (fo=7, routed)           2.040     4.719    spi_inst/FSM_sequential_state[6]_i_42_n_0
    SLICE_X4Y136         LUT5 (Prop_lut5_I4_O)        0.124     4.843 r  spi_inst/FSM_sequential_state[6]_i_20/O
                         net (fo=1, routed)           1.098     5.941    spi_inst/FSM_sequential_state[6]_i_20_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I1_O)        0.124     6.065 r  spi_inst/FSM_sequential_state[6]_i_5/O
                         net (fo=1, routed)           0.800     6.865    spi_inst/FSM_sequential_state[6]_i_5_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I2_O)        0.124     6.989 r  spi_inst/FSM_sequential_state[6]_i_1/O
                         net (fo=7, routed)           0.517     7.505    spi_inst/FSM_sequential_state[6]_i_1_n_0
    SLICE_X4Y141         FDRE                                         r  spi_inst/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_sequential_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 1.076ns (14.337%)  route 6.429ns (85.663%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE                         0.000     0.000 r  spi_inst/counter_reg[19]/C
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[19]/Q
                         net (fo=2, routed)           1.153     1.609    spi_inst/counter_reg_n_0_[19]
    SLICE_X6Y140         LUT4 (Prop_lut4_I0_O)        0.124     1.733 f  spi_inst/counter[0]_i_7/O
                         net (fo=6, routed)           0.822     2.555    spi_inst/counter[0]_i_7_n_0
    SLICE_X4Y140         LUT5 (Prop_lut5_I2_O)        0.124     2.679 f  spi_inst/FSM_sequential_state[6]_i_42/O
                         net (fo=7, routed)           2.040     4.719    spi_inst/FSM_sequential_state[6]_i_42_n_0
    SLICE_X4Y136         LUT5 (Prop_lut5_I4_O)        0.124     4.843 r  spi_inst/FSM_sequential_state[6]_i_20/O
                         net (fo=1, routed)           1.098     5.941    spi_inst/FSM_sequential_state[6]_i_20_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I1_O)        0.124     6.065 r  spi_inst/FSM_sequential_state[6]_i_5/O
                         net (fo=1, routed)           0.800     6.865    spi_inst/FSM_sequential_state[6]_i_5_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I2_O)        0.124     6.989 r  spi_inst/FSM_sequential_state[6]_i_1/O
                         net (fo=7, routed)           0.517     7.505    spi_inst/FSM_sequential_state[6]_i_1_n_0
    SLICE_X4Y141         FDRE                                         r  spi_inst/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_sequential_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 1.076ns (14.337%)  route 6.429ns (85.663%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE                         0.000     0.000 r  spi_inst/counter_reg[19]/C
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[19]/Q
                         net (fo=2, routed)           1.153     1.609    spi_inst/counter_reg_n_0_[19]
    SLICE_X6Y140         LUT4 (Prop_lut4_I0_O)        0.124     1.733 f  spi_inst/counter[0]_i_7/O
                         net (fo=6, routed)           0.822     2.555    spi_inst/counter[0]_i_7_n_0
    SLICE_X4Y140         LUT5 (Prop_lut5_I2_O)        0.124     2.679 f  spi_inst/FSM_sequential_state[6]_i_42/O
                         net (fo=7, routed)           2.040     4.719    spi_inst/FSM_sequential_state[6]_i_42_n_0
    SLICE_X4Y136         LUT5 (Prop_lut5_I4_O)        0.124     4.843 r  spi_inst/FSM_sequential_state[6]_i_20/O
                         net (fo=1, routed)           1.098     5.941    spi_inst/FSM_sequential_state[6]_i_20_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I1_O)        0.124     6.065 r  spi_inst/FSM_sequential_state[6]_i_5/O
                         net (fo=1, routed)           0.800     6.865    spi_inst/FSM_sequential_state[6]_i_5_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I2_O)        0.124     6.989 r  spi_inst/FSM_sequential_state[6]_i_1/O
                         net (fo=7, routed)           0.517     7.505    spi_inst/FSM_sequential_state[6]_i_1_n_0
    SLICE_X4Y141         FDRE                                         r  spi_inst/FSM_sequential_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_sequential_state_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 1.076ns (14.337%)  route 6.429ns (85.663%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE                         0.000     0.000 r  spi_inst/counter_reg[19]/C
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[19]/Q
                         net (fo=2, routed)           1.153     1.609    spi_inst/counter_reg_n_0_[19]
    SLICE_X6Y140         LUT4 (Prop_lut4_I0_O)        0.124     1.733 f  spi_inst/counter[0]_i_7/O
                         net (fo=6, routed)           0.822     2.555    spi_inst/counter[0]_i_7_n_0
    SLICE_X4Y140         LUT5 (Prop_lut5_I2_O)        0.124     2.679 f  spi_inst/FSM_sequential_state[6]_i_42/O
                         net (fo=7, routed)           2.040     4.719    spi_inst/FSM_sequential_state[6]_i_42_n_0
    SLICE_X4Y136         LUT5 (Prop_lut5_I4_O)        0.124     4.843 r  spi_inst/FSM_sequential_state[6]_i_20/O
                         net (fo=1, routed)           1.098     5.941    spi_inst/FSM_sequential_state[6]_i_20_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I1_O)        0.124     6.065 r  spi_inst/FSM_sequential_state[6]_i_5/O
                         net (fo=1, routed)           0.800     6.865    spi_inst/FSM_sequential_state[6]_i_5_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I2_O)        0.124     6.989 r  spi_inst/FSM_sequential_state[6]_i_1/O
                         net (fo=7, routed)           0.517     7.505    spi_inst/FSM_sequential_state[6]_i_1_n_0
    SLICE_X4Y141         FDRE                                         r  spi_inst/FSM_sequential_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/sclk_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.451ns  (logic 4.482ns (60.149%)  route 2.969ns (39.851%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE                         0.000     0.000 r  spi_inst/sclk_reg_reg/C
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  spi_inst/sclk_reg_reg/Q
                         net (fo=2, routed)           0.851     1.270    spi_inst/sclk_reg
    SLICE_X0Y134         LUT2 (Prop_lut2_I1_O)        0.327     1.597 r  spi_inst/ACL_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.118     3.715    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.736     7.451 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     7.451    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_sequential_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.365ns  (logic 1.076ns (14.609%)  route 6.289ns (85.391%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE                         0.000     0.000 r  spi_inst/counter_reg[19]/C
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[19]/Q
                         net (fo=2, routed)           1.153     1.609    spi_inst/counter_reg_n_0_[19]
    SLICE_X6Y140         LUT4 (Prop_lut4_I0_O)        0.124     1.733 f  spi_inst/counter[0]_i_7/O
                         net (fo=6, routed)           0.822     2.555    spi_inst/counter[0]_i_7_n_0
    SLICE_X4Y140         LUT5 (Prop_lut5_I2_O)        0.124     2.679 f  spi_inst/FSM_sequential_state[6]_i_42/O
                         net (fo=7, routed)           2.040     4.719    spi_inst/FSM_sequential_state[6]_i_42_n_0
    SLICE_X4Y136         LUT5 (Prop_lut5_I4_O)        0.124     4.843 r  spi_inst/FSM_sequential_state[6]_i_20/O
                         net (fo=1, routed)           1.098     5.941    spi_inst/FSM_sequential_state[6]_i_20_n_0
    SLICE_X3Y137         LUT6 (Prop_lut6_I1_O)        0.124     6.065 r  spi_inst/FSM_sequential_state[6]_i_5/O
                         net (fo=1, routed)           0.800     6.865    spi_inst/FSM_sequential_state[6]_i_5_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I2_O)        0.124     6.989 r  spi_inst/FSM_sequential_state[6]_i_1/O
                         net (fo=7, routed)           0.377     7.365    spi_inst/FSM_sequential_state[6]_i_1_n_0
    SLICE_X4Y140         FDRE                                         r  spi_inst/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/cs_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.223ns  (logic 1.204ns (19.346%)  route 5.019ns (80.654%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE                         0.000     0.000 r  spi_inst/counter_reg[13]/C
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[13]/Q
                         net (fo=9, routed)           1.517     1.973    spi_inst/counter_reg_n_0_[13]
    SLICE_X8Y138         LUT5 (Prop_lut5_I2_O)        0.152     2.125 r  spi_inst/cs_i_11/O
                         net (fo=6, routed)           1.067     3.192    spi_inst/cs_i_11_n_0
    SLICE_X6Y139         LUT6 (Prop_lut6_I5_O)        0.348     3.540 r  spi_inst/cs_i_9/O
                         net (fo=3, routed)           0.963     4.504    spi_inst/cs_i_9_n_0
    SLICE_X4Y137         LUT6 (Prop_lut6_I0_O)        0.124     4.628 r  spi_inst/cs_i_3/O
                         net (fo=2, routed)           0.717     5.344    spi_inst/cs_i_3_n_0
    SLICE_X5Y137         LUT6 (Prop_lut6_I0_O)        0.124     5.468 r  spi_inst/cs_i_1/O
                         net (fo=1, routed)           0.755     6.223    spi_inst/cs_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  spi_inst/cs_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/counter_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.183ns  (logic 0.952ns (15.398%)  route 5.231ns (84.602%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE                         0.000     0.000 r  spi_inst/counter_reg[13]/C
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[13]/Q
                         net (fo=9, routed)           1.090     1.546    spi_inst/counter_reg_n_0_[13]
    SLICE_X8Y139         LUT2 (Prop_lut2_I0_O)        0.124     1.670 f  spi_inst/counter[31]_i_10/O
                         net (fo=1, routed)           1.006     2.676    spi_inst/counter[31]_i_10_n_0
    SLICE_X8Y137         LUT6 (Prop_lut6_I5_O)        0.124     2.800 f  spi_inst/counter[31]_i_6/O
                         net (fo=1, routed)           1.043     3.842    spi_inst/counter[31]_i_6_n_0
    SLICE_X6Y136         LUT6 (Prop_lut6_I0_O)        0.124     3.966 f  spi_inst/counter[31]_i_3/O
                         net (fo=1, routed)           0.670     4.637    spi_inst/counter[31]_i_3_n_0
    SLICE_X6Y136         LUT3 (Prop_lut3_I0_O)        0.124     4.761 r  spi_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.422     6.183    spi_inst/counter[31]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  spi_inst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_inst/x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE                         0.000     0.000 r  spi_inst/x_reg[0]/C
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/x_reg[0]/Q
                         net (fo=2, routed)           0.123     0.264    spi_inst/x_reg_n_0_[0]
    SLICE_X3Y140         FDRE                                         r  spi_inst/x_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/x_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE                         0.000     0.000 r  spi_inst/x_reg[10]/C
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/x_reg[10]/Q
                         net (fo=2, routed)           0.123     0.264    spi_inst/x_reg_n_0_[10]
    SLICE_X5Y140         FDRE                                         r  spi_inst/x_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/x_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE                         0.000     0.000 r  spi_inst/x_reg[11]/C
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/x_reg[11]/Q
                         net (fo=2, routed)           0.123     0.264    spi_inst/x_reg_n_0_[11]
    SLICE_X5Y140         FDRE                                         r  spi_inst/x_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/x_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE                         0.000     0.000 r  spi_inst/x_reg[6]/C
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/x_reg[6]/Q
                         net (fo=2, routed)           0.127     0.268    spi_inst/x_reg_n_0_[6]
    SLICE_X5Y140         FDRE                                         r  spi_inst/x_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.546%)  route 0.133ns (48.454%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE                         0.000     0.000 r  spi_inst/x_reg[5]/C
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/x_reg[5]/Q
                         net (fo=2, routed)           0.133     0.274    spi_inst/x_reg_n_0_[5]
    SLICE_X0Y141         FDRE                                         r  spi_inst/x_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE                         0.000     0.000 r  spi_inst/x_reg[2]/C
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/x_reg[2]/Q
                         net (fo=2, routed)           0.133     0.274    spi_inst/x_reg_n_0_[2]
    SLICE_X0Y139         FDRE                                         r  spi_inst/x_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.486%)  route 0.183ns (56.514%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE                         0.000     0.000 r  spi_inst/x_reg[3]/C
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/x_reg[3]/Q
                         net (fo=2, routed)           0.183     0.324    spi_inst/x_reg_n_0_[3]
    SLICE_X3Y140         FDRE                                         r  spi_inst/x_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_sequential_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.929%)  route 0.147ns (44.071%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE                         0.000     0.000 r  spi_inst/FSM_sequential_state_reg[6]/C
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/FSM_sequential_state_reg[6]/Q
                         net (fo=38, routed)          0.147     0.288    spi_inst/state__0[6]
    SLICE_X6Y140         LUT6 (Prop_lut6_I3_O)        0.045     0.333 r  spi_inst/FSM_sequential_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.333    spi_inst/state__1[4]
    SLICE_X6Y140         FDRE                                         r  spi_inst/FSM_sequential_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/x_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.164ns (48.589%)  route 0.174ns (51.411%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE                         0.000     0.000 r  spi_inst/x_reg[1]/C
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  spi_inst/x_reg[1]/Q
                         net (fo=2, routed)           0.174     0.338    spi_inst/x_reg_n_0_[1]
    SLICE_X3Y140         FDRE                                         r  spi_inst/x_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.164ns (46.652%)  route 0.188ns (53.348%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE                         0.000     0.000 r  spi_inst/x_reg[4]/C
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  spi_inst/x_reg[4]/Q
                         net (fo=2, routed)           0.188     0.352    spi_inst/x_reg_n_0_[4]
    SLICE_X3Y140         FDRE                                         r  spi_inst/x_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_transmit/send_byte/PISO/data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.653ns  (logic 4.073ns (47.072%)  route 4.580ns (52.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y141         FDSE                                         r  data_transmit/send_byte/PISO/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDSE (Prop_fdse_C_Q)         0.518     5.828 r  data_transmit/send_byte/PISO/data_out_reg/Q
                         net (fo=1, routed)           4.580    10.408    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.964 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    13.964    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.700ns  (logic 3.976ns (59.346%)  route 2.724ns (40.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y144         FDRE                                         r  ledr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ledr_reg/Q
                         net (fo=1, routed)           2.724     8.491    LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.012 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000    12.012    LED
    H17                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.362ns (62.945%)  route 0.802ns (37.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y144         FDRE                                         r  ledr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ledr_reg/Q
                         net (fo=1, routed)           0.802     2.460    LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.682 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     3.682    LED
    H17                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_transmit/send_byte/PISO/data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.151ns  (logic 1.420ns (45.064%)  route 1.731ns (54.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y141         FDSE                                         r  data_transmit/send_byte/PISO/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDSE (Prop_fdse_C_Q)         0.164     1.680 r  data_transmit/send_byte/PISO/data_out_reg/Q
                         net (fo=1, routed)           1.731     3.411    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.667 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     4.667    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            data_transmit/sending_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 1.601ns (36.520%)  route 2.782ns (63.480%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=2, routed)           2.782     4.259    data_transmit/send_byte/controller/BTNC_IBUF
    SLICE_X1Y142         LUT6 (Prop_lut6_I0_O)        0.124     4.383 r  data_transmit/send_byte/controller/sending_i_1/O
                         net (fo=1, routed)           0.000     4.383    data_transmit/send_byte_n_5
    SLICE_X1Y142         FDRE                                         r  data_transmit/sending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588     5.010    data_transmit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  data_transmit/sending_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            data_transmit/BTNC_old_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.160ns  (logic 1.477ns (35.493%)  route 2.684ns (64.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=2, routed)           2.684     4.160    data_transmit/BTNC_IBUF
    SLICE_X1Y142         FDRE                                         r  data_transmit/BTNC_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588     5.010    data_transmit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  data_transmit/BTNC_old_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/controller/FSM_onehot_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.920ns  (logic 1.631ns (41.605%)  route 2.289ns (58.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.402     2.909    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.033 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.887     3.920    data_transmit/send_byte/controller/in1
    SLICE_X3Y143         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589     5.011    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/controller/FSM_onehot_state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.920ns  (logic 1.631ns (41.605%)  route 2.289ns (58.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.402     2.909    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.033 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.887     3.920    data_transmit/send_byte/controller/in1
    SLICE_X3Y143         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589     5.011    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/controller/FSM_onehot_state_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.920ns  (logic 1.631ns (41.605%)  route 2.289ns (58.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.402     2.909    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.033 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.887     3.920    data_transmit/send_byte/controller/in1
    SLICE_X3Y143         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589     5.011    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/controller/FSM_onehot_state_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.920ns  (logic 1.631ns (41.605%)  route 2.289ns (58.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.402     2.909    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.033 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.887     3.920    data_transmit/send_byte/controller/in1
    SLICE_X3Y143         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589     5.011    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/PISO/data_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.782ns  (logic 1.631ns (43.128%)  route 2.151ns (56.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.402     2.909    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.033 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.748     3.782    data_transmit/send_byte/PISO/SS[0]
    SLICE_X3Y142         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588     5.010    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y142         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/PISO/data_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.782ns  (logic 1.631ns (43.128%)  route 2.151ns (56.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.402     2.909    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.033 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.748     3.782    data_transmit/send_byte/PISO/SS[0]
    SLICE_X3Y142         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588     5.010    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y142         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/PISO/data_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.782ns  (logic 1.631ns (43.128%)  route 2.151ns (56.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.402     2.909    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.033 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.748     3.782    data_transmit/send_byte/PISO/SS[0]
    SLICE_X3Y142         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588     5.010    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y142         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/PISO/data_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.782ns  (logic 1.631ns (43.128%)  route 2.151ns (56.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.402     2.909    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.033 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.748     3.782    data_transmit/send_byte/PISO/SS[0]
    SLICE_X3Y142         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588     5.010    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y142         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_inst/x_temp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_transmit/send_byte/PISO/data_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.191ns (57.498%)  route 0.141ns (42.502%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[5]/C
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[5]/Q
                         net (fo=3, routed)           0.141     0.287    data_transmit/send_byte/controller/Q[1]
    SLICE_X3Y142         LUT3 (Prop_lut3_I0_O)        0.045     0.332 r  data_transmit/send_byte/controller/data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    data_transmit/send_byte/PISO/data_reg[2]_1
    SLICE_X3Y142         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y142         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[2]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.146ns (43.918%)  route 0.186ns (56.082%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[0]/C
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[0]/Q
                         net (fo=2, routed)           0.186     0.332    X[0]
    SLICE_X3Y144         FDRE                                         r  X_before_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  X_before_reg[0]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.146ns (43.765%)  route 0.188ns (56.235%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[3]/C
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[3]/Q
                         net (fo=2, routed)           0.188     0.334    X[3]
    SLICE_X3Y144         FDRE                                         r  X_before_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  X_before_reg[3]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.146ns (41.857%)  route 0.203ns (58.143%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[5]/C
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[5]/Q
                         net (fo=3, routed)           0.203     0.349    X[5]
    SLICE_X0Y144         FDRE                                         r  X_before_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y144         FDRE                                         r  X_before_reg[5]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_transmit/send_byte/PISO/data_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.191ns (48.415%)  route 0.204ns (51.585%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[9]/C
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[9]/Q
                         net (fo=3, routed)           0.204     0.350    data_transmit/send_byte/controller/Q[5]
    SLICE_X3Y141         LUT3 (Prop_lut3_I0_O)        0.045     0.395 r  data_transmit/send_byte/controller/data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.395    data_transmit/send_byte/PISO/data_reg[6]_1
    SLICE_X3Y141         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y141         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[6]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.146ns (36.388%)  route 0.255ns (63.612%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[9]/C
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[9]/Q
                         net (fo=3, routed)           0.255     0.401    X[9]
    SLICE_X3Y144         FDRE                                         r  X_before_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  X_before_reg[9]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.146ns (34.945%)  route 0.272ns (65.055%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[10]/C
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[10]/Q
                         net (fo=3, routed)           0.272     0.418    X[10]
    SLICE_X0Y144         FDRE                                         r  X_before_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y144         FDRE                                         r  X_before_reg[10]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_transmit/send_byte/PISO/data_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.189ns (44.937%)  route 0.232ns (55.063%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[10]/C
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[10]/Q
                         net (fo=3, routed)           0.232     0.378    data_transmit/send_byte/controller/Q[6]
    SLICE_X3Y141         LUT3 (Prop_lut3_I0_O)        0.043     0.421 r  data_transmit/send_byte/controller/data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.421    data_transmit/send_byte/PISO/data_reg[7]_1
    SLICE_X3Y141         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y141         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[7]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.146ns (30.369%)  route 0.335ns (69.631%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[11]/C
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[11]/Q
                         net (fo=3, routed)           0.335     0.481    X[11]
    SLICE_X3Y144         FDRE                                         r  X_before_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  X_before_reg[11]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_transmit/send_byte/PISO/data_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.191ns (39.434%)  route 0.293ns (60.566%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[11]/C
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[11]/Q
                         net (fo=3, routed)           0.293     0.439    spi_inst/xout[11]
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.045     0.484 r  spi_inst/data[8]_i_2/O
                         net (fo=1, routed)           0.000     0.484    data_transmit/send_byte/PISO/data_reg[8]_1
    SLICE_X3Y141         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y141         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[8]/C





