#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep 25 21:00:59 2021
# Process ID: 11804
# Current directory: E:/Vivado2019/Projects/CPU_Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3256 E:\Vivado2019\Projects\CPU_Pipeline\CPU_Pipeline.xpr
# Log file: E:/Vivado2019/Projects/CPU_Pipeline/vivado.log
# Journal file: E:/Vivado2019/Projects/CPU_Pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2019/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 736.906 ; gain = 118.449
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {E:/Vivado2019/Projects/CPU_Pipeline/MIPS/fibonacci.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado2019/Projects/CPU_Pipeline/MIPS/fibonacci.coe' provided. It will be converted relative to IP Instance files '../../../../MIPS/fibonacci.coe'
generate_target all [get_files  E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 6 inst_rom_synth_1
[Sat Sep 25 21:27:11 2021] Launched inst_rom_synth_1...
Run output will be captured here: E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files -ipstatic_source_dir E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/modelsim} {questa=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/questa} {riviera=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/riviera} {activehdl=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado2019/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.sim/sim_1/behav/xsim/test_pipeline.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.sim/sim_1/behav/xsim/test_pipeline2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/cpu_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9031e68eb36c4d7e95757a07bef3da01 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2019/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9031e68eb36c4d7e95757a07bef3da01 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.cpu_pipeline
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Sep 25 21:31:27 2021. For additional details about this file, please refer to the WebTalk help file at E:/Vivado2019/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Sep 25 21:31:27 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 826.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 847.859 ; gain = 16.555
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 847.859 ; gain = 21.426
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 1 us
close [ open E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/show_light.v w ]
add_files E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/new/show_light.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.723 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 26 00:32:51 2021...
