// Seed: 3712717654
module module_0 ();
  reg id_1;
  assign id_1 = id_1;
  assign id_1 = 1 - 1;
  always @(1) begin
    id_1 <= 1'b0;
  end
  assign id_1 = (1);
  assign id_1 = id_1;
  id_2 :
  assert property (@(posedge 1) id_2)
  else $display("");
  id_3(
      .id_0(id_2), .id_1(1), .id_2(1), .id_3(id_1), .id_4(id_4)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    module_1,
    id_4
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  module_0();
endmodule
