{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632965564719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632965564730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 21:32:44 2021 " "Processing started: Wed Sep 29 21:32:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632965564730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632965564730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part_ii -c part_ii " "Command: quartus_map --read_settings_files=on --write_settings_files=off part_ii -c part_ii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632965564730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632965565535 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632965565535 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mux2to1.v(24) " "Verilog HDL Module Instantiation warning at mux2to1.v(24): ignored dangling comma in List of Port Connections" {  } { { "mux2to1.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab2/Part_II/mux2to1.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1632965579587 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mux2to1.v(33) " "Verilog HDL Module Instantiation warning at mux2to1.v(33): ignored dangling comma in List of Port Connections" {  } { { "mux2to1.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab2/Part_II/mux2to1.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1632965579587 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mux2to1.v(39) " "Verilog HDL Module Instantiation warning at mux2to1.v(39): ignored dangling comma in List of Port Connections" {  } { { "mux2to1.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab2/Part_II/mux2to1.v" 39 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1632965579587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 4 4 " "Found 4 design units, including 4 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab2/Part_II/mux2to1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632965579589 ""} { "Info" "ISGN_ENTITY_NAME" "2 v7404 " "Found entity 2: v7404" {  } { { "mux2to1.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab2/Part_II/mux2to1.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632965579589 ""} { "Info" "ISGN_ENTITY_NAME" "3 v7408 " "Found entity 3: v7408" {  } { { "mux2to1.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab2/Part_II/mux2to1.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632965579589 ""} { "Info" "ISGN_ENTITY_NAME" "4 v7432 " "Found entity 4: v7432" {  } { { "mux2to1.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab2/Part_II/mux2to1.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632965579589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632965579589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w0 mux2to1.v(23) " "Verilog HDL Implicit Net warning at mux2to1.v(23): created implicit net for \"w0\"" {  } { { "mux2to1.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab2/Part_II/mux2to1.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632965579589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux2to1 " "Elaborating entity \"mux2to1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632965579632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v7404 v7404:inv0 " "Elaborating entity \"v7404\" for hierarchy \"v7404:inv0\"" {  } { { "mux2to1.v" "inv0" { Text "C:/Users/crobe/Desktop/School/ECE253/lab2/Part_II/mux2to1.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632965579642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v7408 v7408:and0 " "Elaborating entity \"v7408\" for hierarchy \"v7408:and0\"" {  } { { "mux2to1.v" "and0" { Text "C:/Users/crobe/Desktop/School/ECE253/lab2/Part_II/mux2to1.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632965579652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v7432 v7432:or0 " "Elaborating entity \"v7432\" for hierarchy \"v7432:or0\"" {  } { { "mux2to1.v" "or0" { Text "C:/Users/crobe/Desktop/School/ECE253/lab2/Part_II/mux2to1.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632965579672 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1632965580213 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632965580304 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632965580866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632965580866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632965580947 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632965580947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632965580947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632965580947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632965580969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 21:33:00 2021 " "Processing ended: Wed Sep 29 21:33:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632965580969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632965580969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632965580969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632965580969 ""}
