`timescale 1ns / 1ps

module mod_testbench;

    reg clk;
    reg rst;
    reg start;
    reg [31:0] A;
    reg [31:0] B;
    wire [31:0] result;
    wire done;

    mod uut (
        .clk(clk),
        .rst(rst),
        .start(start),
        .A(A),
        .B(B),
        .result(result),
        .done(done)
    );

    initial begin
        clk = 0;
        rst = 1;
        start = 0;
        A = 0;
        B = 0;

        // Apply reset
        #10 rst = 0;

        // Release reset and start the operation
        #10 rst = 1;
        start = 1;

        // Test case 1: A = 17, B = 5
        #10 A = 17;
        B = 5;

        // Test case 2: A = 25, B = 8
        #10 A = 25;
        B = 8;

        // Add more test cases as needed

        // Monitor the result and done signal
        #100 $display("Result: %d, Done: %b", result, done);

        // Stop the simulation
        #10 $stop;

    end

    always #5 clk = ~clk;

endmodule
