// Seed: 4057999055
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  module_0 modCall_1 ();
  inout reg id_7;
  input wire id_6;
  output reg id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(-1 or posedge |id_6) begin : LABEL_0
    if (1) id_7 = -1;
    else if (1 > 1) id_5 = (-1);
  end
endmodule
