Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,63
design__inferred_latch__count,0
design__instance__count,35943
design__instance__area,202982
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,3
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1179
design__max_cap_violation__count__corner:nom_tt_025C_1v80,4
power__internal__total,0.0018643811345100403
power__switching__total,0.0019471824634820223
power__leakage__total,2.2128322996195493e-07
power__total,0.0038117847871035337
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.231813
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.231813
timing__hold__ws__corner:nom_tt_025C_1v80,0.314513
timing__setup__ws__corner:nom_tt_025C_1v80,57.089596
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.314513
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,90.043167
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,503
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1179
design__max_cap_violation__count__corner:nom_ss_100C_1v60,5
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.407576
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.407576
timing__hold__ws__corner:nom_ss_100C_1v60,0.859195
timing__setup__ws__corner:nom_ss_100C_1v60,53.831757
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.859195
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,80.217606
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1179
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,4
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.160274
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.160274
timing__hold__ws__corner:nom_ff_n40C_1v95,0.099944
timing__setup__ws__corner:nom_ff_n40C_1v95,58.156891
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.099944
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,93.685722
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,656
design__max_fanout_violation__count,1179
design__max_cap_violation__count,7
clock__skew__worst_hold,0.422612
clock__skew__worst_setup,0.152351
timing__hold__ws,0.098942
timing__setup__ws,53.753826
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.098942
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,79.730042
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 800.0
design__core__bbox,5.52 10.88 794.42 788.8
flow__warnings__count,1
flow__errors__count,0
design__io,713
design__die__area,640000
design__core__area,613701
design__instance__count__stdcell,35943
design__instance__area__stdcell,202982
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.330751
design__instance__utilization__stdcell,0.330751
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,711
design__io__hpwl,106176787
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,595282
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1225
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,15821
route__net__special,2
route__drc_errors__iter:1,17352
route__wirelength__iter:1,749056
route__drc_errors__iter:2,6225
route__wirelength__iter:2,742899
route__drc_errors__iter:3,6123
route__wirelength__iter:3,740340
route__drc_errors__iter:4,656
route__wirelength__iter:4,739168
route__drc_errors__iter:5,19
route__wirelength__iter:5,739128
route__drc_errors__iter:6,0
route__wirelength__iter:6,739123
route__drc_errors,0
route__wirelength,739123
route__vias,146527
route__vias__singlecut,146527
route__vias__multicut,0
design__disconnected_pin__count,355
design__critical_disconnected_pin__count,0
route__wirelength__max,1067.9
timing__unannotated_net__count__corner:nom_tt_025C_1v80,618
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,618
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,618
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,3
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1179
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.220535
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.220535
timing__hold__ws__corner:min_tt_025C_1v80,0.311058
timing__setup__ws__corner:min_tt_025C_1v80,57.117653
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.311058
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,90.306274
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,618
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,375
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1179
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.387099
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.387099
timing__hold__ws__corner:min_ss_100C_1v60,0.855139
timing__setup__ws__corner:min_ss_100C_1v60,53.887417
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.855139
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,80.737007
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,618
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1179
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.152351
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.152351
timing__hold__ws__corner:min_ff_n40C_1v95,0.098942
timing__setup__ws__corner:min_ff_n40C_1v95,58.176525
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.098942
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,93.883446
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,618
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,3
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1179
design__max_cap_violation__count__corner:max_tt_025C_1v80,6
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.241187
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.241187
timing__hold__ws__corner:max_tt_025C_1v80,0.317909
timing__setup__ws__corner:max_tt_025C_1v80,57.052662
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.317909
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,89.812943
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,618
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,656
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1179
design__max_cap_violation__count__corner:max_ss_100C_1v60,7
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.422612
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.422612
timing__hold__ws__corner:max_ss_100C_1v60,0.863447
timing__setup__ws__corner:max_ss_100C_1v60,53.753826
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.863447
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,79.730042
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,618
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1179
design__max_cap_violation__count__corner:max_ff_n40C_1v95,6
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.166181
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.166181
timing__hold__ws__corner:max_ff_n40C_1v95,0.102325
timing__setup__ws__corner:max_ff_n40C_1v95,58.132984
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.102325
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,93.506828
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,618
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,618
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79966
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000341292
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000271669
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000126021
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000271669
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001270000000000000037821308584984336675915983505547046661376953125
ir__drop__worst,0.0003409999999999999945217432628652431958471424877643585205078125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
