

================================================================
== Vivado HLS Report for 'Layer_norm'
================================================================
* Date:           Thu Aug 31 07:44:25 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.578 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    64613|    64613| 0.646 ms | 0.646 ms |  64613|  64613|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1              |       12|       12|         1|          -|          -|    12|    no    |
        |- Loop 2              |       12|       12|         1|          -|          -|    12|    no    |
        |- l_mean_var_i8_l_j6  |    55322|    55322|        33|          6|          1|  9216|    yes   |
        |- l_norm_i9_l_j7      |     9261|     9261|        47|          1|          1|  9216|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 33
  * Pipeline-1: initiation interval (II) = 1, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 2
  Pipeline-0 : II = 6, D = 33, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
  Pipeline-1 : II = 1, D = 47, States = { 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 37 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 4 
37 --> 38 
38 --> 85 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 38 
85 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mean = alloca [12 x float], align 16" [kernel.cpp:314]   --->   Operation 86 'alloca' 'mean' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mean2 = alloca [12 x float], align 16" [kernel.cpp:318]   --->   Operation 87 'alloca' 'mean2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%var = alloca [12 x float], align 16" [kernel.cpp:322]   --->   Operation 88 'alloca' 'var' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 89 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:315]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%v142_0 = phi i4 [ 0, %0 ], [ %v142, %2 ]"   --->   Operation 90 'phi' 'v142_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.30ns)   --->   "%icmp_ln315 = icmp eq i4 %v142_0, -4" [kernel.cpp:315]   --->   Operation 91 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 92 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.73ns)   --->   "%v142 = add i4 %v142_0, 1" [kernel.cpp:315]   --->   Operation 93 'add' 'v142' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln315, label %.preheader11.preheader, label %2" [kernel.cpp:315]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln316 = zext i4 %v142_0 to i64" [kernel.cpp:316]   --->   Operation 95 'zext' 'zext_ln316' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln316" [kernel.cpp:316]   --->   Operation 96 'getelementptr' 'mean_addr' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %mean_addr, align 4" [kernel.cpp:316]   --->   Operation 97 'store' <Predicate = (!icmp_ln315)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:315]   --->   Operation 98 'br' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.76ns)   --->   "br label %.preheader11" [kernel.cpp:319]   --->   Operation 99 'br' <Predicate = (icmp_ln315)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%v144_0 = phi i4 [ %v144, %3 ], [ 0, %.preheader11.preheader ]"   --->   Operation 100 'phi' 'v144_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.30ns)   --->   "%icmp_ln319 = icmp eq i4 %v144_0, -4" [kernel.cpp:319]   --->   Operation 101 'icmp' 'icmp_ln319' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%empty_412 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 102 'speclooptripcount' 'empty_412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.73ns)   --->   "%v144 = add i4 %v144_0, 1" [kernel.cpp:319]   --->   Operation 103 'add' 'v144' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln319, label %.preheader10.preheader.preheader, label %3" [kernel.cpp:319]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i4 %v144_0 to i64" [kernel.cpp:320]   --->   Operation 105 'zext' 'zext_ln320' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%mean2_addr = getelementptr inbounds [12 x float]* %mean2, i64 0, i64 %zext_ln320" [kernel.cpp:320]   --->   Operation 106 'getelementptr' 'mean2_addr' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %mean2_addr, align 4" [kernel.cpp:320]   --->   Operation 107 'store' <Predicate = (!icmp_ln319)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader11" [kernel.cpp:319]   --->   Operation 108 'br' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.76ns)   --->   "br label %.preheader10.preheader" [kernel.cpp:323]   --->   Operation 109 'br' <Predicate = (icmp_ln319)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.79>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ %add_ln323, %ifFalse ], [ 0, %.preheader10.preheader.preheader ]" [kernel.cpp:323]   --->   Operation 110 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%i8_0 = phi i4 [ %select_ln326_1, %ifFalse ], [ 0, %.preheader10.preheader.preheader ]" [kernel.cpp:326]   --->   Operation 111 'phi' 'i8_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%j6_0 = phi i10 [ %j6, %ifFalse ], [ 0, %.preheader10.preheader.preheader ]"   --->   Operation 112 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (2.20ns)   --->   "%icmp_ln323 = icmp eq i14 %indvar_flatten, -7168" [kernel.cpp:323]   --->   Operation 113 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.81ns)   --->   "%add_ln323 = add i14 %indvar_flatten, 1" [kernel.cpp:323]   --->   Operation 114 'add' 'add_ln323' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln323, label %.preheader.preheader.preheader, label %l_j6" [kernel.cpp:323]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.73ns)   --->   "%i8 = add i4 %i8_0, 1" [kernel.cpp:323]   --->   Operation 116 'add' 'i8' <Predicate = (!icmp_ln323)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.77ns)   --->   "%icmp_ln324 = icmp eq i10 %j6_0, -256" [kernel.cpp:324]   --->   Operation 117 'icmp' 'icmp_ln324' <Predicate = (!icmp_ln323)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.68ns)   --->   "%select_ln326 = select i1 %icmp_ln324, i10 0, i10 %j6_0" [kernel.cpp:326]   --->   Operation 118 'select' 'select_ln326' <Predicate = (!icmp_ln323)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.02ns)   --->   "%select_ln326_1 = select i1 %icmp_ln324, i4 %i8, i4 %i8_0" [kernel.cpp:326]   --->   Operation 119 'select' 'select_ln326_1' <Predicate = (!icmp_ln323)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "br label %.preheader10.preheader"   --->   Operation 120 'br' <Predicate = (!icmp_ln323)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.12>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %select_ln326_1, i10 0)" [kernel.cpp:326]   --->   Operation 121 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln326_1 = zext i14 %tmp to i15" [kernel.cpp:326]   --->   Operation 122 'zext' 'zext_ln326_1' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_22 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %select_ln326_1, i8 0)" [kernel.cpp:326]   --->   Operation 123 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln326_2 = zext i12 %tmp_22 to i15" [kernel.cpp:326]   --->   Operation 124 'zext' 'zext_ln326_2' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln326 = sub i15 %zext_ln326_1, %zext_ln326_2" [kernel.cpp:326]   --->   Operation 125 'sub' 'sub_ln326' <Predicate = (!icmp_ln323)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln326_3 = zext i10 %select_ln326 to i15" [kernel.cpp:326]   --->   Operation 126 'zext' 'zext_ln326_3' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln326 = add i15 %sub_ln326, %zext_ln326_3" [kernel.cpp:326]   --->   Operation 127 'add' 'add_ln326' <Predicate = (!icmp_ln323)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln326 = sext i15 %add_ln326 to i64" [kernel.cpp:326]   --->   Operation 128 'sext' 'sext_ln326' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%v137_addr = getelementptr [9216 x float]* %v137, i64 0, i64 %sext_ln326" [kernel.cpp:326]   --->   Operation 129 'getelementptr' 'v137_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (3.25ns)   --->   "%v148 = load float* %v137_addr, align 4" [kernel.cpp:326]   --->   Operation 130 'load' 'v148' <Predicate = (!icmp_ln323)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 6 <SV = 5> <Delay = 8.95>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln326 = zext i4 %select_ln326_1 to i64" [kernel.cpp:326]   --->   Operation 131 'zext' 'zext_ln326' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_6 : Operation 132 [1/2] (3.25ns)   --->   "%v148 = load float* %v137_addr, align 4" [kernel.cpp:326]   --->   Operation 132 'load' 'v148' <Predicate = (!icmp_ln323)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%mean_addr_1 = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln326" [kernel.cpp:327]   --->   Operation 133 'getelementptr' 'mean_addr_1' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_6 : Operation 134 [2/2] (2.32ns)   --->   "%v149 = load float* %mean_addr_1, align 4" [kernel.cpp:327]   --->   Operation 134 'load' 'v149' <Predicate = (!icmp_ln323)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 135 [4/4] (5.70ns)   --->   "%v152 = fmul float %v148, %v148" [kernel.cpp:331]   --->   Operation 135 'fmul' 'v152' <Predicate = (!icmp_ln323)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 9.57>
ST_7 : Operation 136 [1/2] (2.32ns)   --->   "%v149 = load float* %mean_addr_1, align 4" [kernel.cpp:327]   --->   Operation 136 'load' 'v149' <Predicate = (!icmp_ln323)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 137 [5/5] (7.25ns)   --->   "%v155 = fadd float %v149, %v148" [kernel.cpp:328]   --->   Operation 137 'fadd' 'v155' <Predicate = (!icmp_ln323)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [3/4] (5.70ns)   --->   "%v152 = fmul float %v148, %v148" [kernel.cpp:331]   --->   Operation 138 'fmul' 'v152' <Predicate = (!icmp_ln323)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 139 [4/5] (7.25ns)   --->   "%v155 = fadd float %v149, %v148" [kernel.cpp:328]   --->   Operation 139 'fadd' 'v155' <Predicate = (!icmp_ln323)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [2/4] (5.70ns)   --->   "%v152 = fmul float %v148, %v148" [kernel.cpp:331]   --->   Operation 140 'fmul' 'v152' <Predicate = (!icmp_ln323)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 141 [3/5] (7.25ns)   --->   "%v155 = fadd float %v149, %v148" [kernel.cpp:328]   --->   Operation 141 'fadd' 'v155' <Predicate = (!icmp_ln323)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/4] (5.70ns)   --->   "%v152 = fmul float %v148, %v148" [kernel.cpp:331]   --->   Operation 142 'fmul' 'v152' <Predicate = (!icmp_ln323)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%mean2_addr_1 = getelementptr inbounds [12 x float]* %mean2, i64 0, i64 %zext_ln326" [kernel.cpp:332]   --->   Operation 143 'getelementptr' 'mean2_addr_1' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_9 : Operation 144 [2/2] (2.32ns)   --->   "%v153 = load float* %mean2_addr_1, align 4" [kernel.cpp:332]   --->   Operation 144 'load' 'v153' <Predicate = (!icmp_ln323)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 145 [1/1] (1.73ns)   --->   "%j6 = add i10 %select_ln326, 1" [kernel.cpp:324]   --->   Operation 145 'add' 'j6' <Predicate = (!icmp_ln323)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 9.57>
ST_10 : Operation 146 [2/5] (7.25ns)   --->   "%v155 = fadd float %v149, %v148" [kernel.cpp:328]   --->   Operation 146 'fadd' 'v155' <Predicate = (!icmp_ln323)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/2] (2.32ns)   --->   "%v153 = load float* %mean2_addr_1, align 4" [kernel.cpp:332]   --->   Operation 147 'load' 'v153' <Predicate = (!icmp_ln323)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 148 [5/5] (7.25ns)   --->   "%v157 = fadd float %v153, %v152" [kernel.cpp:333]   --->   Operation 148 'fadd' 'v157' <Predicate = (!icmp_ln323)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (1.77ns)   --->   "%icmp_ln324_1 = icmp eq i10 %j6, -256" [kernel.cpp:324]   --->   Operation 149 'icmp' 'icmp_ln324_1' <Predicate = (!icmp_ln323)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %icmp_ln324_1, label %ifTrue, label %ifFalse" [kernel.cpp:324]   --->   Operation 150 'br' <Predicate = (!icmp_ln323)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 9.57>
ST_11 : Operation 151 [1/5] (7.25ns)   --->   "%v155 = fadd float %v149, %v148" [kernel.cpp:328]   --->   Operation 151 'fadd' 'v155' <Predicate = (!icmp_ln323)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (2.32ns)   --->   "store float %v155, float* %mean_addr_1, align 4" [kernel.cpp:329]   --->   Operation 152 'store' <Predicate = (!icmp_ln323)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 153 [4/5] (7.25ns)   --->   "%v157 = fadd float %v153, %v152" [kernel.cpp:333]   --->   Operation 153 'fadd' 'v157' <Predicate = (!icmp_ln323)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 154 [3/5] (7.25ns)   --->   "%v157 = fadd float %v153, %v152" [kernel.cpp:333]   --->   Operation 154 'fadd' 'v157' <Predicate = (!icmp_ln323)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [16/16] (6.07ns)   --->   "%v156 = fdiv float %v155, 7.680000e+02" [kernel.cpp:337]   --->   Operation 155 'fdiv' 'v156' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 156 [2/5] (7.25ns)   --->   "%v157 = fadd float %v153, %v152" [kernel.cpp:333]   --->   Operation 156 'fadd' 'v157' <Predicate = (!icmp_ln323)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [15/16] (6.07ns)   --->   "%v156 = fdiv float %v155, 7.680000e+02" [kernel.cpp:337]   --->   Operation 157 'fdiv' 'v156' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 9.57>
ST_14 : Operation 158 [1/5] (7.25ns)   --->   "%v157 = fadd float %v153, %v152" [kernel.cpp:333]   --->   Operation 158 'fadd' 'v157' <Predicate = (!icmp_ln323)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (2.32ns)   --->   "store float %v157, float* %mean2_addr_1, align 4" [kernel.cpp:334]   --->   Operation 159 'store' <Predicate = (!icmp_ln323)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_14 : Operation 160 [14/16] (6.07ns)   --->   "%v156 = fdiv float %v155, 7.680000e+02" [kernel.cpp:337]   --->   Operation 160 'fdiv' 'v156' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 161 [13/16] (6.07ns)   --->   "%v156 = fdiv float %v155, 7.680000e+02" [kernel.cpp:337]   --->   Operation 161 'fdiv' 'v156' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [16/16] (6.07ns)   --->   "%v158 = fdiv float %v157, 7.680000e+02" [kernel.cpp:340]   --->   Operation 162 'fdiv' 'v158' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 163 [12/16] (6.07ns)   --->   "%v156 = fdiv float %v155, 7.680000e+02" [kernel.cpp:337]   --->   Operation 163 'fdiv' 'v156' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 164 [15/16] (6.07ns)   --->   "%v158 = fdiv float %v157, 7.680000e+02" [kernel.cpp:340]   --->   Operation 164 'fdiv' 'v158' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 165 [11/16] (6.07ns)   --->   "%v156 = fdiv float %v155, 7.680000e+02" [kernel.cpp:337]   --->   Operation 165 'fdiv' 'v156' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [14/16] (6.07ns)   --->   "%v158 = fdiv float %v157, 7.680000e+02" [kernel.cpp:340]   --->   Operation 166 'fdiv' 'v158' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 167 [10/16] (6.07ns)   --->   "%v156 = fdiv float %v155, 7.680000e+02" [kernel.cpp:337]   --->   Operation 167 'fdiv' 'v156' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [13/16] (6.07ns)   --->   "%v158 = fdiv float %v157, 7.680000e+02" [kernel.cpp:340]   --->   Operation 168 'fdiv' 'v158' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 169 [9/16] (6.07ns)   --->   "%v156 = fdiv float %v155, 7.680000e+02" [kernel.cpp:337]   --->   Operation 169 'fdiv' 'v156' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [12/16] (6.07ns)   --->   "%v158 = fdiv float %v157, 7.680000e+02" [kernel.cpp:340]   --->   Operation 170 'fdiv' 'v158' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 171 [8/16] (6.07ns)   --->   "%v156 = fdiv float %v155, 7.680000e+02" [kernel.cpp:337]   --->   Operation 171 'fdiv' 'v156' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 172 [11/16] (6.07ns)   --->   "%v158 = fdiv float %v157, 7.680000e+02" [kernel.cpp:340]   --->   Operation 172 'fdiv' 'v158' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 173 [7/16] (6.07ns)   --->   "%v156 = fdiv float %v155, 7.680000e+02" [kernel.cpp:337]   --->   Operation 173 'fdiv' 'v156' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 174 [10/16] (6.07ns)   --->   "%v158 = fdiv float %v157, 7.680000e+02" [kernel.cpp:340]   --->   Operation 174 'fdiv' 'v158' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 175 [6/16] (6.07ns)   --->   "%v156 = fdiv float %v155, 7.680000e+02" [kernel.cpp:337]   --->   Operation 175 'fdiv' 'v156' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 176 [9/16] (6.07ns)   --->   "%v158 = fdiv float %v157, 7.680000e+02" [kernel.cpp:340]   --->   Operation 176 'fdiv' 'v158' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 177 [5/16] (6.07ns)   --->   "%v156 = fdiv float %v155, 7.680000e+02" [kernel.cpp:337]   --->   Operation 177 'fdiv' 'v156' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 178 [8/16] (6.07ns)   --->   "%v158 = fdiv float %v157, 7.680000e+02" [kernel.cpp:340]   --->   Operation 178 'fdiv' 'v158' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 179 [4/16] (6.07ns)   --->   "%v156 = fdiv float %v155, 7.680000e+02" [kernel.cpp:337]   --->   Operation 179 'fdiv' 'v156' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 180 [7/16] (6.07ns)   --->   "%v158 = fdiv float %v157, 7.680000e+02" [kernel.cpp:340]   --->   Operation 180 'fdiv' 'v158' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 181 [3/16] (6.07ns)   --->   "%v156 = fdiv float %v155, 7.680000e+02" [kernel.cpp:337]   --->   Operation 181 'fdiv' 'v156' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 182 [6/16] (6.07ns)   --->   "%v158 = fdiv float %v157, 7.680000e+02" [kernel.cpp:340]   --->   Operation 182 'fdiv' 'v158' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 183 [2/16] (6.07ns)   --->   "%v156 = fdiv float %v155, 7.680000e+02" [kernel.cpp:337]   --->   Operation 183 'fdiv' 'v156' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 184 [5/16] (6.07ns)   --->   "%v158 = fdiv float %v157, 7.680000e+02" [kernel.cpp:340]   --->   Operation 184 'fdiv' 'v158' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.39>
ST_27 : Operation 185 [1/16] (6.07ns)   --->   "%v156 = fdiv float %v155, 7.680000e+02" [kernel.cpp:337]   --->   Operation 185 'fdiv' 'v156' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 186 [1/1] (2.32ns)   --->   "store float %v156, float* %mean_addr_1, align 4" [kernel.cpp:338]   --->   Operation 186 'store' <Predicate = (icmp_ln324_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_27 : Operation 187 [4/16] (6.07ns)   --->   "%v158 = fdiv float %v157, 7.680000e+02" [kernel.cpp:340]   --->   Operation 187 'fdiv' 'v158' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 188 [3/16] (6.07ns)   --->   "%v158 = fdiv float %v157, 7.680000e+02" [kernel.cpp:340]   --->   Operation 188 'fdiv' 'v158' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 189 [4/4] (5.70ns)   --->   "%v161 = fmul float %v156, %v156" [kernel.cpp:344]   --->   Operation 189 'fmul' 'v161' <Predicate = (icmp_ln324_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 190 [2/16] (6.07ns)   --->   "%v158 = fdiv float %v157, 7.680000e+02" [kernel.cpp:340]   --->   Operation 190 'fdiv' 'v158' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 191 [3/4] (5.70ns)   --->   "%v161 = fmul float %v156, %v156" [kernel.cpp:344]   --->   Operation 191 'fmul' 'v161' <Predicate = (icmp_ln324_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.39>
ST_30 : Operation 192 [1/16] (6.07ns)   --->   "%v158 = fdiv float %v157, 7.680000e+02" [kernel.cpp:340]   --->   Operation 192 'fdiv' 'v158' <Predicate = (icmp_ln324_1)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 193 [1/1] (2.32ns)   --->   "store float %v158, float* %mean2_addr_1, align 4" [kernel.cpp:341]   --->   Operation 193 'store' <Predicate = (icmp_ln324_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_30 : Operation 194 [2/4] (5.70ns)   --->   "%v161 = fmul float %v156, %v156" [kernel.cpp:344]   --->   Operation 194 'fmul' 'v161' <Predicate = (icmp_ln324_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.70>
ST_31 : Operation 195 [1/4] (5.70ns)   --->   "%v161 = fmul float %v156, %v156" [kernel.cpp:344]   --->   Operation 195 'fmul' 'v161' <Predicate = (icmp_ln324_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 196 [5/5] (7.25ns)   --->   "%v162 = fsub float %v158, %v161" [kernel.cpp:345]   --->   Operation 196 'fsub' 'v162' <Predicate = (icmp_ln324_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 197 [4/5] (7.25ns)   --->   "%v162 = fsub float %v158, %v161" [kernel.cpp:345]   --->   Operation 197 'fsub' 'v162' <Predicate = (icmp_ln324_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 198 [3/5] (7.25ns)   --->   "%v162 = fsub float %v158, %v161" [kernel.cpp:345]   --->   Operation 198 'fsub' 'v162' <Predicate = (icmp_ln324_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 199 [2/5] (7.25ns)   --->   "%v162 = fsub float %v158, %v161" [kernel.cpp:345]   --->   Operation 199 'fsub' 'v162' <Predicate = (icmp_ln324_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 9.57>
ST_36 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @l_mean_var_i8_l_j6_s)"   --->   Operation 200 'specloopname' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_36 : Operation 201 [1/1] (0.00ns)   --->   "%empty_413 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9216, i64 9216, i64 9216)"   --->   Operation 201 'speclooptripcount' 'empty_413' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_36 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str39) nounwind" [kernel.cpp:324]   --->   Operation 202 'specloopname' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_36 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str39)" [kernel.cpp:324]   --->   Operation 203 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_36 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel.cpp:325]   --->   Operation 204 'specpipeline' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_36 : Operation 205 [1/1] (0.00ns)   --->   "%empty_414 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str39, i32 %tmp_s)" [kernel.cpp:335]   --->   Operation 205 'specregionend' 'empty_414' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_36 : Operation 206 [1/5] (7.25ns)   --->   "%v162 = fsub float %v158, %v161" [kernel.cpp:345]   --->   Operation 206 'fsub' 'v162' <Predicate = (icmp_ln324_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 207 [1/1] (0.00ns)   --->   "%var_addr = getelementptr inbounds [12 x float]* %var, i64 0, i64 %zext_ln326" [kernel.cpp:346]   --->   Operation 207 'getelementptr' 'var_addr' <Predicate = (icmp_ln324_1)> <Delay = 0.00>
ST_36 : Operation 208 [1/1] (2.32ns)   --->   "store float %v162, float* %var_addr, align 4" [kernel.cpp:346]   --->   Operation 208 'store' <Predicate = (icmp_ln324_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_36 : Operation 209 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 209 'br' <Predicate = (icmp_ln324_1)> <Delay = 0.00>

State 37 <SV = 4> <Delay = 1.76>
ST_37 : Operation 210 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [kernel.cpp:348]   --->   Operation 210 'br' <Predicate = true> <Delay = 1.76>

State 38 <SV = 5> <Delay = 5.11>
ST_38 : Operation 211 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i14 [ %add_ln348, %l_j7_end ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:348]   --->   Operation 211 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 212 [1/1] (0.00ns)   --->   "%i9_0 = phi i4 [ %select_ln352_2, %l_j7_end ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:352]   --->   Operation 212 'phi' 'i9_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 213 [1/1] (0.00ns)   --->   "%j7_0 = phi i10 [ %j7, %l_j7_end ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 213 'phi' 'j7_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 214 [1/1] (2.20ns)   --->   "%icmp_ln348 = icmp eq i14 %indvar_flatten21, -7168" [kernel.cpp:348]   --->   Operation 214 'icmp' 'icmp_ln348' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 215 [1/1] (1.81ns)   --->   "%add_ln348 = add i14 %indvar_flatten21, 1" [kernel.cpp:348]   --->   Operation 215 'add' 'add_ln348' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 216 [1/1] (0.00ns)   --->   "br i1 %icmp_ln348, label %4, label %l_j7_begin" [kernel.cpp:348]   --->   Operation 216 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 217 [1/1] (1.73ns)   --->   "%i9 = add i4 1, %i9_0" [kernel.cpp:348]   --->   Operation 217 'add' 'i9' <Predicate = (!icmp_ln348)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 218 [1/1] (1.77ns)   --->   "%icmp_ln349 = icmp eq i10 %j7_0, -256" [kernel.cpp:349]   --->   Operation 218 'icmp' 'icmp_ln349' <Predicate = (!icmp_ln348)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 219 [1/1] (0.68ns)   --->   "%select_ln352 = select i1 %icmp_ln349, i10 0, i10 %j7_0" [kernel.cpp:352]   --->   Operation 219 'select' 'select_ln352' <Predicate = (!icmp_ln348)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 220 [1/1] (1.02ns)   --->   "%select_ln352_2 = select i1 %icmp_ln349, i4 %i9, i4 %i9_0" [kernel.cpp:352]   --->   Operation 220 'select' 'select_ln352_2' <Predicate = (!icmp_ln348)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i4 %select_ln352_2 to i64" [kernel.cpp:352]   --->   Operation 221 'zext' 'zext_ln352' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_38 : Operation 222 [1/1] (0.00ns)   --->   "%var_addr_1 = getelementptr [12 x float]* %var, i64 0, i64 %zext_ln352" [kernel.cpp:356]   --->   Operation 222 'getelementptr' 'var_addr_1' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_38 : Operation 223 [2/2] (2.32ns)   --->   "%var_load = load float* %var_addr_1, align 4" [kernel.cpp:352]   --->   Operation 223 'load' 'var_load' <Predicate = (!icmp_ln348)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_38 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str41)" [kernel.cpp:349]   --->   Operation 224 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_38 : Operation 225 [1/1] (0.00ns)   --->   "%empty_415 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str41, i32 %tmp_4)" [kernel.cpp:364]   --->   Operation 225 'specregionend' 'empty_415' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_38 : Operation 226 [1/1] (1.73ns)   --->   "%j7 = add i10 %select_ln352, 1" [kernel.cpp:349]   --->   Operation 226 'add' 'j7' <Predicate = (!icmp_ln348)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 227 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 227 'br' <Predicate = (!icmp_ln348)> <Delay = 0.00>

State 39 <SV = 6> <Delay = 6.75>
ST_39 : Operation 228 [1/2] (2.32ns)   --->   "%var_load = load float* %var_addr_1, align 4" [kernel.cpp:352]   --->   Operation 228 'load' 'var_load' <Predicate = (!icmp_ln348)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_39 : Operation 229 [2/2] (4.43ns)   --->   "%v171_mid2_v_v = fpext float %var_load to double" [kernel.cpp:352]   --->   Operation 229 'fpext' 'v171_mid2_v_v' <Predicate = (!icmp_ln348)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 7> <Delay = 4.43>
ST_40 : Operation 230 [1/2] (4.43ns)   --->   "%v171_mid2_v_v = fpext float %var_load to double" [kernel.cpp:352]   --->   Operation 230 'fpext' 'v171_mid2_v_v' <Predicate = (!icmp_ln348)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 8> <Delay = 8.23>
ST_41 : Operation 231 [5/5] (8.23ns)   --->   "%v171_mid2_v = fadd double %v171_mid2_v_v, 1.000000e-05" [kernel.cpp:352]   --->   Operation 231 'dadd' 'v171_mid2_v' <Predicate = (!icmp_ln348)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 9> <Delay = 8.23>
ST_42 : Operation 232 [4/5] (8.23ns)   --->   "%v171_mid2_v = fadd double %v171_mid2_v_v, 1.000000e-05" [kernel.cpp:352]   --->   Operation 232 'dadd' 'v171_mid2_v' <Predicate = (!icmp_ln348)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 10> <Delay = 8.23>
ST_43 : Operation 233 [3/5] (8.23ns)   --->   "%v171_mid2_v = fadd double %v171_mid2_v_v, 1.000000e-05" [kernel.cpp:352]   --->   Operation 233 'dadd' 'v171_mid2_v' <Predicate = (!icmp_ln348)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 11> <Delay = 8.23>
ST_44 : Operation 234 [2/5] (8.23ns)   --->   "%v171_mid2_v = fadd double %v171_mid2_v_v, 1.000000e-05" [kernel.cpp:352]   --->   Operation 234 'dadd' 'v171_mid2_v' <Predicate = (!icmp_ln348)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 12> <Delay = 8.23>
ST_45 : Operation 235 [1/5] (8.23ns)   --->   "%v171_mid2_v = fadd double %v171_mid2_v_v, 1.000000e-05" [kernel.cpp:352]   --->   Operation 235 'dadd' 'v171_mid2_v' <Predicate = (!icmp_ln348)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 13> <Delay = 5.20>
ST_46 : Operation 236 [2/2] (5.20ns)   --->   "%v171_mid2 = fptrunc double %v171_mid2_v to float" [kernel.cpp:352]   --->   Operation 236 'fptrunc' 'v171_mid2' <Predicate = (!icmp_ln348)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 14> <Delay = 5.20>
ST_47 : Operation 237 [1/2] (5.20ns)   --->   "%v171_mid2 = fptrunc double %v171_mid2_v to float" [kernel.cpp:352]   --->   Operation 237 'fptrunc' 'v171_mid2' <Predicate = (!icmp_ln348)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 15> <Delay = 8.12>
ST_48 : Operation 238 [12/12] (8.12ns)   --->   "%v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358]   --->   Operation 238 'fsqrt' 'v172' <Predicate = (!icmp_ln348)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 16> <Delay = 8.12>
ST_49 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_53 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %select_ln352_2, i10 0)" [kernel.cpp:352]   --->   Operation 239 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_49 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln352_1 = zext i14 %tmp_53 to i15" [kernel.cpp:352]   --->   Operation 240 'zext' 'zext_ln352_1' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_49 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_54 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %select_ln352_2, i8 0)" [kernel.cpp:352]   --->   Operation 241 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_49 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln352_2 = zext i12 %tmp_54 to i15" [kernel.cpp:352]   --->   Operation 242 'zext' 'zext_ln352_2' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_49 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln352 = sub i15 %zext_ln352_1, %zext_ln352_2" [kernel.cpp:352]   --->   Operation 243 'sub' 'sub_ln352' <Predicate = (!icmp_ln348)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 244 [1/1] (0.00ns)   --->   "%mean_addr_2 = getelementptr [12 x float]* %mean, i64 0, i64 %zext_ln352" [kernel.cpp:353]   --->   Operation 244 'getelementptr' 'mean_addr_2' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_49 : Operation 245 [2/2] (2.32ns)   --->   "%mean_load = load float* %mean_addr_2, align 4" [kernel.cpp:352]   --->   Operation 245 'load' 'mean_load' <Predicate = (!icmp_ln348)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_49 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln352_3 = zext i10 %select_ln352 to i15" [kernel.cpp:352]   --->   Operation 246 'zext' 'zext_ln352_3' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_49 : Operation 247 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln352 = add i15 %zext_ln352_3, %sub_ln352" [kernel.cpp:352]   --->   Operation 247 'add' 'add_ln352' <Predicate = (!icmp_ln348)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln352_4 = zext i15 %add_ln352 to i64" [kernel.cpp:352]   --->   Operation 248 'zext' 'zext_ln352_4' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_49 : Operation 249 [1/1] (0.00ns)   --->   "%v137_addr_1 = getelementptr [9216 x float]* %v137, i64 0, i64 %zext_ln352_4" [kernel.cpp:352]   --->   Operation 249 'getelementptr' 'v137_addr_1' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_49 : Operation 250 [2/2] (3.25ns)   --->   "%v166 = load float* %v137_addr_1, align 4" [kernel.cpp:352]   --->   Operation 250 'load' 'v166' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_49 : Operation 251 [11/12] (8.12ns)   --->   "%v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358]   --->   Operation 251 'fsqrt' 'v172' <Predicate = (!icmp_ln348)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 252 [1/1] (1.36ns)   --->   "switch i4 %select_ln352_2, label %branch11 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
  ]" [kernel.cpp:363]   --->   Operation 252 'switch' <Predicate = (!icmp_ln348)> <Delay = 1.36>

State 50 <SV = 17> <Delay = 8.12>
ST_50 : Operation 253 [1/2] (2.32ns)   --->   "%mean_load = load float* %mean_addr_2, align 4" [kernel.cpp:352]   --->   Operation 253 'load' 'mean_load' <Predicate = (!icmp_ln348)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_50 : Operation 254 [1/2] (3.25ns)   --->   "%v166 = load float* %v137_addr_1, align 4" [kernel.cpp:352]   --->   Operation 254 'load' 'v166' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_50 : Operation 255 [10/12] (8.12ns)   --->   "%v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358]   --->   Operation 255 'fsqrt' 'v172' <Predicate = (!icmp_ln348)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 18> <Delay = 8.12>
ST_51 : Operation 256 [5/5] (7.25ns)   --->   "%v168 = fsub float %v166, %mean_load" [kernel.cpp:354]   --->   Operation 256 'fsub' 'v168' <Predicate = (!icmp_ln348)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 257 [9/12] (8.12ns)   --->   "%v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358]   --->   Operation 257 'fsqrt' 'v172' <Predicate = (!icmp_ln348)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 19> <Delay = 8.12>
ST_52 : Operation 258 [4/5] (7.25ns)   --->   "%v168 = fsub float %v166, %mean_load" [kernel.cpp:354]   --->   Operation 258 'fsub' 'v168' <Predicate = (!icmp_ln348)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 259 [8/12] (8.12ns)   --->   "%v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358]   --->   Operation 259 'fsqrt' 'v172' <Predicate = (!icmp_ln348)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 20> <Delay = 8.12>
ST_53 : Operation 260 [3/5] (7.25ns)   --->   "%v168 = fsub float %v166, %mean_load" [kernel.cpp:354]   --->   Operation 260 'fsub' 'v168' <Predicate = (!icmp_ln348)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 261 [7/12] (8.12ns)   --->   "%v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358]   --->   Operation 261 'fsqrt' 'v172' <Predicate = (!icmp_ln348)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 21> <Delay = 8.12>
ST_54 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln351 = zext i10 %select_ln352 to i64" [kernel.cpp:351]   --->   Operation 262 'zext' 'zext_ln351' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_54 : Operation 263 [1/1] (0.00ns)   --->   "%v138_addr = getelementptr [768 x float]* %v138, i64 0, i64 %zext_ln351" [kernel.cpp:351]   --->   Operation 263 'getelementptr' 'v138_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_54 : Operation 264 [2/2] (3.25ns)   --->   "%v165 = load float* %v138_addr, align 4" [kernel.cpp:351]   --->   Operation 264 'load' 'v165' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_54 : Operation 265 [2/5] (7.25ns)   --->   "%v168 = fsub float %v166, %mean_load" [kernel.cpp:354]   --->   Operation 265 'fsub' 'v168' <Predicate = (!icmp_ln348)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 266 [6/12] (8.12ns)   --->   "%v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358]   --->   Operation 266 'fsqrt' 'v172' <Predicate = (!icmp_ln348)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 22> <Delay = 8.12>
ST_55 : Operation 267 [1/2] (3.25ns)   --->   "%v165 = load float* %v138_addr, align 4" [kernel.cpp:351]   --->   Operation 267 'load' 'v165' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_55 : Operation 268 [1/5] (7.25ns)   --->   "%v168 = fsub float %v166, %mean_load" [kernel.cpp:354]   --->   Operation 268 'fsub' 'v168' <Predicate = (!icmp_ln348)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 269 [5/12] (8.12ns)   --->   "%v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358]   --->   Operation 269 'fsqrt' 'v172' <Predicate = (!icmp_ln348)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 23> <Delay = 8.12>
ST_56 : Operation 270 [4/4] (5.70ns)   --->   "%v169 = fmul float %v165, %v168" [kernel.cpp:355]   --->   Operation 270 'fmul' 'v169' <Predicate = (!icmp_ln348)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 271 [4/12] (8.12ns)   --->   "%v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358]   --->   Operation 271 'fsqrt' 'v172' <Predicate = (!icmp_ln348)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 24> <Delay = 8.12>
ST_57 : Operation 272 [3/4] (5.70ns)   --->   "%v169 = fmul float %v165, %v168" [kernel.cpp:355]   --->   Operation 272 'fmul' 'v169' <Predicate = (!icmp_ln348)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 273 [3/12] (8.12ns)   --->   "%v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358]   --->   Operation 273 'fsqrt' 'v172' <Predicate = (!icmp_ln348)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 25> <Delay = 8.12>
ST_58 : Operation 274 [2/4] (5.70ns)   --->   "%v169 = fmul float %v165, %v168" [kernel.cpp:355]   --->   Operation 274 'fmul' 'v169' <Predicate = (!icmp_ln348)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 275 [2/12] (8.12ns)   --->   "%v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358]   --->   Operation 275 'fsqrt' 'v172' <Predicate = (!icmp_ln348)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 26> <Delay = 8.12>
ST_59 : Operation 276 [1/4] (5.70ns)   --->   "%v169 = fmul float %v165, %v168" [kernel.cpp:355]   --->   Operation 276 'fmul' 'v169' <Predicate = (!icmp_ln348)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 277 [1/12] (8.12ns)   --->   "%v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358]   --->   Operation 277 'fsqrt' 'v172' <Predicate = (!icmp_ln348)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 27> <Delay = 6.07>
ST_60 : Operation 278 [16/16] (6.07ns)   --->   "%v173 = fdiv float %v169, %v172" [kernel.cpp:359]   --->   Operation 278 'fdiv' 'v173' <Predicate = (!icmp_ln348)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 28> <Delay = 6.07>
ST_61 : Operation 279 [15/16] (6.07ns)   --->   "%v173 = fdiv float %v169, %v172" [kernel.cpp:359]   --->   Operation 279 'fdiv' 'v173' <Predicate = (!icmp_ln348)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 29> <Delay = 6.07>
ST_62 : Operation 280 [14/16] (6.07ns)   --->   "%v173 = fdiv float %v169, %v172" [kernel.cpp:359]   --->   Operation 280 'fdiv' 'v173' <Predicate = (!icmp_ln348)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 30> <Delay = 6.07>
ST_63 : Operation 281 [13/16] (6.07ns)   --->   "%v173 = fdiv float %v169, %v172" [kernel.cpp:359]   --->   Operation 281 'fdiv' 'v173' <Predicate = (!icmp_ln348)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 31> <Delay = 6.07>
ST_64 : Operation 282 [12/16] (6.07ns)   --->   "%v173 = fdiv float %v169, %v172" [kernel.cpp:359]   --->   Operation 282 'fdiv' 'v173' <Predicate = (!icmp_ln348)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 32> <Delay = 6.07>
ST_65 : Operation 283 [11/16] (6.07ns)   --->   "%v173 = fdiv float %v169, %v172" [kernel.cpp:359]   --->   Operation 283 'fdiv' 'v173' <Predicate = (!icmp_ln348)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 33> <Delay = 6.07>
ST_66 : Operation 284 [10/16] (6.07ns)   --->   "%v173 = fdiv float %v169, %v172" [kernel.cpp:359]   --->   Operation 284 'fdiv' 'v173' <Predicate = (!icmp_ln348)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 34> <Delay = 6.07>
ST_67 : Operation 285 [9/16] (6.07ns)   --->   "%v173 = fdiv float %v169, %v172" [kernel.cpp:359]   --->   Operation 285 'fdiv' 'v173' <Predicate = (!icmp_ln348)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 35> <Delay = 6.07>
ST_68 : Operation 286 [8/16] (6.07ns)   --->   "%v173 = fdiv float %v169, %v172" [kernel.cpp:359]   --->   Operation 286 'fdiv' 'v173' <Predicate = (!icmp_ln348)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 36> <Delay = 6.07>
ST_69 : Operation 287 [7/16] (6.07ns)   --->   "%v173 = fdiv float %v169, %v172" [kernel.cpp:359]   --->   Operation 287 'fdiv' 'v173' <Predicate = (!icmp_ln348)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 37> <Delay = 6.07>
ST_70 : Operation 288 [6/16] (6.07ns)   --->   "%v173 = fdiv float %v169, %v172" [kernel.cpp:359]   --->   Operation 288 'fdiv' 'v173' <Predicate = (!icmp_ln348)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 38> <Delay = 6.07>
ST_71 : Operation 289 [5/16] (6.07ns)   --->   "%v173 = fdiv float %v169, %v172" [kernel.cpp:359]   --->   Operation 289 'fdiv' 'v173' <Predicate = (!icmp_ln348)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 39> <Delay = 6.07>
ST_72 : Operation 290 [4/16] (6.07ns)   --->   "%v173 = fdiv float %v169, %v172" [kernel.cpp:359]   --->   Operation 290 'fdiv' 'v173' <Predicate = (!icmp_ln348)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 40> <Delay = 6.07>
ST_73 : Operation 291 [3/16] (6.07ns)   --->   "%v173 = fdiv float %v169, %v172" [kernel.cpp:359]   --->   Operation 291 'fdiv' 'v173' <Predicate = (!icmp_ln348)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 41> <Delay = 6.07>
ST_74 : Operation 292 [2/16] (6.07ns)   --->   "%v173 = fdiv float %v169, %v172" [kernel.cpp:359]   --->   Operation 292 'fdiv' 'v173' <Predicate = (!icmp_ln348)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 293 [1/1] (0.00ns)   --->   "%v139_addr = getelementptr [768 x float]* %v139, i64 0, i64 %zext_ln351" [kernel.cpp:360]   --->   Operation 293 'getelementptr' 'v139_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_74 : Operation 294 [2/2] (3.25ns)   --->   "%v174 = load float* %v139_addr, align 4" [kernel.cpp:360]   --->   Operation 294 'load' 'v174' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 75 <SV = 42> <Delay = 6.07>
ST_75 : Operation 295 [1/16] (6.07ns)   --->   "%v173 = fdiv float %v169, %v172" [kernel.cpp:359]   --->   Operation 295 'fdiv' 'v173' <Predicate = (!icmp_ln348)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 296 [1/2] (3.25ns)   --->   "%v174 = load float* %v139_addr, align 4" [kernel.cpp:360]   --->   Operation 296 'load' 'v174' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 76 <SV = 43> <Delay = 7.25>
ST_76 : Operation 297 [5/5] (7.25ns)   --->   "%v175 = fadd float %v173, %v174" [kernel.cpp:361]   --->   Operation 297 'fadd' 'v175' <Predicate = (!icmp_ln348)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 44> <Delay = 7.25>
ST_77 : Operation 298 [4/5] (7.25ns)   --->   "%v175 = fadd float %v173, %v174" [kernel.cpp:361]   --->   Operation 298 'fadd' 'v175' <Predicate = (!icmp_ln348)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 45> <Delay = 7.25>
ST_78 : Operation 299 [3/5] (7.25ns)   --->   "%v175 = fadd float %v173, %v174" [kernel.cpp:361]   --->   Operation 299 'fadd' 'v175' <Predicate = (!icmp_ln348)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 46> <Delay = 7.25>
ST_79 : Operation 300 [2/5] (7.25ns)   --->   "%v175 = fadd float %v173, %v174" [kernel.cpp:361]   --->   Operation 300 'fadd' 'v175' <Predicate = (!icmp_ln348)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 47> <Delay = 7.25>
ST_80 : Operation 301 [1/5] (7.25ns)   --->   "%v175 = fadd float %v173, %v174" [kernel.cpp:361]   --->   Operation 301 'fadd' 'v175' <Predicate = (!icmp_ln348)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 48> <Delay = 4.43>
ST_81 : Operation 302 [2/2] (4.43ns)   --->   "%d_assign = fpext float %v175 to double" [kernel.cpp:362]   --->   Operation 302 'fpext' 'd_assign' <Predicate = (!icmp_ln348)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 49> <Delay = 8.67>
ST_82 : Operation 303 [1/2] (4.43ns)   --->   "%d_assign = fpext float %v175 to double" [kernel.cpp:362]   --->   Operation 303 'fpext' 'd_assign' <Predicate = (!icmp_ln348)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 304 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [kernel.cpp:362]   --->   Operation 304 'bitcast' 'ireg_V' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_82 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [kernel.cpp:362]   --->   Operation 305 'trunc' 'trunc_ln556' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_82 : Operation 306 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [kernel.cpp:362]   --->   Operation 306 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_82 : Operation 307 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [kernel.cpp:362]   --->   Operation 307 'partselect' 'exp_tmp_V' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_82 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [kernel.cpp:362]   --->   Operation 308 'zext' 'zext_ln461' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_82 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [kernel.cpp:362]   --->   Operation 309 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_82 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_5 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [kernel.cpp:362]   --->   Operation 310 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_82 : Operation 311 [1/1] (0.00ns)   --->   "%p_Result_95 = zext i53 %tmp_5 to i54" [kernel.cpp:362]   --->   Operation 311 'zext' 'p_Result_95' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_82 : Operation 312 [1/1] (3.23ns)   --->   "%man_V_3 = sub i54 0, %p_Result_95" [kernel.cpp:362]   --->   Operation 312 'sub' 'man_V_3' <Predicate = (!icmp_ln348)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 313 [1/1] (0.94ns)   --->   "%man_V_4 = select i1 %p_Result_s, i54 %man_V_3, i54 %p_Result_95" [kernel.cpp:362]   --->   Operation 313 'select' 'man_V_4' <Predicate = (!icmp_ln348)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 314 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [kernel.cpp:362]   --->   Operation 314 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln348)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 315 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [kernel.cpp:362]   --->   Operation 315 'sub' 'F2' <Predicate = (!icmp_ln348)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 316 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 16" [kernel.cpp:362]   --->   Operation 316 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln348)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 317 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -16, %F2" [kernel.cpp:362]   --->   Operation 317 'add' 'add_ln581' <Predicate = (!icmp_ln348)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 318 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 16, %F2" [kernel.cpp:362]   --->   Operation 318 'sub' 'sub_ln581' <Predicate = (!icmp_ln348)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 319 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [kernel.cpp:362]   --->   Operation 319 'select' 'sh_amt' <Predicate = (!icmp_ln348)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 320 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 16" [kernel.cpp:362]   --->   Operation 320 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln348)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_4 to i24" [kernel.cpp:362]   --->   Operation 321 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln348)> <Delay = 0.00>

State 83 <SV = 50> <Delay = 7.59>
ST_83 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [kernel.cpp:362]   --->   Operation 322 'sext' 'sext_ln581' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_83 : Operation 323 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [kernel.cpp:362]   --->   Operation 323 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln348)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 324 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 24" [kernel.cpp:362]   --->   Operation 324 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln348)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [kernel.cpp:362]   --->   Operation 325 'zext' 'zext_ln586' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_83 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%ashr_ln586 = ashr i54 %man_V_4, %zext_ln586" [kernel.cpp:362]   --->   Operation 326 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln348)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i24" [kernel.cpp:362]   --->   Operation 327 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_83 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%bitcast_ln696 = bitcast float %v175 to i32" [kernel.cpp:362]   --->   Operation 328 'bitcast' 'bitcast_ln696' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_83 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [kernel.cpp:362]   --->   Operation 329 'bitselect' 'tmp_56' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_83 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln588 = select i1 %tmp_56, i24 -1, i24 0" [kernel.cpp:362]   --->   Operation 330 'select' 'select_ln588' <Predicate = (!icmp_ln348)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [kernel.cpp:362]   --->   Operation 331 'xor' 'xor_ln571' <Predicate = (!icmp_ln348)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [kernel.cpp:362]   --->   Operation 332 'and' 'and_ln582' <Predicate = (!icmp_ln348)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln582 = select i1 %and_ln582, i24 %trunc_ln583, i24 0" [kernel.cpp:362]   --->   Operation 333 'select' 'select_ln582' <Predicate = (!icmp_ln348)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 334 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [kernel.cpp:362]   --->   Operation 334 'or' 'or_ln582' <Predicate = (!icmp_ln348)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [kernel.cpp:362]   --->   Operation 335 'xor' 'xor_ln582' <Predicate = (!icmp_ln348)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 336 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [kernel.cpp:362]   --->   Operation 336 'and' 'and_ln581' <Predicate = (!icmp_ln348)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [kernel.cpp:362]   --->   Operation 337 'xor' 'xor_ln585' <Predicate = (!icmp_ln348)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [kernel.cpp:362]   --->   Operation 338 'and' 'and_ln585' <Predicate = (!icmp_ln348)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 339 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585 = select i1 %and_ln585, i24 %select_ln588, i24 %select_ln582" [kernel.cpp:362]   --->   Operation 339 'select' 'select_ln585' <Predicate = (!icmp_ln348)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%and_ln585_2 = and i1 %and_ln581, %icmp_ln585" [kernel.cpp:362]   --->   Operation 340 'and' 'and_ln585_2' <Predicate = (!icmp_ln348)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 341 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln585_2 = select i1 %and_ln585_2, i24 %trunc_ln586, i24 %select_ln585" [kernel.cpp:362]   --->   Operation 341 'select' 'select_ln585_2' <Predicate = (!icmp_ln348)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [kernel.cpp:362]   --->   Operation 342 'or' 'or_ln581' <Predicate = (!icmp_ln348)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [kernel.cpp:362]   --->   Operation 343 'xor' 'xor_ln581' <Predicate = (!icmp_ln348)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 344 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [kernel.cpp:362]   --->   Operation 344 'and' 'and_ln603' <Predicate = (!icmp_ln348)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 51> <Delay = 7.45>
ST_84 : Operation 345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @l_norm_i9_l_j7_str)"   --->   Operation 345 'specloopname' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_84 : Operation 346 [1/1] (0.00ns)   --->   "%empty_416 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9216, i64 9216, i64 9216)"   --->   Operation 346 'speclooptripcount' 'empty_416' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_84 : Operation 347 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str41) nounwind" [kernel.cpp:349]   --->   Operation 347 'specloopname' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_84 : Operation 348 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel.cpp:350]   --->   Operation 348 'specpipeline' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_84 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node v176_V)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i24" [kernel.cpp:362]   --->   Operation 349 'trunc' 'sext_ln581cast' <Predicate = (!icmp_ln348 & and_ln603)> <Delay = 0.00>
ST_84 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node v176_V)   --->   "%shl_ln604 = shl i24 %trunc_ln583, %sext_ln581cast" [kernel.cpp:362]   --->   Operation 350 'shl' 'shl_ln604' <Predicate = (!icmp_ln348 & and_ln603)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 351 [1/1] (4.20ns) (out node of the LUT)   --->   "%v176_V = select i1 %and_ln603, i24 %shl_ln604, i24 %select_ln585_2" [kernel.cpp:362]   --->   Operation 351 'select' 'v176_V' <Predicate = (!icmp_ln348)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 352 [1/1] (0.00ns)   --->   "%v140_0_V_addr = getelementptr [768 x i24]* %v140_0_V, i64 0, i64 %zext_ln351" [kernel.cpp:363]   --->   Operation 352 'getelementptr' 'v140_0_V_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_84 : Operation 353 [1/1] (0.00ns)   --->   "%v140_1_V_addr = getelementptr [768 x i24]* %v140_1_V, i64 0, i64 %zext_ln351" [kernel.cpp:363]   --->   Operation 353 'getelementptr' 'v140_1_V_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_84 : Operation 354 [1/1] (0.00ns)   --->   "%v140_2_V_addr = getelementptr [768 x i24]* %v140_2_V, i64 0, i64 %zext_ln351" [kernel.cpp:363]   --->   Operation 354 'getelementptr' 'v140_2_V_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_84 : Operation 355 [1/1] (0.00ns)   --->   "%v140_3_V_addr = getelementptr [768 x i24]* %v140_3_V, i64 0, i64 %zext_ln351" [kernel.cpp:363]   --->   Operation 355 'getelementptr' 'v140_3_V_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_84 : Operation 356 [1/1] (0.00ns)   --->   "%v140_4_V_addr = getelementptr [768 x i24]* %v140_4_V, i64 0, i64 %zext_ln351" [kernel.cpp:363]   --->   Operation 356 'getelementptr' 'v140_4_V_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_84 : Operation 357 [1/1] (0.00ns)   --->   "%v140_5_V_addr = getelementptr [768 x i24]* %v140_5_V, i64 0, i64 %zext_ln351" [kernel.cpp:363]   --->   Operation 357 'getelementptr' 'v140_5_V_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_84 : Operation 358 [1/1] (0.00ns)   --->   "%v140_6_V_addr = getelementptr [768 x i24]* %v140_6_V, i64 0, i64 %zext_ln351" [kernel.cpp:363]   --->   Operation 358 'getelementptr' 'v140_6_V_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_84 : Operation 359 [1/1] (0.00ns)   --->   "%v140_7_V_addr = getelementptr [768 x i24]* %v140_7_V, i64 0, i64 %zext_ln351" [kernel.cpp:363]   --->   Operation 359 'getelementptr' 'v140_7_V_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_84 : Operation 360 [1/1] (0.00ns)   --->   "%v140_8_V_addr = getelementptr [768 x i24]* %v140_8_V, i64 0, i64 %zext_ln351" [kernel.cpp:363]   --->   Operation 360 'getelementptr' 'v140_8_V_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_84 : Operation 361 [1/1] (0.00ns)   --->   "%v140_9_V_addr = getelementptr [768 x i24]* %v140_9_V, i64 0, i64 %zext_ln351" [kernel.cpp:363]   --->   Operation 361 'getelementptr' 'v140_9_V_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_84 : Operation 362 [1/1] (0.00ns)   --->   "%v140_10_V_addr = getelementptr [768 x i24]* %v140_10_V, i64 0, i64 %zext_ln351" [kernel.cpp:363]   --->   Operation 362 'getelementptr' 'v140_10_V_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_84 : Operation 363 [1/1] (0.00ns)   --->   "%v140_11_V_addr = getelementptr [768 x i24]* %v140_11_V, i64 0, i64 %zext_ln351" [kernel.cpp:363]   --->   Operation 363 'getelementptr' 'v140_11_V_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_84 : Operation 364 [1/1] (3.25ns)   --->   "store i24 %v176_V, i24* %v140_10_V_addr, align 4" [kernel.cpp:363]   --->   Operation 364 'store' <Predicate = (select_ln352_2 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_84 : Operation 365 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:363]   --->   Operation 365 'br' <Predicate = (select_ln352_2 == 10)> <Delay = 0.00>
ST_84 : Operation 366 [1/1] (3.25ns)   --->   "store i24 %v176_V, i24* %v140_9_V_addr, align 4" [kernel.cpp:363]   --->   Operation 366 'store' <Predicate = (select_ln352_2 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_84 : Operation 367 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:363]   --->   Operation 367 'br' <Predicate = (select_ln352_2 == 9)> <Delay = 0.00>
ST_84 : Operation 368 [1/1] (3.25ns)   --->   "store i24 %v176_V, i24* %v140_8_V_addr, align 4" [kernel.cpp:363]   --->   Operation 368 'store' <Predicate = (select_ln352_2 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_84 : Operation 369 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:363]   --->   Operation 369 'br' <Predicate = (select_ln352_2 == 8)> <Delay = 0.00>
ST_84 : Operation 370 [1/1] (3.25ns)   --->   "store i24 %v176_V, i24* %v140_7_V_addr, align 4" [kernel.cpp:363]   --->   Operation 370 'store' <Predicate = (select_ln352_2 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_84 : Operation 371 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:363]   --->   Operation 371 'br' <Predicate = (select_ln352_2 == 7)> <Delay = 0.00>
ST_84 : Operation 372 [1/1] (3.25ns)   --->   "store i24 %v176_V, i24* %v140_6_V_addr, align 4" [kernel.cpp:363]   --->   Operation 372 'store' <Predicate = (select_ln352_2 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_84 : Operation 373 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:363]   --->   Operation 373 'br' <Predicate = (select_ln352_2 == 6)> <Delay = 0.00>
ST_84 : Operation 374 [1/1] (3.25ns)   --->   "store i24 %v176_V, i24* %v140_5_V_addr, align 4" [kernel.cpp:363]   --->   Operation 374 'store' <Predicate = (select_ln352_2 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_84 : Operation 375 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:363]   --->   Operation 375 'br' <Predicate = (select_ln352_2 == 5)> <Delay = 0.00>
ST_84 : Operation 376 [1/1] (3.25ns)   --->   "store i24 %v176_V, i24* %v140_4_V_addr, align 4" [kernel.cpp:363]   --->   Operation 376 'store' <Predicate = (select_ln352_2 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_84 : Operation 377 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:363]   --->   Operation 377 'br' <Predicate = (select_ln352_2 == 4)> <Delay = 0.00>
ST_84 : Operation 378 [1/1] (3.25ns)   --->   "store i24 %v176_V, i24* %v140_3_V_addr, align 4" [kernel.cpp:363]   --->   Operation 378 'store' <Predicate = (select_ln352_2 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_84 : Operation 379 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:363]   --->   Operation 379 'br' <Predicate = (select_ln352_2 == 3)> <Delay = 0.00>
ST_84 : Operation 380 [1/1] (3.25ns)   --->   "store i24 %v176_V, i24* %v140_2_V_addr, align 4" [kernel.cpp:363]   --->   Operation 380 'store' <Predicate = (select_ln352_2 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_84 : Operation 381 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:363]   --->   Operation 381 'br' <Predicate = (select_ln352_2 == 2)> <Delay = 0.00>
ST_84 : Operation 382 [1/1] (3.25ns)   --->   "store i24 %v176_V, i24* %v140_1_V_addr, align 4" [kernel.cpp:363]   --->   Operation 382 'store' <Predicate = (select_ln352_2 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_84 : Operation 383 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:363]   --->   Operation 383 'br' <Predicate = (select_ln352_2 == 1)> <Delay = 0.00>
ST_84 : Operation 384 [1/1] (3.25ns)   --->   "store i24 %v176_V, i24* %v140_0_V_addr, align 4" [kernel.cpp:363]   --->   Operation 384 'store' <Predicate = (select_ln352_2 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_84 : Operation 385 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:363]   --->   Operation 385 'br' <Predicate = (select_ln352_2 == 0)> <Delay = 0.00>
ST_84 : Operation 386 [1/1] (3.25ns)   --->   "store i24 %v176_V, i24* %v140_11_V_addr, align 4" [kernel.cpp:363]   --->   Operation 386 'store' <Predicate = (select_ln352_2 == 15) | (select_ln352_2 == 14) | (select_ln352_2 == 13) | (select_ln352_2 == 12) | (select_ln352_2 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_84 : Operation 387 [1/1] (0.00ns)   --->   "br label %l_j7_end" [kernel.cpp:363]   --->   Operation 387 'br' <Predicate = (select_ln352_2 == 15) | (select_ln352_2 == 14) | (select_ln352_2 == 13) | (select_ln352_2 == 12) | (select_ln352_2 == 11)> <Delay = 0.00>

State 85 <SV = 6> <Delay = 0.00>
ST_85 : Operation 388 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:366]   --->   Operation 388 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v142') with incoming values : ('v142', kernel.cpp:315) [21]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('v142') with incoming values : ('v142', kernel.cpp:315) [21]  (0 ns)
	'getelementptr' operation ('mean_addr', kernel.cpp:316) [28]  (0 ns)
	'store' operation ('store_ln316', kernel.cpp:316) of constant 0 on array 'mean', kernel.cpp:314 [29]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'phi' operation ('v144') with incoming values : ('v144', kernel.cpp:319) [34]  (0 ns)
	'getelementptr' operation ('mean2_addr', kernel.cpp:320) [41]  (0 ns)
	'store' operation ('store_ln320', kernel.cpp:320) of constant 0 on array 'mean2', kernel.cpp:318 [42]  (2.32 ns)

 <State 4>: 2.79ns
The critical path consists of the following:
	'phi' operation ('j6') with incoming values : ('j6', kernel.cpp:324) [49]  (0 ns)
	'icmp' operation ('icmp_ln324', kernel.cpp:324) [57]  (1.77 ns)
	'select' operation ('select_ln326_1', kernel.cpp:326) [59]  (1.02 ns)

 <State 5>: 7.13ns
The critical path consists of the following:
	'sub' operation ('sub_ln326', kernel.cpp:326) [65]  (0 ns)
	'add' operation ('add_ln326', kernel.cpp:326) [70]  (3.87 ns)
	'getelementptr' operation ('v137_addr', kernel.cpp:326) [72]  (0 ns)
	'load' operation ('v148', kernel.cpp:326) on array 'v137' [73]  (3.25 ns)

 <State 6>: 8.96ns
The critical path consists of the following:
	'load' operation ('v148', kernel.cpp:326) on array 'v137' [73]  (3.25 ns)
	'fmul' operation ('v152', kernel.cpp:331) [78]  (5.7 ns)

 <State 7>: 9.58ns
The critical path consists of the following:
	'load' operation ('v149', kernel.cpp:327) on array 'mean', kernel.cpp:314 [75]  (2.32 ns)
	'fadd' operation ('v150', kernel.cpp:328) [76]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v150', kernel.cpp:328) [76]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v150', kernel.cpp:328) [76]  (7.26 ns)

 <State 10>: 9.58ns
The critical path consists of the following:
	'load' operation ('v153', kernel.cpp:332) on array 'mean2', kernel.cpp:318 [80]  (2.32 ns)
	'fadd' operation ('v154', kernel.cpp:333) [81]  (7.26 ns)

 <State 11>: 9.58ns
The critical path consists of the following:
	'fadd' operation ('v150', kernel.cpp:328) [76]  (7.26 ns)
	'store' operation ('store_ln329', kernel.cpp:329) of variable 'v150', kernel.cpp:328 on array 'mean', kernel.cpp:314 [77]  (2.32 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v154', kernel.cpp:333) [81]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v154', kernel.cpp:333) [81]  (7.26 ns)

 <State 14>: 9.58ns
The critical path consists of the following:
	'fadd' operation ('v154', kernel.cpp:333) [81]  (7.26 ns)
	'store' operation ('store_ln334', kernel.cpp:334) of variable 'v154', kernel.cpp:333 on array 'mean2', kernel.cpp:318 [82]  (2.32 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:337) [88]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:337) [88]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:337) [88]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:337) [88]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:337) [88]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:337) [88]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:337) [88]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:337) [88]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:337) [88]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:337) [88]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:337) [88]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:337) [88]  (6.08 ns)

 <State 27>: 8.4ns
The critical path consists of the following:
	'fdiv' operation ('v156', kernel.cpp:337) [88]  (6.08 ns)
	'store' operation ('store_ln338', kernel.cpp:338) of variable 'v156', kernel.cpp:337 on array 'mean', kernel.cpp:314 [89]  (2.32 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v158', kernel.cpp:340) [90]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v158', kernel.cpp:340) [90]  (6.08 ns)

 <State 30>: 8.4ns
The critical path consists of the following:
	'fdiv' operation ('v158', kernel.cpp:340) [90]  (6.08 ns)
	'store' operation ('store_ln341', kernel.cpp:341) of variable 'v158', kernel.cpp:340 on array 'mean2', kernel.cpp:318 [91]  (2.32 ns)

 <State 31>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v161', kernel.cpp:344) [92]  (5.7 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v162', kernel.cpp:345) [93]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v162', kernel.cpp:345) [93]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v162', kernel.cpp:345) [93]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v162', kernel.cpp:345) [93]  (7.26 ns)

 <State 36>: 9.58ns
The critical path consists of the following:
	'fsub' operation ('v162', kernel.cpp:345) [93]  (7.26 ns)
	'store' operation ('store_ln346', kernel.cpp:346) of variable 'v162', kernel.cpp:345 on array 'var', kernel.cpp:322 [95]  (2.32 ns)

 <State 37>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten21', kernel.cpp:348) with incoming values : ('add_ln348', kernel.cpp:348) [102]  (1.77 ns)

 <State 38>: 5.12ns
The critical path consists of the following:
	'phi' operation ('j7') with incoming values : ('j7', kernel.cpp:349) [104]  (0 ns)
	'icmp' operation ('icmp_ln349', kernel.cpp:349) [112]  (1.77 ns)
	'select' operation ('select_ln352_2', kernel.cpp:352) [114]  (1.02 ns)
	'getelementptr' operation ('var_addr_1', kernel.cpp:356) [123]  (0 ns)
	'load' operation ('var_load', kernel.cpp:352) on array 'var', kernel.cpp:322 [124]  (2.32 ns)

 <State 39>: 6.76ns
The critical path consists of the following:
	'load' operation ('var_load', kernel.cpp:352) on array 'var', kernel.cpp:322 [124]  (2.32 ns)
	'fpext' operation ('v171_mid2_v_v', kernel.cpp:352) [125]  (4.44 ns)

 <State 40>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('v171_mid2_v_v', kernel.cpp:352) [125]  (4.44 ns)

 <State 41>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v171_mid2_v', kernel.cpp:352) [126]  (8.23 ns)

 <State 42>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v171_mid2_v', kernel.cpp:352) [126]  (8.23 ns)

 <State 43>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v171_mid2_v', kernel.cpp:352) [126]  (8.23 ns)

 <State 44>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v171_mid2_v', kernel.cpp:352) [126]  (8.23 ns)

 <State 45>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v171_mid2_v', kernel.cpp:352) [126]  (8.23 ns)

 <State 46>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('v171_mid2', kernel.cpp:352) [127]  (5.2 ns)

 <State 47>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('v171_mid2', kernel.cpp:352) [127]  (5.2 ns)

 <State 48>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v172', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358) [141]  (8.13 ns)

 <State 49>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v172', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358) [141]  (8.13 ns)

 <State 50>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v172', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358) [141]  (8.13 ns)

 <State 51>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v172', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358) [141]  (8.13 ns)

 <State 52>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v172', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358) [141]  (8.13 ns)

 <State 53>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v172', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358) [141]  (8.13 ns)

 <State 54>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v172', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358) [141]  (8.13 ns)

 <State 55>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v172', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358) [141]  (8.13 ns)

 <State 56>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v172', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358) [141]  (8.13 ns)

 <State 57>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v172', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358) [141]  (8.13 ns)

 <State 58>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v172', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358) [141]  (8.13 ns)

 <State 59>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v172', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:358) [141]  (8.13 ns)

 <State 60>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:359) [142]  (6.08 ns)

 <State 61>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:359) [142]  (6.08 ns)

 <State 62>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:359) [142]  (6.08 ns)

 <State 63>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:359) [142]  (6.08 ns)

 <State 64>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:359) [142]  (6.08 ns)

 <State 65>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:359) [142]  (6.08 ns)

 <State 66>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:359) [142]  (6.08 ns)

 <State 67>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:359) [142]  (6.08 ns)

 <State 68>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:359) [142]  (6.08 ns)

 <State 69>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:359) [142]  (6.08 ns)

 <State 70>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:359) [142]  (6.08 ns)

 <State 71>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:359) [142]  (6.08 ns)

 <State 72>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:359) [142]  (6.08 ns)

 <State 73>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:359) [142]  (6.08 ns)

 <State 74>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:359) [142]  (6.08 ns)

 <State 75>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v173', kernel.cpp:359) [142]  (6.08 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v175', kernel.cpp:361) [145]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v175', kernel.cpp:361) [145]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v175', kernel.cpp:361) [145]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v175', kernel.cpp:361) [145]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v175', kernel.cpp:361) [145]  (7.26 ns)

 <State 81>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:362) [146]  (4.44 ns)

 <State 82>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:362) [146]  (4.44 ns)
	'sub' operation ('F2', kernel.cpp:362) [158]  (1.55 ns)
	'icmp' operation ('icmp_ln581', kernel.cpp:362) [159]  (1.99 ns)
	'select' operation ('sh_amt', kernel.cpp:362) [162]  (0.697 ns)

 <State 83>: 7.6ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln585', kernel.cpp:362) [166]  (1.99 ns)
	'xor' operation ('xor_ln585', kernel.cpp:362) [182]  (0 ns)
	'and' operation ('and_ln585', kernel.cpp:362) [183]  (0 ns)
	'select' operation ('select_ln585', kernel.cpp:362) [184]  (0.993 ns)
	'select' operation ('select_ln585_2', kernel.cpp:362) [186]  (4.61 ns)

 <State 84>: 7.46ns
The critical path consists of the following:
	'shl' operation ('shl_ln604', kernel.cpp:362) [175]  (0 ns)
	'select' operation ('v176.V', kernel.cpp:362) [190]  (4.2 ns)
	'store' operation ('store_ln363', kernel.cpp:363) of variable 'v176.V', kernel.cpp:362 on array 'v140_5_V' [220]  (3.25 ns)

 <State 85>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
