

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_S_k_0_k1_l_j2'
================================================================
* Date:           Sat Sep  2 22:24:14 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      781|      781|  7.810 us|  7.810 us|  781|  781|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k1_l_j2  |      779|      779|        13|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 16 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k1 = alloca i32 1"   --->   Operation 17 'alloca' 'k1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty"   --->   Operation 19 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten14"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %k1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j2"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i10 %indvar_flatten14" [kernel.cpp:75]   --->   Operation 24 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.77ns)   --->   "%icmp_ln75 = icmp_eq  i10 %indvar_flatten14_load, i10 768" [kernel.cpp:75]   --->   Operation 25 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln75_2 = add i10 %indvar_flatten14_load, i10 1" [kernel.cpp:75]   --->   Operation 26 'add' 'add_ln75_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc46.i, void %for.inc59.i.preheader.exitStub" [kernel.cpp:75]   --->   Operation 27 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j2_load = load i4 %j2" [kernel.cpp:76]   --->   Operation 28 'load' 'j2_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k1_load = load i7 %k1" [kernel.cpp:75]   --->   Operation 29 'load' 'k1_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.87ns)   --->   "%add_ln75 = add i7 %k1_load, i7 1" [kernel.cpp:75]   --->   Operation 30 'add' 'add_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.30ns)   --->   "%icmp_ln76 = icmp_eq  i4 %j2_load, i4 12" [kernel.cpp:76]   --->   Operation 31 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.02ns)   --->   "%select_ln75 = select i1 %icmp_ln76, i4 0, i4 %j2_load" [kernel.cpp:75]   --->   Operation 32 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.99ns)   --->   "%select_ln75_1 = select i1 %icmp_ln76, i7 %add_ln75, i7 %k1_load" [kernel.cpp:75]   --->   Operation 33 'select' 'select_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.73ns)   --->   "%add_ln76 = add i4 %select_ln75, i4 1" [kernel.cpp:76]   --->   Operation 34 'add' 'add_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln76 = store i10 %add_ln75_2, i10 %indvar_flatten14" [kernel.cpp:76]   --->   Operation 35 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln76 = store i7 %select_ln75_1, i7 %k1" [kernel.cpp:76]   --->   Operation 36 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln76 = store i4 %add_ln76, i4 %j2" [kernel.cpp:76]   --->   Operation 37 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i7 %select_ln75_1" [kernel.cpp:75]   --->   Operation 38 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln75_1 = add i10 %tmp, i10 %zext_ln75" [kernel.cpp:75]   --->   Operation 39 'add' 'add_ln75_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%add_ln75_1_cast = zext i10 %add_ln75_1" [kernel.cpp:75]   --->   Operation 40 'zext' 'add_ln75_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%Q_h_addr = getelementptr i32 %Q_h, i64 0, i64 %add_ln75_1_cast" [kernel.cpp:75]   --->   Operation 41 'getelementptr' 'Q_h_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%Q_h_load = load i10 %Q_h_addr" [kernel.cpp:75]   --->   Operation 42 'load' 'Q_h_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln75, i6 0" [kernel.cpp:79]   --->   Operation 43 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln79 = add i10 %tmp_s, i10 %zext_ln75" [kernel.cpp:79]   --->   Operation 44 'add' 'add_ln79' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i10 %add_ln79" [kernel.cpp:79]   --->   Operation 45 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%K_h_addr = getelementptr i32 %K_h, i64 0, i64 %zext_ln79" [kernel.cpp:79]   --->   Operation 46 'getelementptr' 'K_h_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%v33 = load i10 %K_h_addr" [kernel.cpp:79]   --->   Operation 47 'load' 'v33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%Q_h_load = load i10 %Q_h_addr" [kernel.cpp:75]   --->   Operation 48 'load' 'Q_h_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 49 [1/2] (3.25ns)   --->   "%v33 = load i10 %K_h_addr" [kernel.cpp:79]   --->   Operation 49 'load' 'v33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 50 [4/4] (5.70ns)   --->   "%v34 = fmul i32 %Q_h_load, i32 %v33" [kernel.cpp:80]   --->   Operation 50 'fmul' 'v34' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 51 [3/4] (5.70ns)   --->   "%v34 = fmul i32 %Q_h_load, i32 %v33" [kernel.cpp:80]   --->   Operation 51 'fmul' 'v34' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i4 %select_ln75" [kernel.cpp:76]   --->   Operation 52 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [2/4] (5.70ns)   --->   "%v34 = fmul i32 %Q_h_load, i32 %v33" [kernel.cpp:80]   --->   Operation 53 'fmul' 'v34' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%v28_addr = getelementptr i32 %v28, i64 0, i64 %zext_ln76" [kernel.cpp:81]   --->   Operation 54 'getelementptr' 'v28_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [2/2] (2.32ns)   --->   "%v35 = load i4 %v28_addr" [kernel.cpp:81]   --->   Operation 55 'load' 'v35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 56 [1/4] (5.70ns)   --->   "%v34 = fmul i32 %Q_h_load, i32 %v33" [kernel.cpp:80]   --->   Operation 56 'fmul' 'v34' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/2] (2.32ns)   --->   "%v35 = load i4 %v28_addr" [kernel.cpp:81]   --->   Operation 57 'load' 'v35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 58 [5/5] (7.25ns)   --->   "%v36 = fadd i32 %v35, i32 %v34" [kernel.cpp:82]   --->   Operation 58 'fadd' 'v36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 59 [4/5] (7.25ns)   --->   "%v36 = fadd i32 %v35, i32 %v34" [kernel.cpp:82]   --->   Operation 59 'fadd' 'v36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 60 [3/5] (7.25ns)   --->   "%v36 = fadd i32 %v35, i32 %v34" [kernel.cpp:82]   --->   Operation 60 'fadd' 'v36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 61 [2/5] (7.25ns)   --->   "%v36 = fadd i32 %v35, i32 %v34" [kernel.cpp:82]   --->   Operation 61 'fadd' 'v36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 62 [1/5] (7.25ns)   --->   "%v36 = fadd i32 %v35, i32 %v34" [kernel.cpp:82]   --->   Operation 62 'fadd' 'v36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_k_0_k1_l_j2_str"   --->   Operation 63 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%empty_370 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 64 'speclooptripcount' 'empty_370' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35" [kernel.cpp:77]   --->   Operation 65 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [kernel.cpp:76]   --->   Operation 66 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln83 = store i32 %v36, i4 %v28_addr" [kernel.cpp:83]   --->   Operation 67 'store' 'store_ln83' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc43.i" [kernel.cpp:76]   --->   Operation 68 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.65ns
The critical path consists of the following:
	'alloca' operation ('j2') [5]  (0 ns)
	'load' operation ('j2_load', kernel.cpp:76) on local variable 'j2' [19]  (0 ns)
	'icmp' operation ('icmp_ln76', kernel.cpp:76) [24]  (1.3 ns)
	'select' operation ('select_ln75', kernel.cpp:75) [25]  (1.02 ns)
	'add' operation ('add_ln76', kernel.cpp:76) [45]  (1.74 ns)
	'store' operation ('store_ln76', kernel.cpp:76) of variable 'add_ln76', kernel.cpp:76 on local variable 'j2' [48]  (1.59 ns)

 <State 2>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln75_1', kernel.cpp:75) [28]  (1.73 ns)
	'getelementptr' operation ('Q_h_addr', kernel.cpp:75) [30]  (0 ns)
	'load' operation ('Q_h_load', kernel.cpp:75) on array 'Q_h' [31]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('Q_h_load', kernel.cpp:75) on array 'Q_h' [31]  (3.25 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v34', kernel.cpp:80) [40]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v34', kernel.cpp:80) [40]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v34', kernel.cpp:80) [40]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v34', kernel.cpp:80) [40]  (5.7 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v36', kernel.cpp:82) [43]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v36', kernel.cpp:82) [43]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v36', kernel.cpp:82) [43]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v36', kernel.cpp:82) [43]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v36', kernel.cpp:82) [43]  (7.26 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln83', kernel.cpp:83) of variable 'v36', kernel.cpp:82 on array 'v28' [44]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
