
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.30

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.49 source latency credit_count[3]$_DFFE_PN0P_/CLK ^
  -0.48 target latency mem[6][5]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: credit_count[4]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.12    0.00    1.11 ^ input11/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     8    0.16    0.32    0.26    1.37 ^ input11/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net12 (net)
                  0.32    0.00    1.37 ^ credit_count[4]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.37   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.98    0.39    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.00    0.30 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.12    0.08    0.19    0.49 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.08    0.00    0.49 ^ credit_count[4]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.49   clock reconvergence pessimism
                          0.06    0.54   library removal time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: data_in[0] (input port clocked by core_clock)
Endpoint: mem[9][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v data_in[0] (in)
                                         data_in[0] (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     7    0.32    0.19    0.20    0.40 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net3 (net)
                  0.19    0.00    0.40 v _876_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.23    0.63 v _876_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _138_ (net)
                  0.07    0.00    0.63 v mem[9][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.63   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.98    0.39    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.00    0.30 ^ clkbuf_4_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.12    0.08    0.18    0.49 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.49 ^ mem[9][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.49   clock reconvergence pessimism
                          0.08    0.57   library hold time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: write_ptr[2]$_DFFE_PN0N_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.12    0.00    1.11 ^ input11/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     8    0.16    0.32    0.26    1.37 ^ input11/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net12 (net)
                  0.32    0.00    1.37 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    15    0.23    0.23    0.23    1.60 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.23    0.00    1.60 ^ write_ptr[2]$_DFFE_PN0N_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.60   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.38    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.98    0.39    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.00   10.30 ^ clkbuf_4_8_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.10    0.07    0.18   10.48 ^ clkbuf_4_8_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00   10.48 ^ write_ptr[2]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.48   clock reconvergence pessimism
                          0.10   10.59   library recovery time
                                 10.59   data required time
-----------------------------------------------------------------------------
                                 10.59   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  8.98   slack (MET)


Startpoint: read_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.98    0.39    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.00    0.30 ^ clkbuf_4_12_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.12    0.08    0.18    0.49 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.49 ^ read_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.07    0.30    0.58    1.06 ^ read_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         read_ptr[2] (net)
                  0.30    0.00    1.06 ^ _495_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     9    0.16    0.22    0.17    1.23 v _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _176_ (net)
                  0.22    0.00    1.23 v _496_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.18    0.24    1.46 v _496_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _431_ (net)
                  0.18    0.00    1.46 v _908_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.06    0.25    0.45    1.92 ^ _908_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _433_ (net)
                  0.25    0.00    1.92 ^ _476_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.06    0.17    0.34    2.26 v _476_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         net30 (net)
                  0.17    0.00    2.26 v _477_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.01    0.22    0.18    2.44 ^ _477_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _163_ (net)
                  0.22    0.00    2.44 ^ _482_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     4    0.07    0.27    0.30    2.74 ^ _482_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _167_ (net)
                  0.27    0.00    2.74 ^ _487_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.11    0.13    0.20    2.94 ^ _487_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _171_ (net)
                  0.13    0.00    2.94 ^ _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.07    0.30    0.37    3.31 ^ _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _436_ (net)
                  0.30    0.00    3.31 ^ _909_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.07    0.29    0.35    3.65 ^ _909_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _429_ (net)
                  0.29    0.00    3.65 ^ _922_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.15    0.37    4.03 v _922_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _463_ (net)
                  0.15    0.00    4.03 v _517_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.23    0.17    4.20 ^ _517_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _187_ (net)
                  0.23    0.00    4.20 ^ _519_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.14    0.10    4.30 v _519_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _189_ (net)
                  0.14    0.00    4.30 v _520_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.22    4.52 v _520_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _190_ (net)
                  0.08    0.00    4.52 v _521_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.20    4.72 v _521_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _191_ (net)
                  0.08    0.00    4.72 v _522_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.31    5.02 ^ _522_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _009_ (net)
                  0.06    0.00    5.02 ^ credit_count[4]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  5.02   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.38    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.98    0.39    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.00   10.30 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.12    0.08    0.19   10.49 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.08    0.00   10.49 ^ credit_count[4]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00   10.49   clock reconvergence pessimism
                         -0.16   10.33   library setup time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -5.02   data arrival time
-----------------------------------------------------------------------------
                                  5.30   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: write_ptr[2]$_DFFE_PN0N_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.12    0.00    1.11 ^ input11/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     8    0.16    0.32    0.26    1.37 ^ input11/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net12 (net)
                  0.32    0.00    1.37 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    15    0.23    0.23    0.23    1.60 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.23    0.00    1.60 ^ write_ptr[2]$_DFFE_PN0N_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.60   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.38    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.98    0.39    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.00   10.30 ^ clkbuf_4_8_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.10    0.07    0.18   10.48 ^ clkbuf_4_8_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00   10.48 ^ write_ptr[2]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.48   clock reconvergence pessimism
                          0.10   10.59   library recovery time
                                 10.59   data required time
-----------------------------------------------------------------------------
                                 10.59   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  8.98   slack (MET)


Startpoint: read_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.98    0.39    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.00    0.30 ^ clkbuf_4_12_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.12    0.08    0.18    0.49 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.49 ^ read_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.07    0.30    0.58    1.06 ^ read_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         read_ptr[2] (net)
                  0.30    0.00    1.06 ^ _495_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     9    0.16    0.22    0.17    1.23 v _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _176_ (net)
                  0.22    0.00    1.23 v _496_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.18    0.24    1.46 v _496_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _431_ (net)
                  0.18    0.00    1.46 v _908_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.06    0.25    0.45    1.92 ^ _908_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _433_ (net)
                  0.25    0.00    1.92 ^ _476_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.06    0.17    0.34    2.26 v _476_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         net30 (net)
                  0.17    0.00    2.26 v _477_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.01    0.22    0.18    2.44 ^ _477_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _163_ (net)
                  0.22    0.00    2.44 ^ _482_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     4    0.07    0.27    0.30    2.74 ^ _482_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _167_ (net)
                  0.27    0.00    2.74 ^ _487_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.11    0.13    0.20    2.94 ^ _487_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _171_ (net)
                  0.13    0.00    2.94 ^ _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.07    0.30    0.37    3.31 ^ _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _436_ (net)
                  0.30    0.00    3.31 ^ _909_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.07    0.29    0.35    3.65 ^ _909_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _429_ (net)
                  0.29    0.00    3.65 ^ _922_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.15    0.37    4.03 v _922_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _463_ (net)
                  0.15    0.00    4.03 v _517_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.23    0.17    4.20 ^ _517_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _187_ (net)
                  0.23    0.00    4.20 ^ _519_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.14    0.10    4.30 v _519_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _189_ (net)
                  0.14    0.00    4.30 v _520_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.22    4.52 v _520_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _190_ (net)
                  0.08    0.00    4.52 v _521_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.20    4.72 v _521_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _191_ (net)
                  0.08    0.00    4.72 v _522_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.31    5.02 ^ _522_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _009_ (net)
                  0.06    0.00    5.02 ^ credit_count[4]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  5.02   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.38    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.98    0.39    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.00   10.30 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.12    0.08    0.19   10.49 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.08    0.00   10.49 ^ credit_count[4]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00   10.49   clock reconvergence pessimism
                         -0.16   10.33   library setup time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -5.02   data arrival time
-----------------------------------------------------------------------------
                                  5.30   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.280414342880249

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8144

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.27147242426872253

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9300

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: read_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.49 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.49 ^ read_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.58    1.06 ^ read_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.17    1.23 v _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
   0.24    1.46 v _496_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.45    1.92 ^ _908_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.34    2.26 v _476_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.18    2.44 ^ _477_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
   0.30    2.74 ^ _482_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.20    2.94 ^ _487_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.37    3.31 ^ _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.35    3.65 ^ _909_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.37    4.03 v _922_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.17    4.20 ^ _517_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.10    4.30 v _519_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.22    4.52 v _520_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.20    4.72 v _521_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.31    5.02 ^ _522_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    5.02 ^ credit_count[4]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
           5.02   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19   10.49 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.49 ^ credit_count[4]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.00   10.49   clock reconvergence pessimism
  -0.16   10.33   library setup time
          10.33   data required time
---------------------------------------------------------
          10.33   data required time
          -5.02   data arrival time
---------------------------------------------------------
           5.30   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[0][7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_13_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ mem[0][7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.40    0.88 v mem[0][7]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.12    1.00 ^ _689_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.05    1.05 v _706_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    1.05 v data_out[7]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
           1.05   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ data_out[7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.00    0.48   clock reconvergence pessimism
   0.09    0.57   library hold time
           0.57   data required time
---------------------------------------------------------
           0.57   data required time
          -1.05   data arrival time
---------------------------------------------------------
           0.48   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4825

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4868

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
5.0247

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
5.3004

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
105.486895

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.74e-02   8.53e-03   9.03e-08   3.59e-02  28.2%
Combinational          4.26e-02   2.23e-02   1.29e-07   6.49e-02  50.9%
Clock                  1.89e-02   7.74e-03   4.08e-07   2.66e-02  20.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.89e-02   3.85e-02   6.27e-07   1.27e-01 100.0%
                          69.8%      30.2%       0.0%
