[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847935 heartbeat IPC: 3.511 cumulative IPC: 3.511 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847935 cumulative IPC: 3.511 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847935 cumulative IPC: 3.511 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11958456 heartbeat IPC: 1.098 cumulative IPC: 1.098 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 19447665 heartbeat IPC: 1.335 cumulative IPC: 1.205 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 28001736 heartbeat IPC: 1.169 cumulative IPC: 1.193 (Simulation time: 00 hr 02 min 41 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 33112174 cumulative IPC: 1.208 (Simulation time: 00 hr 03 min 23 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 33112174 cumulative IPC: 1.208 (Simulation time: 00 hr 03 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.208 instructions: 40000000 cycles: 33112174
CPU 0 Branch Prediction Accuracy: 94.2% MPKI: 13.1 Average ROB Occupancy at Mispredict: 37.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 11.23
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197885 HIT:     194276 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197885 HIT:     194276 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 169.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568142 HIT:     460466 MISS:     107676 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430604 HIT:     343597 MISS:      87007 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35211 HIT:      21597 MISS:      13614 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95250 HIT:      95010 MISS:        240 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7077 HIT:        262 MISS:       6815 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.73 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2987832 HIT:    2721765 MISS:     266067 MSHR_MERGE:      66312
cpu0->cpu0_L1I LOAD         ACCESS:    2987832 HIT:    2721765 MISS:     266067 MSHR_MERGE:      66312
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.665 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13508751 HIT:   13091336 MISS:     417415 MSHR_MERGE:     144274
cpu0->cpu0_L1D LOAD         ACCESS:    7610607 HIT:    7315358 MISS:     295249 MSHR_MERGE:      64399
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5890405 HIT:    5775333 MISS:     115072 MSHR_MERGE:      79858
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7739 HIT:        645 MISS:       7094 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2636883 HIT:    2593749 MISS:      43134 MSHR_MERGE:      27256
cpu0->cpu0_ITLB LOAD         ACCESS:    2636883 HIT:    2593749 MISS:      43134 MSHR_MERGE:      27256
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.64 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12805069 HIT:   12565950 MISS:     239119 MSHR_MERGE:      57112
cpu0->cpu0_DTLB LOAD         ACCESS:   12805069 HIT:   12565950 MISS:     239119 MSHR_MERGE:      57112
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.233 cycles
cpu0->LLC TOTAL        ACCESS:     136015 HIT:     125124 MISS:      10891 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87007 HIT:      81291 MISS:       5716 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13614 HIT:      10212 MISS:       3402 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28579 HIT:      28560 MISS:         19 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6815 HIT:       5061 MISS:       1754 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 164.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        635
  ROW_BUFFER_MISS:      10237
  AVG DBUS CONGESTED CYCLE: 15.29
Channel 0 WQ ROW_BUFFER_HIT:        232
  ROW_BUFFER_MISS:       1312
  FULL:          0
Channel 0 REFRESHES ISSUED:       2759
