Running with RISCV=/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/.conda-env/riscv-tools
mkdir -p /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/output/chipyard.harness.TestHarness.CustomisedBoomV3Config
if [ "../../toolchains/riscv-tools/riscv-tests/build/benchmarks/dhrystone.riscv" != "none" ] && [ ! -f "../../toolchains/riscv-tools/riscv-tests/build/benchmarks/dhrystone.riscv" ]; then printf "\n\nBinary ../../toolchains/riscv-tools/riscv-tests/build/benchmarks/dhrystone.riscv not found\n\n"; exit 1; fi
(set -o pipefail &&  /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/simulator-chipyard.harness-CustomisedBoomV3Config \
	+permissive \
	+dramsim +dramsim_ini_dir=/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/generators/testchipip/src/main/resources/dramsim2_ini +max-cycles=10000000     \
	+verbose \
	+permissive-off \
	../../toolchains/riscv-tools/riscv-tests/build/benchmarks/dhrystone.riscv \
	 \
	</dev/null 2> >(spike-dasm > /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/output/chipyard.harness.TestHarness.CustomisedBoomV3Config/dhrystone.out) | tee /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/output/chipyard.harness.TestHarness.CustomisedBoomV3Config/dhrystone.log)
[UART] UART0 is here (stdin/stdout).
Microseconds for one run through Dhrystone: 394
Dhrystones per Second:                      2532
mcycle = 197555
minstret = 186031
- /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TestDriver.v:158: Verilog $finish
