
ATmega162.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ba  00800100  0000192e  000019c2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000192e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000023  008001ba  008001ba  00001a7c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001a7c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001aac  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000350  00000000  00000000  00001ae8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000039b8  00000000  00000000  00001e38  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000140d  00000000  00000000  000057f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001bac  00000000  00000000  00006bfd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000009a8  00000000  00000000  000087ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c73  00000000  00000000  00009154  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000232f  00000000  00000000  00009dc7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000308  00000000  00000000  0000c0f6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 f4 02 	jmp	0x5e8	; 0x5e8 <__ctors_end>
       4:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
       8:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
       c:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      10:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      14:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      18:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      1c:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      20:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      24:	0c 94 57 0b 	jmp	0x16ae	; 0x16ae <__vector_9>
      28:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      2c:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      30:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      34:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      38:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      3c:	0c 94 32 0b 	jmp	0x1664	; 0x1664 <__vector_15>
      40:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      44:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      48:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      4c:	0c 94 34 04 	jmp	0x868	; 0x868 <__vector_19>
      50:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      54:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      58:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      5c:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      60:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      64:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      68:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>
      6c:	0c 94 11 03 	jmp	0x622	; 0x622 <__bad_interrupt>

00000070 <__trampolines_end>:
      70:	20 53       	subi	r18, 0x30	; 48
      72:	6f 75       	andi	r22, 0x5F	; 95
      74:	6e 64       	ori	r22, 0x4E	; 78
      76:	20 20       	and	r2, r0
      78:	20 20       	and	r2, r0
      7a:	20 20       	and	r2, r0
      7c:	20 20       	and	r2, r0
      7e:	20 20       	and	r2, r0
      80:	20 42       	sbci	r18, 0x20	; 32
      82:	72 69       	ori	r23, 0x92	; 146
      84:	67 68       	ori	r22, 0x87	; 135
      86:	74 6e       	ori	r23, 0xE4	; 228
      88:	65 73       	andi	r22, 0x35	; 53
      8a:	73 20       	and	r7, r3
      8c:	20 20       	and	r2, r0
      8e:	20 20       	and	r2, r0
      90:	20 43       	sbci	r18, 0x30	; 48
      92:	6f 6e       	ori	r22, 0xEF	; 239
      94:	74 72       	andi	r23, 0x24	; 36
      96:	6f 6c       	ori	r22, 0xCF	; 207
      98:	73 20       	and	r7, r3
      9a:	20 20       	and	r2, r0
      9c:	20 20       	and	r2, r0
      9e:	20 20       	and	r2, r0
      a0:	20 42       	sbci	r18, 0x20	; 32
      a2:	61 63       	ori	r22, 0x31	; 49
      a4:	6b 20       	and	r6, r11
      a6:	20 20       	and	r2, r0
      a8:	20 20       	and	r2, r0
      aa:	20 20       	and	r2, r0
      ac:	20 20       	and	r2, r0
      ae:	20 20       	and	r2, r0

000000b0 <scrollMenuItems>:
      b0:	20 49 74 65 6d 20 31 20 20 42 41 43 4b 20 20 20      Item 1  BACK   
      c0:	20 49 74 65 6d 20 32 20 20 20 20 20 20 20 20 20      Item 2         
      d0:	20 49 74 65 6d 20 33 20 20 20 20 20 20 20 20 20      Item 3         
      e0:	20 49 74 65 6d 20 34 20 20 20 20 20 20 20 20 20      Item 4         
      f0:	20 49 74 65 6d 20 35 20 20 20 20 20 20 20 20 20      Item 5         
     100:	20 49 74 65 6d 20 36 20 20 20 20 20 20 20 20 20      Item 6         
     110:	20 49 74 65 6d 20 37 20 20 20 20 20 20 20 20 20      Item 7         
     120:	20 49 74 65 6d 20 38 20 20 20 20 20 20 20 20 20      Item 8         
     130:	20 49 74 65 6d 20 39 20 20 20 20 20 20 20 20 20      Item 9         
     140:	20 49 74 65 6d 20 31 30 20 20 20 20 20 20 20 20      Item 10        
     150:	20 49 74 65 6d 20 31 31 20 20 20 20 20 20 20 20      Item 11        
     160:	20 49 74 65 6d 20 31 32 20 20 20 20 20 20 20 20      Item 12        
     170:	20 49 74 65 6d 20 31 33 20 20 20 20 20 20 20 20      Item 13        
     180:	20 49 74 65 6d 20 31 34 20 20 20 20 20 20 20 20      Item 14        
     190:	20 49 74 65 6d 20 31 35 20 20 20 20 20 20 20 20      Item 15        
     1a0:	20 49 74 65 6d 20 31 36 20 20 20 20 20 20 20 20      Item 16        
     1b0:	20 49 74 65 6d 20 31 37 20 20 20 20 20 20 20 20      Item 17        
     1c0:	20 49 74 65 6d 20 31 38 20 20 20 20 20 20 20 20      Item 18        
     1d0:	20 49 74 65 6d 20 31 39 20 20 20 20 20 20 20 20      Item 19        
     1e0:	20 49 74 65 6d 20 32 30 20 20 20 20 20 20 20 20      Item 20        

000001f0 <mainMenuItems>:
     1f0:	20 53 74 61 72 74 20 47 61 6d 65 20 20 20 20 20      Start Game     
     200:	20 53 65 74 74 69 6e 67 73 20 20 20 20 20 20 20      Settings       
     210:	20 48 69 67 68 20 53 63 6f 72 65 73 20 20 20 20      High Scores    
     220:	20 43 72 65 64 69 74 73 20 20 20 20 20 20 20 20      Credits        
     230:	20 45 78 69 74 20 20 20 20 20 20 20 20 20 20 20      Exit           
	...

00000270 <solkors>:
     270:	20 20 20 79 61 70 40 40 40 2a 20 20 20 20 20 20        yap@@@*      
     280:	20 20 20 23 40 40 40 23 20 20 20 2a 23 20 20 20        #@@@#   *#   
     290:	20 20 23 40 40 40 2a 20 20 2a 40 40 40 40 23 20       #@@@*  *@@@@# 
     2a0:	2a 20 20 2b 23 40 40 40 40 40 40 20 20 40 40 40     *  +#@@@@@@  @@@
     2b0:	40 40 20 20 20 2b 40 40 40 40 2a 20 20 20 40 40     @@   +@@@@*   @@
     2c0:	40 40 40 25 25 40 40 40 40 40 40 20 2b 20 20 2a     @@@%%@@@@@@ +  *
     2d0:	20 23 40 40 40 40 2a 20 20 2a 40 40 40 23 20 20      #@@@@*  *@@@#  
     2e0:	20 20 20 23 23 20 20 20 23 40 40 40 23 20 20 20        ##   #@@@#   

000002f0 <font8x8_basic>:
	...
     2f8:	00 00 5f 00 00 00 00 00 00 07 00 07 00 00 00 00     .._.............
     308:	14 7f 14 7f 14 00 00 00 24 2a 7f 2a 12 00 00 00     ........$*.*....
     318:	23 13 08 64 62 00 00 00 36 49 56 20 50 00 00 00     #..db...6IV P...
     328:	00 08 07 03 00 00 00 00 00 1c 22 41 00 00 00 00     .........."A....
     338:	00 41 22 1c 00 00 00 00 14 08 3e 08 14 00 00 00     .A".......>.....
     348:	08 08 3e 08 08 00 00 00 00 50 30 00 00 00 00 00     ..>......P0.....
     358:	08 08 08 08 08 00 00 00 00 60 60 00 00 00 00 00     .........``.....
     368:	20 10 08 04 02 00 00 00 3e 51 49 45 3e 00 00 00      .......>QIE>...
     378:	00 42 7f 40 00 00 00 00 42 61 51 49 46 00 00 00     .B.@....BaQIF...
     388:	21 41 45 4b 31 00 00 00 18 14 12 7f 10 00 00 00     !AEK1...........
     398:	27 45 45 45 39 00 00 00 3c 4a 49 49 30 00 00 00     'EEE9...<JII0...
     3a8:	01 71 09 05 03 00 00 00 36 49 49 49 36 00 00 00     .q......6III6...
     3b8:	06 49 49 29 1e 00 00 00 00 36 36 00 00 00 00 00     .II).....66.....
     3c8:	00 56 36 00 00 00 00 00 08 14 22 41 00 00 00 00     .V6......."A....
     3d8:	14 14 14 14 14 14 00 00 41 22 14 08 00 00 00 00     ........A"......
     3e8:	02 01 51 09 06 00 00 00 3e 41 5d 5d 1e 00 00 00     ..Q.....>A]]....
     3f8:	7e 11 11 11 7e 00 00 00 7f 49 49 49 36 00 00 00     ~...~....III6...
     408:	3e 41 41 41 22 00 00 00 7f 41 41 22 1c 00 00 00     >AAA"....AA"....
     418:	7f 49 49 49 41 00 00 00 7f 09 09 09 01 00 00 00     .IIIA...........
     428:	3e 41 49 49 7a 00 00 00 7f 08 08 08 7f 00 00 00     >AIIz...........
     438:	00 41 7f 41 00 00 00 00 20 40 41 3f 01 00 00 00     .A.A.... @A?....
     448:	7f 08 14 22 41 00 00 00 7f 40 40 40 40 00 00 00     ..."A....@@@@...
     458:	7f 02 04 02 7f 00 00 00 7f 02 04 08 7f 00 00 00     ................
     468:	3e 41 41 41 3e 00 00 00 7f 09 09 09 06 00 00 00     >AAA>...........
     478:	3e 41 51 21 5e 00 00 00 7f 09 19 29 46 00 00 00     >AQ!^......)F...
     488:	46 49 49 49 31 00 00 00 01 01 7f 01 01 00 00 00     FIII1...........
     498:	3f 40 40 40 3f 00 00 00 1f 20 40 20 1f 00 00 00     ?@@@?.... @ ....
     4a8:	7f 20 18 20 7f 00 00 00 63 14 08 14 63 00 00 00     . . ....c...c...
     4b8:	03 04 78 04 03 00 00 00 61 51 49 45 43 00 00 00     ..x.....aQIEC...
     4c8:	00 3e 41 41 00 00 00 00 02 04 08 10 20 00 00 00     .>AA........ ...
     4d8:	00 41 41 3e 00 00 00 00 04 02 01 02 04 00 00 00     .AA>............
     4e8:	40 40 40 40 40 40 00 00 00 00 03 07 00 00 00 00     @@@@@@..........
     4f8:	20 54 54 54 78 00 00 00 7f 48 44 44 38 00 00 00      TTTx....HDD8...
     508:	38 44 44 44 20 00 00 00 38 44 44 48 7f 00 00 00     8DDD ...8DDH....
     518:	38 54 54 54 18 00 00 00 08 7e 09 01 02 00 00 00     8TTT.....~......
     528:	08 14 54 54 3c 00 00 00 7f 08 04 04 78 00 00 00     ..TT<.......x...
     538:	00 44 7d 40 00 00 00 00 20 40 44 3d 00 00 00 00     .D}@.... @D=....
     548:	00 7f 10 28 44 00 00 00 00 41 7f 40 00 00 00 00     ...(D....A.@....
     558:	7c 04 18 04 78 00 00 00 7c 08 04 04 78 00 00 00     |...x...|...x...
     568:	38 44 44 44 38 00 00 00 7c 14 14 14 08 00 00 00     8DDD8...|.......
     578:	08 14 14 18 7c 00 00 00 7c 08 04 04 08 00 00 00     ....|...|.......
     588:	48 54 54 54 20 00 00 00 04 3f 44 40 20 00 00 00     HTTT ....?D@ ...
     598:	3c 40 40 20 7c 00 00 00 1c 20 40 20 1c 00 00 00     <@@ |.... @ ....
     5a8:	3c 40 30 40 3c 00 00 00 44 28 10 28 44 00 00 00     <@0@<...D(.(D...
     5b8:	0c 50 50 50 3c 00 00 00 44 64 54 4c 44 00 00 00     .PPP<...DdTLD...
     5c8:	00 08 36 41 00 00 00 00 00 00 7f 00 00 00 00 00     ..6A............
     5d8:	00 41 36 08 00 00 00 00 08 04 08 10 08 00 00 00     .A6.............

000005e8 <__ctors_end>:
     5e8:	11 24       	eor	r1, r1
     5ea:	1f be       	out	0x3f, r1	; 63
     5ec:	cf ef       	ldi	r28, 0xFF	; 255
     5ee:	d4 e0       	ldi	r29, 0x04	; 4
     5f0:	de bf       	out	0x3e, r29	; 62
     5f2:	cd bf       	out	0x3d, r28	; 61

000005f4 <__do_copy_data>:
     5f4:	11 e0       	ldi	r17, 0x01	; 1
     5f6:	a0 e0       	ldi	r26, 0x00	; 0
     5f8:	b1 e0       	ldi	r27, 0x01	; 1
     5fa:	ee e2       	ldi	r30, 0x2E	; 46
     5fc:	f9 e1       	ldi	r31, 0x19	; 25
     5fe:	02 c0       	rjmp	.+4      	; 0x604 <__do_copy_data+0x10>
     600:	05 90       	lpm	r0, Z+
     602:	0d 92       	st	X+, r0
     604:	aa 3b       	cpi	r26, 0xBA	; 186
     606:	b1 07       	cpc	r27, r17
     608:	d9 f7       	brne	.-10     	; 0x600 <__do_copy_data+0xc>

0000060a <__do_clear_bss>:
     60a:	21 e0       	ldi	r18, 0x01	; 1
     60c:	aa eb       	ldi	r26, 0xBA	; 186
     60e:	b1 e0       	ldi	r27, 0x01	; 1
     610:	01 c0       	rjmp	.+2      	; 0x614 <.do_clear_bss_start>

00000612 <.do_clear_bss_loop>:
     612:	1d 92       	st	X+, r1

00000614 <.do_clear_bss_start>:
     614:	ad 3d       	cpi	r26, 0xDD	; 221
     616:	b2 07       	cpc	r27, r18
     618:	e1 f7       	brne	.-8      	; 0x612 <.do_clear_bss_loop>
     61a:	0e 94 41 04 	call	0x882	; 0x882 <main>
     61e:	0c 94 95 0c 	jmp	0x192a	; 0x192a <_exit>

00000622 <__bad_interrupt>:
     622:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000626 <CAN_Init>:

#include "DriverCAN.h"

void CAN_Init(void) {
	// Tilbakestill MCP2515 og sett i loopback-modus
	MCP2515_Reset();
     626:	0e 94 b5 03 	call	0x76a	; 0x76a <MCP2515_Reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     62a:	8f ef       	ldi	r24, 0xFF	; 255
     62c:	9f e2       	ldi	r25, 0x2F	; 47
     62e:	01 97       	sbiw	r24, 0x01	; 1
     630:	f1 f7       	brne	.-4      	; 0x62e <CAN_Init+0x8>
     632:	00 c0       	rjmp	.+0      	; 0x634 <CAN_Init+0xe>
     634:	00 00       	nop
	_delay_ms(10);

	// Sett MCP2515 i konfigurasjonsmodus
	MCP2515_Write(0x0F, 0x80);  // CANCTRL register - Set config mode
     636:	60 e8       	ldi	r22, 0x80	; 128
     638:	8f e0       	ldi	r24, 0x0F	; 15
     63a:	0e 94 c9 03 	call	0x792	; 0x792 <MCP2515_Write>
	MCP2515_BitModify(0x2F, 0xE0, 0x40);  // Loopback mode
     63e:	40 e4       	ldi	r20, 0x40	; 64
     640:	60 ee       	ldi	r22, 0xE0	; 224
     642:	8f e2       	ldi	r24, 0x2F	; 47
     644:	0e 94 e1 03 	call	0x7c2	; 0x7c2 <MCP2515_BitModify>
     648:	08 95       	ret

0000064a <CAN_SendMessage>:
}

void CAN_SendMessage(CANMessage* msg) {
     64a:	0f 93       	push	r16
     64c:	1f 93       	push	r17
     64e:	cf 93       	push	r28
     650:	8c 01       	movw	r16, r24
	// Send CAN-melding til TX-buffer
	MCP2515_Write(0x31, msg->id >> 3);  // SIDH - Standard ID high
     652:	fc 01       	movw	r30, r24
     654:	60 81       	ld	r22, Z
     656:	71 81       	ldd	r23, Z+1	; 0x01
     658:	76 95       	lsr	r23
     65a:	67 95       	ror	r22
     65c:	76 95       	lsr	r23
     65e:	67 95       	ror	r22
     660:	76 95       	lsr	r23
     662:	67 95       	ror	r22
     664:	81 e3       	ldi	r24, 0x31	; 49
     666:	0e 94 c9 03 	call	0x792	; 0x792 <MCP2515_Write>
	MCP2515_Write(0x32, (msg->id << 5) & 0xE0);  // SIDL - Standard ID low
     66a:	f8 01       	movw	r30, r16
     66c:	60 81       	ld	r22, Z
     66e:	62 95       	swap	r22
     670:	66 0f       	add	r22, r22
     672:	60 7e       	andi	r22, 0xE0	; 224
     674:	82 e3       	ldi	r24, 0x32	; 50
     676:	0e 94 c9 03 	call	0x792	; 0x792 <MCP2515_Write>
	MCP2515_Write(0x35, msg->length);  // DLC - Data length code
     67a:	f8 01       	movw	r30, r16
     67c:	62 81       	ldd	r22, Z+2	; 0x02
     67e:	85 e3       	ldi	r24, 0x35	; 53
     680:	0e 94 c9 03 	call	0x792	; 0x792 <MCP2515_Write>
	for (uint8_t i = 0; i < msg->length; i++) {
     684:	f8 01       	movw	r30, r16
     686:	82 81       	ldd	r24, Z+2	; 0x02
     688:	88 23       	and	r24, r24
     68a:	71 f0       	breq	.+28     	; 0x6a8 <CAN_SendMessage+0x5e>
     68c:	c0 e0       	ldi	r28, 0x00	; 0
		MCP2515_Write(0x36 + i, msg->data[i]);  // Send data byte-by-byte
     68e:	f8 01       	movw	r30, r16
     690:	ec 0f       	add	r30, r28
     692:	f1 1d       	adc	r31, r1
     694:	63 81       	ldd	r22, Z+3	; 0x03
     696:	86 e3       	ldi	r24, 0x36	; 54
     698:	8c 0f       	add	r24, r28
     69a:	0e 94 c9 03 	call	0x792	; 0x792 <MCP2515_Write>
void CAN_SendMessage(CANMessage* msg) {
	// Send CAN-melding til TX-buffer
	MCP2515_Write(0x31, msg->id >> 3);  // SIDH - Standard ID high
	MCP2515_Write(0x32, (msg->id << 5) & 0xE0);  // SIDL - Standard ID low
	MCP2515_Write(0x35, msg->length);  // DLC - Data length code
	for (uint8_t i = 0; i < msg->length; i++) {
     69e:	cf 5f       	subi	r28, 0xFF	; 255
     6a0:	f8 01       	movw	r30, r16
     6a2:	82 81       	ldd	r24, Z+2	; 0x02
     6a4:	c8 17       	cp	r28, r24
     6a6:	98 f3       	brcs	.-26     	; 0x68e <CAN_SendMessage+0x44>
		MCP2515_Write(0x36 + i, msg->data[i]);  // Send data byte-by-byte
	}

	// Be MCP2515 om å sende meldingen
	MCP2515_RequestToSend(0x01);  // RTS TX buffer 0
     6a8:	81 e0       	ldi	r24, 0x01	; 1
     6aa:	0e 94 db 03 	call	0x7b6	; 0x7b6 <MCP2515_RequestToSend>
}
     6ae:	cf 91       	pop	r28
     6b0:	1f 91       	pop	r17
     6b2:	0f 91       	pop	r16
     6b4:	08 95       	ret

000006b6 <CAN_ReceiveMessage>:

CANMessage CAN_ReceiveMessage(void) {
     6b6:	9f 92       	push	r9
     6b8:	af 92       	push	r10
     6ba:	bf 92       	push	r11
     6bc:	cf 92       	push	r12
     6be:	df 92       	push	r13
     6c0:	ef 92       	push	r14
     6c2:	ff 92       	push	r15
     6c4:	0f 93       	push	r16
     6c6:	1f 93       	push	r17
     6c8:	cf 93       	push	r28
     6ca:	df 93       	push	r29
     6cc:	cd b7       	in	r28, 0x3d	; 61
     6ce:	de b7       	in	r29, 0x3e	; 62
     6d0:	2b 97       	sbiw	r28, 0x0b	; 11
     6d2:	0f b6       	in	r0, 0x3f	; 63
     6d4:	f8 94       	cli
     6d6:	de bf       	out	0x3e, r29	; 62
     6d8:	0f be       	out	0x3f, r0	; 63
     6da:	cd bf       	out	0x3d, r28	; 61
     6dc:	5c 01       	movw	r10, r24
	CANMessage msg;

	// Les ID og lengde
	msg.id = (MCP2515_Read(0x61) << 3) | (MCP2515_Read(0x62) >> 5);  // RX buffer 0
     6de:	81 e6       	ldi	r24, 0x61	; 97
     6e0:	0e 94 bb 03 	call	0x776	; 0x776 <MCP2515_Read>
     6e4:	c8 2e       	mov	r12, r24
     6e6:	82 e6       	ldi	r24, 0x62	; 98
     6e8:	0e 94 bb 03 	call	0x776	; 0x776 <MCP2515_Read>
     6ec:	d1 2c       	mov	r13, r1
     6ee:	cc 0c       	add	r12, r12
     6f0:	dd 1c       	adc	r13, r13
     6f2:	cc 0c       	add	r12, r12
     6f4:	dd 1c       	adc	r13, r13
     6f6:	cc 0c       	add	r12, r12
     6f8:	dd 1c       	adc	r13, r13
     6fa:	82 95       	swap	r24
     6fc:	86 95       	lsr	r24
     6fe:	87 70       	andi	r24, 0x07	; 7
     700:	c8 2a       	or	r12, r24
	msg.length = MCP2515_Read(0x65);  // RX buffer 0 DLC
     702:	85 e6       	ldi	r24, 0x65	; 101
     704:	0e 94 bb 03 	call	0x776	; 0x776 <MCP2515_Read>
     708:	98 2e       	mov	r9, r24

	// Les data
	for (uint8_t i = 0; i < msg.length; i++) {
     70a:	88 23       	and	r24, r24
     70c:	81 f0       	breq	.+32     	; 0x72e <CAN_ReceiveMessage+0x78>
     70e:	7e 01       	movw	r14, r28
     710:	84 e0       	ldi	r24, 0x04	; 4
     712:	e8 0e       	add	r14, r24
     714:	f1 1c       	adc	r15, r1
     716:	06 e6       	ldi	r16, 0x66	; 102
     718:	09 0d       	add	r16, r9
     71a:	16 e6       	ldi	r17, 0x66	; 102
		msg.data[i] = MCP2515_Read(0x66 + i);  // RX buffer 0 data
     71c:	81 2f       	mov	r24, r17
     71e:	0e 94 bb 03 	call	0x776	; 0x776 <MCP2515_Read>
     722:	f7 01       	movw	r30, r14
     724:	81 93       	st	Z+, r24
     726:	7f 01       	movw	r14, r30
     728:	1f 5f       	subi	r17, 0xFF	; 255
	// Les ID og lengde
	msg.id = (MCP2515_Read(0x61) << 3) | (MCP2515_Read(0x62) >> 5);  // RX buffer 0
	msg.length = MCP2515_Read(0x65);  // RX buffer 0 DLC

	// Les data
	for (uint8_t i = 0; i < msg.length; i++) {
     72a:	10 13       	cpse	r17, r16
     72c:	f7 cf       	rjmp	.-18     	; 0x71c <CAN_ReceiveMessage+0x66>
		msg.data[i] = MCP2515_Read(0x66 + i);  // RX buffer 0 data
	}

	return msg;
     72e:	da 82       	std	Y+2, r13	; 0x02
     730:	c9 82       	std	Y+1, r12	; 0x01
     732:	9b 82       	std	Y+3, r9	; 0x03
     734:	8b e0       	ldi	r24, 0x0B	; 11
     736:	fe 01       	movw	r30, r28
     738:	31 96       	adiw	r30, 0x01	; 1
     73a:	d5 01       	movw	r26, r10
     73c:	01 90       	ld	r0, Z+
     73e:	0d 92       	st	X+, r0
     740:	8a 95       	dec	r24
     742:	e1 f7       	brne	.-8      	; 0x73c <CAN_ReceiveMessage+0x86>
}
     744:	c5 01       	movw	r24, r10
     746:	2b 96       	adiw	r28, 0x0b	; 11
     748:	0f b6       	in	r0, 0x3f	; 63
     74a:	f8 94       	cli
     74c:	de bf       	out	0x3e, r29	; 62
     74e:	0f be       	out	0x3f, r0	; 63
     750:	cd bf       	out	0x3d, r28	; 61
     752:	df 91       	pop	r29
     754:	cf 91       	pop	r28
     756:	1f 91       	pop	r17
     758:	0f 91       	pop	r16
     75a:	ff 90       	pop	r15
     75c:	ef 90       	pop	r14
     75e:	df 90       	pop	r13
     760:	cf 90       	pop	r12
     762:	bf 90       	pop	r11
     764:	af 90       	pop	r10
     766:	9f 90       	pop	r9
     768:	08 95       	ret

0000076a <MCP2515_Reset>:
	SPI_Transmit(MCP2515_READ_STATUS);  // Send READ STATUS-kommandoen
	status = SPI_Receive();  // Les status
	setBit(PORTB, PB2);  // Sett SS høy igjen

	return status;
}
     76a:	c2 98       	cbi	0x18, 2	; 24
     76c:	80 ec       	ldi	r24, 0xC0	; 192
     76e:	0e 94 00 04 	call	0x800	; 0x800 <SPI_Transmit>
     772:	c2 9a       	sbi	0x18, 2	; 24
     774:	08 95       	ret

00000776 <MCP2515_Read>:
     776:	cf 93       	push	r28
     778:	c8 2f       	mov	r28, r24
     77a:	c2 98       	cbi	0x18, 2	; 24
     77c:	83 e0       	ldi	r24, 0x03	; 3
     77e:	0e 94 00 04 	call	0x800	; 0x800 <SPI_Transmit>
     782:	8c 2f       	mov	r24, r28
     784:	0e 94 00 04 	call	0x800	; 0x800 <SPI_Transmit>
     788:	0e 94 04 04 	call	0x808	; 0x808 <SPI_Receive>
     78c:	c2 9a       	sbi	0x18, 2	; 24
     78e:	cf 91       	pop	r28
     790:	08 95       	ret

00000792 <MCP2515_Write>:
     792:	cf 93       	push	r28
     794:	df 93       	push	r29
     796:	d8 2f       	mov	r29, r24
     798:	c6 2f       	mov	r28, r22
     79a:	c2 98       	cbi	0x18, 2	; 24
     79c:	82 e0       	ldi	r24, 0x02	; 2
     79e:	0e 94 00 04 	call	0x800	; 0x800 <SPI_Transmit>
     7a2:	8d 2f       	mov	r24, r29
     7a4:	0e 94 00 04 	call	0x800	; 0x800 <SPI_Transmit>
     7a8:	8c 2f       	mov	r24, r28
     7aa:	0e 94 00 04 	call	0x800	; 0x800 <SPI_Transmit>
     7ae:	c2 9a       	sbi	0x18, 2	; 24
     7b0:	df 91       	pop	r29
     7b2:	cf 91       	pop	r28
     7b4:	08 95       	ret

000007b6 <MCP2515_RequestToSend>:
     7b6:	c2 98       	cbi	0x18, 2	; 24
     7b8:	81 68       	ori	r24, 0x81	; 129
     7ba:	0e 94 00 04 	call	0x800	; 0x800 <SPI_Transmit>
     7be:	c2 9a       	sbi	0x18, 2	; 24
     7c0:	08 95       	ret

000007c2 <MCP2515_BitModify>:

// Endre spesifikke bit på MCP2515
void MCP2515_BitModify(uint8_t address, uint8_t mask, uint8_t data) {
     7c2:	1f 93       	push	r17
     7c4:	cf 93       	push	r28
     7c6:	df 93       	push	r29
     7c8:	18 2f       	mov	r17, r24
     7ca:	d6 2f       	mov	r29, r22
     7cc:	c4 2f       	mov	r28, r20
	clearBit(PORTB, PB2);  // Velg MCP2515 ved å sette SS lav
     7ce:	c2 98       	cbi	0x18, 2	; 24
	SPI_Transmit(MCP2515_BIT_MODIFY);  // Send BIT MODIFY-kommandoen
     7d0:	85 e0       	ldi	r24, 0x05	; 5
     7d2:	0e 94 00 04 	call	0x800	; 0x800 <SPI_Transmit>
	SPI_Transmit(address);  // Send adressen
     7d6:	81 2f       	mov	r24, r17
     7d8:	0e 94 00 04 	call	0x800	; 0x800 <SPI_Transmit>
	SPI_Transmit(mask);  // Send bitmask
     7dc:	8d 2f       	mov	r24, r29
     7de:	0e 94 00 04 	call	0x800	; 0x800 <SPI_Transmit>
	SPI_Transmit(data);  // Skriv nye bit-verdier
     7e2:	8c 2f       	mov	r24, r28
     7e4:	0e 94 00 04 	call	0x800	; 0x800 <SPI_Transmit>
	setBit(PORTB, PB2);  // Sett SS høy igjen
     7e8:	c2 9a       	sbi	0x18, 2	; 24
}
     7ea:	df 91       	pop	r29
     7ec:	cf 91       	pop	r28
     7ee:	1f 91       	pop	r17
     7f0:	08 95       	ret

000007f2 <SPI_Init>:

#include "DriverSPI.h"
// Initialiser SPI som master
void SPI_Init(void) {
	// Sett MOSI og SCK som output, MISO som input
	setBit(DDRB, PB3);  // MOSI
     7f2:	bb 9a       	sbi	0x17, 3	; 23
	setBit(DDRB, PB5);  // SCK
     7f4:	bd 9a       	sbi	0x17, 5	; 23
	clearBit(DDRB, PB4); // MISO
     7f6:	bc 98       	cbi	0x17, 4	; 23
	setBit(DDRB, PB2);  // SS som output
     7f8:	ba 9a       	sbi	0x17, 2	; 23

	// Aktiver SPI, sett som master, clock rate fosc/16
	SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0);
     7fa:	81 e5       	ldi	r24, 0x51	; 81
     7fc:	8d b9       	out	0x0d, r24	; 13
     7fe:	08 95       	ret

00000800 <SPI_Transmit>:
}

// Sender byte via SPI
void SPI_Transmit(uint8_t data) {
	SPDR = data;  // Send data
     800:	8f b9       	out	0x0f, r24	; 15
	loopUntilBitIsSet(SPSR, SPIF);  // Vent til overføring er ferdig
     802:	77 9b       	sbis	0x0e, 7	; 14
     804:	fe cf       	rjmp	.-4      	; 0x802 <SPI_Transmit+0x2>
}
     806:	08 95       	ret

00000808 <SPI_Receive>:

// Mottar byte via SPI
uint8_t SPI_Receive(void) {
	SPI_Transmit(0xFF);  // Send dummy byte for å lese svar
     808:	8f ef       	ldi	r24, 0xFF	; 255
     80a:	0e 94 00 04 	call	0x800	; 0x800 <SPI_Transmit>
	return SPDR;  // Returner mottatt byte
     80e:	8f b1       	in	r24, 0x0f	; 15
     810:	08 95       	ret

00000812 <UART_Init>:
	setBit(UCSR0B, RXCIE0);
}

// Deaktiver avbrot for når data blir mottatt
void UART_DisableReceiveInterrupt(void) {
	clearBit(UCSR0B, RXCIE0);
     812:	90 bd       	out	0x20, r25	; 32
     814:	89 b9       	out	0x09, r24	; 9
     816:	54 9a       	sbi	0x0a, 4	; 10
     818:	53 9a       	sbi	0x0a, 3	; 10
     81a:	8e e8       	ldi	r24, 0x8E	; 142
     81c:	80 bd       	out	0x20, r24	; 32
     81e:	08 95       	ret

00000820 <UART_SendChar>:
     820:	5d 9b       	sbis	0x0b, 5	; 11
     822:	fe cf       	rjmp	.-4      	; 0x820 <UART_SendChar>
     824:	8c b9       	out	0x0c, r24	; 12
     826:	08 95       	ret

00000828 <UART_putChar>:
     828:	0e 94 10 04 	call	0x820	; 0x820 <UART_SendChar>
     82c:	80 e0       	ldi	r24, 0x00	; 0
     82e:	90 e0       	ldi	r25, 0x00	; 0
     830:	08 95       	ret

00000832 <UART_ReceiveChar>:
     832:	5f 9b       	sbis	0x0b, 7	; 11
     834:	fe cf       	rjmp	.-4      	; 0x832 <UART_ReceiveChar>
     836:	8c b1       	in	r24, 0x0c	; 12
     838:	08 95       	ret

0000083a <UART_getChar>:
     83a:	cf 93       	push	r28
     83c:	0e 94 19 04 	call	0x832	; 0x832 <UART_ReceiveChar>
     840:	c8 2f       	mov	r28, r24
     842:	0e 94 10 04 	call	0x820	; 0x820 <UART_SendChar>
     846:	8c 2f       	mov	r24, r28
     848:	90 e0       	ldi	r25, 0x00	; 0
     84a:	cf 91       	pop	r28
     84c:	08 95       	ret

0000084e <URAT_initStudio>:
     84e:	e7 ed       	ldi	r30, 0xD7	; 215
     850:	f1 e0       	ldi	r31, 0x01	; 1
     852:	8e e0       	ldi	r24, 0x0E	; 14
     854:	91 e0       	ldi	r25, 0x01	; 1
     856:	93 83       	std	Z+3, r25	; 0x03
     858:	82 83       	std	Z+2, r24	; 0x02
     85a:	80 e0       	ldi	r24, 0x00	; 0
     85c:	91 e0       	ldi	r25, 0x01	; 1
     85e:	91 83       	std	Z+1, r25	; 0x01
     860:	80 83       	st	Z, r24
     862:	08 95       	ret

00000864 <UART_EnableReceiveInterrupt>:
     864:	57 9a       	sbi	0x0a, 7	; 10
     866:	08 95       	ret

00000868 <__vector_19>:
}

// UART mottaksavbrotvektor USART0_RX_vect
ISR(USART0_RXC_vect) {
     868:	1f 92       	push	r1
     86a:	0f 92       	push	r0
     86c:	0f b6       	in	r0, 0x3f	; 63
     86e:	0f 92       	push	r0
     870:	11 24       	eor	r1, r1
     872:	8f 93       	push	r24
	// Handter mottatt data
	char received = UDR0;
     874:	8c b1       	in	r24, 0x0c	; 12
}
     876:	8f 91       	pop	r24
     878:	0f 90       	pop	r0
     87a:	0f be       	out	0x3f, r0	; 63
     87c:	0f 90       	pop	r0
     87e:	1f 90       	pop	r1
     880:	18 95       	reti

00000882 <main>:
#include "DriverUART.h"
#include "SRAM.h"
#include "Menu_init.h"
#include "DriverCAN.h"

int main(void) {
     882:	cf 93       	push	r28
     884:	df 93       	push	r29
     886:	cd b7       	in	r28, 0x3d	; 61
     888:	de b7       	in	r29, 0x3e	; 62
     88a:	a8 97       	sbiw	r28, 0x28	; 40
     88c:	0f b6       	in	r0, 0x3f	; 63
     88e:	f8 94       	cli
     890:	de bf       	out	0x3e, r29	; 62
     892:	0f be       	out	0x3f, r0	; 63
     894:	cd bf       	out	0x3d, r28	; 61
	/*_________________INITIALISERINGER START______________________*/
	/*--- Initialiser UART ---*/
	UART_Init(MYUBBR);
     896:	8f e1       	ldi	r24, 0x1F	; 31
     898:	90 e0       	ldi	r25, 0x00	; 0
     89a:	0e 94 09 04 	call	0x812	; 0x812 <UART_Init>
	URAT_initStudio();
     89e:	0e 94 27 04 	call	0x84e	; 0x84e <URAT_initStudio>
	UART_EnableReceiveInterrupt();
     8a2:	0e 94 32 04 	call	0x864	; 0x864 <UART_EnableReceiveInterrupt>
    setup_timer();						// Start millisekundteljinga
     8a6:	0e 94 7c 0b 	call	0x16f8	; 0x16f8 <setup_timer>
	sei();								// Aktiver globale avbrot
     8aa:	78 94       	sei
	/*--- Ditta må (noko av det ihvertfall) vere etter sei() ---*/
	externalMemoryInit();				// Initialiser eksternt minne må vere etter sei
     8ac:	0e 94 e2 0b 	call	0x17c4	; 0x17c4 <externalMemoryInit>
	initialize_menus();
     8b0:	0e 94 4d 07 	call	0xe9a	; 0xe9a <initialize_menus>
	MultiBoard board;
	MultiBoard_Init(&board);			// Initialiser MultiBoard og kalibrer joystickens origo
     8b4:	ce 01       	movw	r24, r28
     8b6:	01 96       	adiw	r24, 0x01	; 1
     8b8:	0e 94 6f 07 	call	0xede	; 0xede <MultiBoard_Init>
	oled_init();						// Initialiser OLED-skjermen
     8bc:	0e 94 7e 08 	call	0x10fc	; 0x10fc <oled_init>
			//setup_printf_for_oled();		
			//SRAM_test();
			
	/*_________________SPI_________________*/
	// Initialiser SPI, CAN og MCP2515
	SPI_Init();
     8c0:	0e 94 f9 03 	call	0x7f2	; 0x7f2 <SPI_Init>
	CAN_Init();
     8c4:	0e 94 13 03 	call	0x626	; 0x626 <CAN_Init>

	// CAN-melding å sende
	CANMessage msg;
	msg.id = 0x123;  // Eksempel-ID
     8c8:	83 e2       	ldi	r24, 0x23	; 35
     8ca:	91 e0       	ldi	r25, 0x01	; 1
     8cc:	9c 8b       	std	Y+20, r25	; 0x14
     8ce:	8b 8b       	std	Y+19, r24	; 0x13
	msg.length = 3;
     8d0:	83 e0       	ldi	r24, 0x03	; 3
     8d2:	8d 8b       	std	Y+21, r24	; 0x15
	msg.data[0] = 0x11;
     8d4:	81 e1       	ldi	r24, 0x11	; 17
     8d6:	8e 8b       	std	Y+22, r24	; 0x16
	msg.data[1] = 0x22;
     8d8:	82 e2       	ldi	r24, 0x22	; 34
     8da:	8f 8b       	std	Y+23, r24	; 0x17
	msg.data[2] = 0x33;
     8dc:	83 e3       	ldi	r24, 0x33	; 51
     8de:	88 8f       	std	Y+24, r24	; 0x18

	// Send meldingen
	CAN_SendMessage(&msg);
     8e0:	ce 01       	movw	r24, r28
     8e2:	43 96       	adiw	r24, 0x13	; 19
     8e4:	0e 94 25 03 	call	0x64a	; 0x64a <CAN_SendMessage>

	// Mottak CAN-melding
	CANMessage received_msg = CAN_ReceiveMessage();
     8e8:	ce 01       	movw	r24, r28
     8ea:	4e 96       	adiw	r24, 0x1e	; 30
     8ec:	0e 94 5b 03 	call	0x6b6	; 0x6b6 <CAN_ReceiveMessage>
		
	/*_______OLED + LOGO_______*/
	oled_clear_screen();
     8f0:	0e 94 2a 0a 	call	0x1454	; 0x1454 <oled_clear_screen>
	/*- Den komboen her var heilt nydelig -*/
		oled_draw_line(10, 10, 100, 50);
     8f4:	22 e3       	ldi	r18, 0x32	; 50
     8f6:	44 e6       	ldi	r20, 0x64	; 100
     8f8:	6a e0       	ldi	r22, 0x0A	; 10
     8fa:	8a e0       	ldi	r24, 0x0A	; 10
     8fc:	0e 94 3a 0a 	call	0x1474	; 0x1474 <oled_draw_line>
		oled_draw_circle(64, 32, 20);
     900:	44 e1       	ldi	r20, 0x14	; 20
     902:	50 e0       	ldi	r21, 0x00	; 0
     904:	60 e2       	ldi	r22, 0x20	; 32
     906:	70 e0       	ldi	r23, 0x00	; 0
     908:	80 e4       	ldi	r24, 0x40	; 64
     90a:	90 e0       	ldi	r25, 0x00	; 0
     90c:	0e 94 9d 0a 	call	0x153a	; 0x153a <oled_draw_circle>
		oled_draw_square(20, 20, 40, 30);
     910:	2e e1       	ldi	r18, 0x1E	; 30
     912:	48 e2       	ldi	r20, 0x28	; 40
     914:	64 e1       	ldi	r22, 0x14	; 20
     916:	84 e1       	ldi	r24, 0x14	; 20
     918:	0e 94 0d 0b 	call	0x161a	; 0x161a <oled_draw_square>
	oled_data_from_SRAM();
     91c:	0e 94 c1 08 	call	0x1182	; 0x1182 <oled_data_from_SRAM>
     920:	2f ef       	ldi	r18, 0xFF	; 255
     922:	8f e7       	ldi	r24, 0x7F	; 127
     924:	97 e0       	ldi	r25, 0x07	; 7
     926:	21 50       	subi	r18, 0x01	; 1
     928:	80 40       	sbci	r24, 0x00	; 0
     92a:	90 40       	sbci	r25, 0x00	; 0
     92c:	e1 f7       	brne	.-8      	; 0x926 <main+0xa4>
     92e:	00 c0       	rjmp	.+0      	; 0x930 <main+0xae>
     930:	00 00       	nop
	_delay_ms(500);
	
	
	/*______MENY______*/
	current_menu = &mainMenu; //kan kanskje teste med å starte i ein anna meny
     932:	8b ec       	ldi	r24, 0xCB	; 203
     934:	91 e0       	ldi	r25, 0x01	; 1
     936:	90 93 bb 01 	sts	0x01BB, r25	; 0x8001bb <__data_end+0x1>
     93a:	80 93 ba 01 	sts	0x01BA, r24	; 0x8001ba <__data_end>
	write_menu_oled_to_SRAM(current_menu);
     93e:	0e 94 1b 05 	call	0xa36	; 0xa36 <write_menu_oled_to_SRAM>
	
	/*_______HOVUDLØKKE______*/
	 while (1) {

        menu_navigate(&board, current_menu);  // Kallar `menu_navigate` med referanse til gjeldande meny
     942:	60 91 ba 01 	lds	r22, 0x01BA	; 0x8001ba <__data_end>
     946:	70 91 bb 01 	lds	r23, 0x01BB	; 0x8001bb <__data_end+0x1>
     94a:	ce 01       	movw	r24, r28
     94c:	01 96       	adiw	r24, 0x01	; 1
     94e:	0e 94 25 07 	call	0xe4a	; 0xe4a <menu_navigate>
		
		16ms skal gi ich 60hz, gitt at resten av programmet kjører raskt nok...
		*/
		
		
		if (screen_ms() >= 16) {
     952:	0e 94 a5 0b 	call	0x174a	; 0x174a <screen_ms>
     956:	60 31       	cpi	r22, 0x10	; 16
     958:	71 05       	cpc	r23, r1
     95a:	81 05       	cpc	r24, r1
     95c:	91 05       	cpc	r25, r1
     95e:	88 f3       	brcs	.-30     	; 0x942 <main+0xc0>
			restart_screen_timer();
     960:	0e 94 b0 0b 	call	0x1760	; 0x1760 <restart_screen_timer>
			oled_data_from_SRAM();
     964:	0e 94 c1 08 	call	0x1182	; 0x1182 <oled_data_from_SRAM>
     968:	ec cf       	rjmp	.-40     	; 0x942 <main+0xc0>

0000096a <update_menu_position_from_joystick>:
     96a:	af 92       	push	r10
     96c:	bf 92       	push	r11
     96e:	cf 92       	push	r12
     970:	df 92       	push	r13
     972:	ef 92       	push	r14
     974:	ff 92       	push	r15
     976:	0f 93       	push	r16
     978:	1f 93       	push	r17
     97a:	cf 93       	push	r28
     97c:	df 93       	push	r29
     97e:	ec 01       	movw	r28, r24
     980:	8b 01       	movw	r16, r22
     982:	ac 84       	ldd	r10, Y+12	; 0x0c
     984:	bd 84       	ldd	r11, Y+13	; 0x0d
     986:	0e 94 d1 0b 	call	0x17a2	; 0x17a2 <general_ms>
     98a:	28 89       	ldd	r18, Y+16	; 0x10
     98c:	39 89       	ldd	r19, Y+17	; 0x11
     98e:	6b 01       	movw	r12, r22
     990:	7c 01       	movw	r14, r24
     992:	c2 1a       	sub	r12, r18
     994:	d3 0a       	sbc	r13, r19
     996:	e1 08       	sbc	r14, r1
     998:	f1 08       	sbc	r15, r1
     99a:	1a f4       	brpl	.+6      	; 0x9a2 <update_menu_position_from_joystick+0x38>
     99c:	0e 94 d1 0b 	call	0x17a2	; 0x17a2 <general_ms>
     9a0:	9b 01       	movw	r18, r22
     9a2:	39 8b       	std	Y+17, r19	; 0x11
     9a4:	28 8b       	std	Y+16, r18	; 0x10
     9a6:	85 e6       	ldi	r24, 0x65	; 101
     9a8:	c8 16       	cp	r12, r24
     9aa:	d1 04       	cpc	r13, r1
     9ac:	e1 04       	cpc	r14, r1
     9ae:	f1 04       	cpc	r15, r1
     9b0:	bc f1       	brlt	.+110    	; 0xa20 <update_menu_position_from_joystick+0xb6>
     9b2:	e3 e3       	ldi	r30, 0x33	; 51
     9b4:	ae 16       	cp	r10, r30
     9b6:	b1 04       	cpc	r11, r1
     9b8:	8c f0       	brlt	.+34     	; 0x9dc <update_menu_position_from_joystick+0x72>
     9ba:	f8 01       	movw	r30, r16
     9bc:	82 81       	ldd	r24, Z+2	; 0x02
     9be:	88 23       	and	r24, r24
     9c0:	79 f1       	breq	.+94     	; 0xa20 <update_menu_position_from_joystick+0xb6>
     9c2:	83 83       	std	Z+3, r24	; 0x03
     9c4:	81 50       	subi	r24, 0x01	; 1
     9c6:	82 83       	std	Z+2, r24	; 0x02
     9c8:	94 81       	ldd	r25, Z+4	; 0x04
     9ca:	89 17       	cp	r24, r25
     9cc:	10 f4       	brcc	.+4      	; 0x9d2 <update_menu_position_from_joystick+0x68>
     9ce:	91 50       	subi	r25, 0x01	; 1
     9d0:	94 83       	std	Z+4, r25	; 0x04
     9d2:	0e 94 d1 0b 	call	0x17a2	; 0x17a2 <general_ms>
     9d6:	79 8b       	std	Y+17, r23	; 0x11
     9d8:	68 8b       	std	Y+16, r22	; 0x10
     9da:	22 c0       	rjmp	.+68     	; 0xa20 <update_menu_position_from_joystick+0xb6>
     9dc:	fe ec       	ldi	r31, 0xCE	; 206
     9de:	af 16       	cp	r10, r31
     9e0:	ff ef       	ldi	r31, 0xFF	; 255
     9e2:	bf 06       	cpc	r11, r31
     9e4:	ec f4       	brge	.+58     	; 0xa20 <update_menu_position_from_joystick+0xb6>
     9e6:	f8 01       	movw	r30, r16
     9e8:	82 81       	ldd	r24, Z+2	; 0x02
     9ea:	48 2f       	mov	r20, r24
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	25 81       	ldd	r18, Z+5	; 0x05
     9f0:	30 e0       	ldi	r19, 0x00	; 0
     9f2:	21 50       	subi	r18, 0x01	; 1
     9f4:	31 09       	sbc	r19, r1
     9f6:	42 17       	cp	r20, r18
     9f8:	53 07       	cpc	r21, r19
     9fa:	94 f4       	brge	.+36     	; 0xa20 <update_menu_position_from_joystick+0xb6>
     9fc:	83 83       	std	Z+3, r24	; 0x03
     9fe:	8f 5f       	subi	r24, 0xFF	; 255
     a00:	82 83       	std	Z+2, r24	; 0x02
     a02:	44 81       	ldd	r20, Z+4	; 0x04
     a04:	90 e0       	ldi	r25, 0x00	; 0
     a06:	24 2f       	mov	r18, r20
     a08:	30 e0       	ldi	r19, 0x00	; 0
     a0a:	28 5f       	subi	r18, 0xF8	; 248
     a0c:	3f 4f       	sbci	r19, 0xFF	; 255
     a0e:	82 17       	cp	r24, r18
     a10:	93 07       	cpc	r25, r19
     a12:	14 f0       	brlt	.+4      	; 0xa18 <update_menu_position_from_joystick+0xae>
     a14:	4f 5f       	subi	r20, 0xFF	; 255
     a16:	44 83       	std	Z+4, r20	; 0x04
     a18:	0e 94 d1 0b 	call	0x17a2	; 0x17a2 <general_ms>
     a1c:	79 8b       	std	Y+17, r23	; 0x11
     a1e:	68 8b       	std	Y+16, r22	; 0x10
     a20:	df 91       	pop	r29
     a22:	cf 91       	pop	r28
     a24:	1f 91       	pop	r17
     a26:	0f 91       	pop	r16
     a28:	ff 90       	pop	r15
     a2a:	ef 90       	pop	r14
     a2c:	df 90       	pop	r13
     a2e:	cf 90       	pop	r12
     a30:	bf 90       	pop	r11
     a32:	af 90       	pop	r10
     a34:	08 95       	ret

00000a36 <write_menu_oled_to_SRAM>:
     a36:	2f 92       	push	r2
     a38:	3f 92       	push	r3
     a3a:	4f 92       	push	r4
     a3c:	5f 92       	push	r5
     a3e:	6f 92       	push	r6
     a40:	7f 92       	push	r7
     a42:	8f 92       	push	r8
     a44:	9f 92       	push	r9
     a46:	af 92       	push	r10
     a48:	bf 92       	push	r11
     a4a:	cf 92       	push	r12
     a4c:	df 92       	push	r13
     a4e:	ef 92       	push	r14
     a50:	ff 92       	push	r15
     a52:	0f 93       	push	r16
     a54:	1f 93       	push	r17
     a56:	cf 93       	push	r28
     a58:	df 93       	push	r29
     a5a:	cd b7       	in	r28, 0x3d	; 61
     a5c:	de b7       	in	r29, 0x3e	; 62
     a5e:	2a 97       	sbiw	r28, 0x0a	; 10
     a60:	0f b6       	in	r0, 0x3f	; 63
     a62:	f8 94       	cli
     a64:	de bf       	out	0x3e, r29	; 62
     a66:	0f be       	out	0x3f, r0	; 63
     a68:	cd bf       	out	0x3d, r28	; 61
     a6a:	7c 01       	movw	r14, r24
     a6c:	dc 01       	movw	r26, r24
     a6e:	15 96       	adiw	r26, 0x05	; 5
     a70:	8c 91       	ld	r24, X
     a72:	89 30       	cpi	r24, 0x09	; 9
     a74:	08 f0       	brcs	.+2      	; 0xa78 <write_menu_oled_to_SRAM+0x42>
     a76:	bb c0       	rjmp	.+374    	; 0xbee <write_menu_oled_to_SRAM+0x1b8>
     a78:	e8 2f       	mov	r30, r24
     a7a:	f0 e0       	ldi	r31, 0x00	; 0
     a7c:	f8 87       	std	Y+8, r31	; 0x08
     a7e:	ef 83       	std	Y+7, r30	; 0x07
     a80:	e2 95       	swap	r30
     a82:	f2 95       	swap	r31
     a84:	f0 7f       	andi	r31, 0xF0	; 240
     a86:	fe 27       	eor	r31, r30
     a88:	e0 7f       	andi	r30, 0xF0	; 240
     a8a:	fe 27       	eor	r31, r30
     a8c:	fc 83       	std	Y+4, r31	; 0x04
     a8e:	eb 83       	std	Y+3, r30	; 0x03
     a90:	fe 83       	std	Y+6, r31	; 0x06
     a92:	ed 83       	std	Y+5, r30	; 0x05
     a94:	ef 2b       	or	r30, r31
     a96:	09 f4       	brne	.+2      	; 0xa9a <write_menu_oled_to_SRAM+0x64>
     a98:	6d c0       	rjmp	.+218    	; 0xb74 <write_menu_oled_to_SRAM+0x13e>
     a9a:	1a 82       	std	Y+2, r1	; 0x02
     a9c:	19 82       	std	Y+1, r1	; 0x01
     a9e:	41 2c       	mov	r4, r1
     aa0:	51 2c       	mov	r5, r1
     aa2:	0f 2e       	mov	r0, r31
     aa4:	f8 ee       	ldi	r31, 0xE8	; 232
     aa6:	8f 2e       	mov	r8, r31
     aa8:	f3 e0       	ldi	r31, 0x03	; 3
     aaa:	9f 2e       	mov	r9, r31
     aac:	f0 2d       	mov	r31, r0
     aae:	33 24       	eor	r3, r3
     ab0:	33 94       	inc	r3
     ab2:	21 2c       	mov	r2, r1
     ab4:	d7 01       	movw	r26, r14
     ab6:	ed 91       	ld	r30, X+
     ab8:	fc 91       	ld	r31, X
     aba:	e4 0d       	add	r30, r4
     abc:	f5 1d       	adc	r31, r5
     abe:	84 91       	lpm	r24, Z
     ac0:	32 01       	movw	r6, r4
     ac2:	76 94       	lsr	r7
     ac4:	67 94       	ror	r6
     ac6:	76 94       	lsr	r7
     ac8:	67 94       	ror	r6
     aca:	76 94       	lsr	r7
     acc:	67 94       	ror	r6
     ace:	76 94       	lsr	r7
     ad0:	67 94       	ror	r6
     ad2:	c8 2e       	mov	r12, r24
     ad4:	d1 2c       	mov	r13, r1
     ad6:	c6 01       	movw	r24, r12
     ad8:	88 0f       	add	r24, r24
     ada:	99 1f       	adc	r25, r25
     adc:	88 0f       	add	r24, r24
     ade:	99 1f       	adc	r25, r25
     ae0:	88 0f       	add	r24, r24
     ae2:	99 1f       	adc	r25, r25
     ae4:	e0 ee       	ldi	r30, 0xE0	; 224
     ae6:	f3 e0       	ldi	r31, 0x03	; 3
     ae8:	fa 87       	std	Y+10, r31	; 0x0a
     aea:	e9 87       	std	Y+9, r30	; 0x09
     aec:	09 81       	ldd	r16, Y+1	; 0x01
     aee:	1a 81       	ldd	r17, Y+2	; 0x02
     af0:	52 01       	movw	r10, r4
     af2:	ff e0       	ldi	r31, 0x0F	; 15
     af4:	af 22       	and	r10, r31
     af6:	bb 24       	eor	r11, r11
     af8:	9c 01       	movw	r18, r24
     afa:	20 5f       	subi	r18, 0xF0	; 240
     afc:	31 40       	sbci	r19, 0x01	; 1
     afe:	69 01       	movw	r12, r18
     b00:	83 2d       	mov	r24, r3
     b02:	a1 14       	cp	r10, r1
     b04:	b1 04       	cpc	r11, r1
     b06:	09 f0       	breq	.+2      	; 0xb0a <write_menu_oled_to_SRAM+0xd4>
     b08:	82 2d       	mov	r24, r2
     b0a:	88 23       	and	r24, r24
     b0c:	91 f0       	breq	.+36     	; 0xb32 <write_menu_oled_to_SRAM+0xfc>
     b0e:	d7 01       	movw	r26, r14
     b10:	12 96       	adiw	r26, 0x02	; 2
     b12:	8c 91       	ld	r24, X
     b14:	90 e0       	ldi	r25, 0x00	; 0
     b16:	23 2d       	mov	r18, r3
     b18:	86 15       	cp	r24, r6
     b1a:	97 05       	cpc	r25, r7
     b1c:	09 f0       	breq	.+2      	; 0xb20 <write_menu_oled_to_SRAM+0xea>
     b1e:	22 2d       	mov	r18, r2
     b20:	22 23       	and	r18, r18
     b22:	39 f0       	breq	.+14     	; 0xb32 <write_menu_oled_to_SRAM+0xfc>
     b24:	e9 85       	ldd	r30, Y+9	; 0x09
     b26:	fa 85       	ldd	r31, Y+10	; 0x0a
     b28:	64 91       	lpm	r22, Z
     b2a:	c8 01       	movw	r24, r16
     b2c:	0e 94 f1 0b 	call	0x17e2	; 0x17e2 <SRAM_write>
     b30:	08 c0       	rjmp	.+16     	; 0xb42 <write_menu_oled_to_SRAM+0x10c>
     b32:	e9 85       	ldd	r30, Y+9	; 0x09
     b34:	fa 85       	ldd	r31, Y+10	; 0x0a
     b36:	ec 0d       	add	r30, r12
     b38:	fd 1d       	adc	r31, r13
     b3a:	64 91       	lpm	r22, Z
     b3c:	c8 01       	movw	r24, r16
     b3e:	0e 94 f1 0b 	call	0x17e2	; 0x17e2 <SRAM_write>
     b42:	29 85       	ldd	r18, Y+9	; 0x09
     b44:	3a 85       	ldd	r19, Y+10	; 0x0a
     b46:	2f 5f       	subi	r18, 0xFF	; 255
     b48:	3f 4f       	sbci	r19, 0xFF	; 255
     b4a:	3a 87       	std	Y+10, r19	; 0x0a
     b4c:	29 87       	std	Y+9, r18	; 0x09
     b4e:	0f 5f       	subi	r16, 0xFF	; 255
     b50:	1f 4f       	sbci	r17, 0xFF	; 255
     b52:	82 16       	cp	r8, r18
     b54:	93 06       	cpc	r9, r19
     b56:	a1 f6       	brne	.-88     	; 0xb00 <write_menu_oled_to_SRAM+0xca>
     b58:	3f ef       	ldi	r19, 0xFF	; 255
     b5a:	43 1a       	sub	r4, r19
     b5c:	53 0a       	sbc	r5, r19
     b5e:	89 81       	ldd	r24, Y+1	; 0x01
     b60:	9a 81       	ldd	r25, Y+2	; 0x02
     b62:	08 96       	adiw	r24, 0x08	; 8
     b64:	9a 83       	std	Y+2, r25	; 0x02
     b66:	89 83       	std	Y+1, r24	; 0x01
     b68:	ad 81       	ldd	r26, Y+5	; 0x05
     b6a:	be 81       	ldd	r27, Y+6	; 0x06
     b6c:	4a 16       	cp	r4, r26
     b6e:	5b 06       	cpc	r5, r27
     b70:	09 f0       	breq	.+2      	; 0xb74 <write_menu_oled_to_SRAM+0x13e>
     b72:	a0 cf       	rjmp	.-192    	; 0xab4 <write_menu_oled_to_SRAM+0x7e>
     b74:	08 e0       	ldi	r16, 0x08	; 8
     b76:	10 e0       	ldi	r17, 0x00	; 0
     b78:	ef 81       	ldd	r30, Y+7	; 0x07
     b7a:	f8 85       	ldd	r31, Y+8	; 0x08
     b7c:	0e 1b       	sub	r16, r30
     b7e:	1f 0b       	sbc	r17, r31
     b80:	02 95       	swap	r16
     b82:	12 95       	swap	r17
     b84:	10 7f       	andi	r17, 0xF0	; 240
     b86:	10 27       	eor	r17, r16
     b88:	00 7f       	andi	r16, 0xF0	; 240
     b8a:	10 27       	eor	r17, r16
     b8c:	10 16       	cp	r1, r16
     b8e:	11 06       	cpc	r1, r17
     b90:	c4 f0       	brlt	.+48     	; 0xbc2 <write_menu_oled_to_SRAM+0x18c>
     b92:	a7 c0       	rjmp	.+334    	; 0xce2 <write_menu_oled_to_SRAM+0x2ac>
     b94:	60 e0       	ldi	r22, 0x00	; 0
     b96:	89 81       	ldd	r24, Y+1	; 0x01
     b98:	9a 81       	ldd	r25, Y+2	; 0x02
     b9a:	0e 94 f1 0b 	call	0x17e2	; 0x17e2 <SRAM_write>
     b9e:	29 81       	ldd	r18, Y+1	; 0x01
     ba0:	3a 81       	ldd	r19, Y+2	; 0x02
     ba2:	2f 5f       	subi	r18, 0xFF	; 255
     ba4:	3f 4f       	sbci	r19, 0xFF	; 255
     ba6:	3a 83       	std	Y+2, r19	; 0x02
     ba8:	29 83       	std	Y+1, r18	; 0x01
     baa:	2e 15       	cp	r18, r14
     bac:	3f 05       	cpc	r19, r15
     bae:	91 f7       	brne	.-28     	; 0xb94 <write_menu_oled_to_SRAM+0x15e>
     bb0:	d3 94       	inc	r13
     bb2:	8d 2d       	mov	r24, r13
     bb4:	90 e0       	ldi	r25, 0x00	; 0
     bb6:	9a 83       	std	Y+2, r25	; 0x02
     bb8:	89 83       	std	Y+1, r24	; 0x01
     bba:	80 17       	cp	r24, r16
     bbc:	91 07       	cpc	r25, r17
     bbe:	24 f0       	brlt	.+8      	; 0xbc8 <write_menu_oled_to_SRAM+0x192>
     bc0:	90 c0       	rjmp	.+288    	; 0xce2 <write_menu_oled_to_SRAM+0x2ac>
     bc2:	1a 82       	std	Y+2, r1	; 0x02
     bc4:	19 82       	std	Y+1, r1	; 0x01
     bc6:	d1 2c       	mov	r13, r1
     bc8:	a9 81       	ldd	r26, Y+1	; 0x01
     bca:	ba 81       	ldd	r27, Y+2	; 0x02
     bcc:	eb 81       	ldd	r30, Y+3	; 0x03
     bce:	fc 81       	ldd	r31, Y+4	; 0x04
     bd0:	ae 0f       	add	r26, r30
     bd2:	bf 1f       	adc	r27, r31
     bd4:	aa 0f       	add	r26, r26
     bd6:	bb 1f       	adc	r27, r27
     bd8:	aa 0f       	add	r26, r26
     bda:	bb 1f       	adc	r27, r27
     bdc:	aa 0f       	add	r26, r26
     bde:	bb 1f       	adc	r27, r27
     be0:	ba 83       	std	Y+2, r27	; 0x02
     be2:	a9 83       	std	Y+1, r26	; 0x01
     be4:	7d 01       	movw	r14, r26
     be6:	f8 e0       	ldi	r31, 0x08	; 8
     be8:	ef 0e       	add	r14, r31
     bea:	f1 1c       	adc	r15, r1
     bec:	d3 cf       	rjmp	.-90     	; 0xb94 <write_menu_oled_to_SRAM+0x15e>
     bee:	1a 82       	std	Y+2, r1	; 0x02
     bf0:	19 82       	std	Y+1, r1	; 0x01
     bf2:	41 2c       	mov	r4, r1
     bf4:	51 2c       	mov	r5, r1
     bf6:	0f 2e       	mov	r0, r31
     bf8:	f8 ee       	ldi	r31, 0xE8	; 232
     bfa:	8f 2e       	mov	r8, r31
     bfc:	f3 e0       	ldi	r31, 0x03	; 3
     bfe:	9f 2e       	mov	r9, r31
     c00:	f0 2d       	mov	r31, r0
     c02:	33 24       	eor	r3, r3
     c04:	33 94       	inc	r3
     c06:	21 2c       	mov	r2, r1
     c08:	d7 01       	movw	r26, r14
     c0a:	14 96       	adiw	r26, 0x04	; 4
     c0c:	8c 91       	ld	r24, X
     c0e:	14 97       	sbiw	r26, 0x04	; 4
     c10:	f2 01       	movw	r30, r4
     c12:	20 e1       	ldi	r18, 0x10	; 16
     c14:	82 9f       	mul	r24, r18
     c16:	e0 0d       	add	r30, r0
     c18:	f1 1d       	adc	r31, r1
     c1a:	11 24       	eor	r1, r1
     c1c:	cf 01       	movw	r24, r30
     c1e:	ed 91       	ld	r30, X+
     c20:	fc 91       	ld	r31, X
     c22:	e8 0f       	add	r30, r24
     c24:	f9 1f       	adc	r31, r25
     c26:	c4 90       	lpm	r12, Z
     c28:	52 01       	movw	r10, r4
     c2a:	b6 94       	lsr	r11
     c2c:	a7 94       	ror	r10
     c2e:	b6 94       	lsr	r11
     c30:	a7 94       	ror	r10
     c32:	b6 94       	lsr	r11
     c34:	a7 94       	ror	r10
     c36:	b6 94       	lsr	r11
     c38:	a7 94       	ror	r10
     c3a:	d1 2c       	mov	r13, r1
     c3c:	c6 01       	movw	r24, r12
     c3e:	88 0f       	add	r24, r24
     c40:	99 1f       	adc	r25, r25
     c42:	88 0f       	add	r24, r24
     c44:	99 1f       	adc	r25, r25
     c46:	88 0f       	add	r24, r24
     c48:	99 1f       	adc	r25, r25
     c4a:	a0 ee       	ldi	r26, 0xE0	; 224
     c4c:	b3 e0       	ldi	r27, 0x03	; 3
     c4e:	bc 83       	std	Y+4, r27	; 0x04
     c50:	ab 83       	std	Y+3, r26	; 0x03
     c52:	09 81       	ldd	r16, Y+1	; 0x01
     c54:	1a 81       	ldd	r17, Y+2	; 0x02
     c56:	fc 01       	movw	r30, r24
     c58:	e0 5f       	subi	r30, 0xF0	; 240
     c5a:	f1 40       	sbci	r31, 0x01	; 1
     c5c:	6f 01       	movw	r12, r30
     c5e:	32 01       	movw	r6, r4
     c60:	ff e0       	ldi	r31, 0x0F	; 15
     c62:	6f 22       	and	r6, r31
     c64:	77 24       	eor	r7, r7
     c66:	d7 01       	movw	r26, r14
     c68:	12 96       	adiw	r26, 0x02	; 2
     c6a:	8c 91       	ld	r24, X
     c6c:	12 97       	sbiw	r26, 0x02	; 2
     c6e:	90 e0       	ldi	r25, 0x00	; 0
     c70:	14 96       	adiw	r26, 0x04	; 4
     c72:	2c 91       	ld	r18, X
     c74:	82 1b       	sub	r24, r18
     c76:	91 09       	sbc	r25, r1
     c78:	23 2d       	mov	r18, r3
     c7a:	8a 15       	cp	r24, r10
     c7c:	9b 05       	cpc	r25, r11
     c7e:	09 f0       	breq	.+2      	; 0xc82 <write_menu_oled_to_SRAM+0x24c>
     c80:	22 2d       	mov	r18, r2
     c82:	22 23       	and	r18, r18
     c84:	71 f0       	breq	.+28     	; 0xca2 <write_menu_oled_to_SRAM+0x26c>
     c86:	83 2d       	mov	r24, r3
     c88:	61 14       	cp	r6, r1
     c8a:	71 04       	cpc	r7, r1
     c8c:	09 f0       	breq	.+2      	; 0xc90 <write_menu_oled_to_SRAM+0x25a>
     c8e:	82 2d       	mov	r24, r2
     c90:	88 23       	and	r24, r24
     c92:	39 f0       	breq	.+14     	; 0xca2 <write_menu_oled_to_SRAM+0x26c>
     c94:	eb 81       	ldd	r30, Y+3	; 0x03
     c96:	fc 81       	ldd	r31, Y+4	; 0x04
     c98:	64 91       	lpm	r22, Z
     c9a:	c8 01       	movw	r24, r16
     c9c:	0e 94 f1 0b 	call	0x17e2	; 0x17e2 <SRAM_write>
     ca0:	08 c0       	rjmp	.+16     	; 0xcb2 <write_menu_oled_to_SRAM+0x27c>
     ca2:	eb 81       	ldd	r30, Y+3	; 0x03
     ca4:	fc 81       	ldd	r31, Y+4	; 0x04
     ca6:	ec 0d       	add	r30, r12
     ca8:	fd 1d       	adc	r31, r13
     caa:	64 91       	lpm	r22, Z
     cac:	c8 01       	movw	r24, r16
     cae:	0e 94 f1 0b 	call	0x17e2	; 0x17e2 <SRAM_write>
     cb2:	2b 81       	ldd	r18, Y+3	; 0x03
     cb4:	3c 81       	ldd	r19, Y+4	; 0x04
     cb6:	2f 5f       	subi	r18, 0xFF	; 255
     cb8:	3f 4f       	sbci	r19, 0xFF	; 255
     cba:	3c 83       	std	Y+4, r19	; 0x04
     cbc:	2b 83       	std	Y+3, r18	; 0x03
     cbe:	0f 5f       	subi	r16, 0xFF	; 255
     cc0:	1f 4f       	sbci	r17, 0xFF	; 255
     cc2:	28 15       	cp	r18, r8
     cc4:	39 05       	cpc	r19, r9
     cc6:	79 f6       	brne	.-98     	; 0xc66 <write_menu_oled_to_SRAM+0x230>
     cc8:	3f ef       	ldi	r19, 0xFF	; 255
     cca:	43 1a       	sub	r4, r19
     ccc:	53 0a       	sbc	r5, r19
     cce:	89 81       	ldd	r24, Y+1	; 0x01
     cd0:	9a 81       	ldd	r25, Y+2	; 0x02
     cd2:	08 96       	adiw	r24, 0x08	; 8
     cd4:	9a 83       	std	Y+2, r25	; 0x02
     cd6:	89 83       	std	Y+1, r24	; 0x01
     cd8:	90 e8       	ldi	r25, 0x80	; 128
     cda:	49 16       	cp	r4, r25
     cdc:	51 04       	cpc	r5, r1
     cde:	09 f0       	breq	.+2      	; 0xce2 <write_menu_oled_to_SRAM+0x2ac>
     ce0:	93 cf       	rjmp	.-218    	; 0xc08 <write_menu_oled_to_SRAM+0x1d2>
     ce2:	2a 96       	adiw	r28, 0x0a	; 10
     ce4:	0f b6       	in	r0, 0x3f	; 63
     ce6:	f8 94       	cli
     ce8:	de bf       	out	0x3e, r29	; 62
     cea:	0f be       	out	0x3f, r0	; 63
     cec:	cd bf       	out	0x3d, r28	; 61
     cee:	df 91       	pop	r29
     cf0:	cf 91       	pop	r28
     cf2:	1f 91       	pop	r17
     cf4:	0f 91       	pop	r16
     cf6:	ff 90       	pop	r15
     cf8:	ef 90       	pop	r14
     cfa:	df 90       	pop	r13
     cfc:	cf 90       	pop	r12
     cfe:	bf 90       	pop	r11
     d00:	af 90       	pop	r10
     d02:	9f 90       	pop	r9
     d04:	8f 90       	pop	r8
     d06:	7f 90       	pop	r7
     d08:	6f 90       	pop	r6
     d0a:	5f 90       	pop	r5
     d0c:	4f 90       	pop	r4
     d0e:	3f 90       	pop	r3
     d10:	2f 90       	pop	r2
     d12:	08 95       	ret

00000d14 <handleMenuSelection>:
     d14:	cf 93       	push	r28
     d16:	df 93       	push	r29
     d18:	eb 01       	movw	r28, r22
     d1a:	0e 94 2a 0a 	call	0x1454	; 0x1454 <oled_clear_screen>
     d1e:	80 91 bc 01 	lds	r24, 0x01BC	; 0x8001bc <currentMenuState>
     d22:	81 30       	cpi	r24, 0x01	; 1
     d24:	09 f4       	brne	.+2      	; 0xd28 <handleMenuSelection+0x14>
     d26:	6f c0       	rjmp	.+222    	; 0xe06 <handleMenuSelection+0xf2>
     d28:	20 f0       	brcs	.+8      	; 0xd32 <handleMenuSelection+0x1e>
     d2a:	82 30       	cpi	r24, 0x02	; 2
     d2c:	09 f4       	brne	.+2      	; 0xd30 <handleMenuSelection+0x1c>
     d2e:	41 c0       	rjmp	.+130    	; 0xdb2 <handleMenuSelection+0x9e>
     d30:	89 c0       	rjmp	.+274    	; 0xe44 <handleMenuSelection+0x130>
     d32:	8a 81       	ldd	r24, Y+2	; 0x02
     d34:	82 30       	cpi	r24, 0x02	; 2
     d36:	e9 f0       	breq	.+58     	; 0xd72 <handleMenuSelection+0x5e>
     d38:	28 f4       	brcc	.+10     	; 0xd44 <handleMenuSelection+0x30>
     d3a:	88 23       	and	r24, r24
     d3c:	41 f0       	breq	.+16     	; 0xd4e <handleMenuSelection+0x3a>
     d3e:	81 30       	cpi	r24, 0x01	; 1
     d40:	71 f0       	breq	.+28     	; 0xd5e <handleMenuSelection+0x4a>
     d42:	31 c0       	rjmp	.+98     	; 0xda6 <handleMenuSelection+0x92>
     d44:	83 30       	cpi	r24, 0x03	; 3
     d46:	f9 f0       	breq	.+62     	; 0xd86 <handleMenuSelection+0x72>
     d48:	84 30       	cpi	r24, 0x04	; 4
     d4a:	39 f1       	breq	.+78     	; 0xd9a <handleMenuSelection+0x86>
     d4c:	2c c0       	rjmp	.+88     	; 0xda6 <handleMenuSelection+0x92>
     d4e:	6c e1       	ldi	r22, 0x1C	; 28
     d50:	71 e0       	ldi	r23, 0x01	; 1
     d52:	80 e0       	ldi	r24, 0x00	; 0
     d54:	0e 94 7e 09 	call	0x12fc	; 0x12fc <oled_write_line_to_SRAM>
     d58:	0e 94 c1 08 	call	0x1182	; 0x1182 <oled_data_from_SRAM>
     d5c:	73 c0       	rjmp	.+230    	; 0xe44 <handleMenuSelection+0x130>
     d5e:	82 e0       	ldi	r24, 0x02	; 2
     d60:	80 93 bc 01 	sts	0x01BC, r24	; 0x8001bc <currentMenuState>
     d64:	85 ec       	ldi	r24, 0xC5	; 197
     d66:	91 e0       	ldi	r25, 0x01	; 1
     d68:	90 93 bb 01 	sts	0x01BB, r25	; 0x8001bb <__data_end+0x1>
     d6c:	80 93 ba 01 	sts	0x01BA, r24	; 0x8001ba <__data_end>
     d70:	69 c0       	rjmp	.+210    	; 0xe44 <handleMenuSelection+0x130>
     d72:	81 e0       	ldi	r24, 0x01	; 1
     d74:	80 93 bc 01 	sts	0x01BC, r24	; 0x8001bc <currentMenuState>
     d78:	81 ed       	ldi	r24, 0xD1	; 209
     d7a:	91 e0       	ldi	r25, 0x01	; 1
     d7c:	90 93 bb 01 	sts	0x01BB, r25	; 0x8001bb <__data_end+0x1>
     d80:	80 93 ba 01 	sts	0x01BA, r24	; 0x8001ba <__data_end>
     d84:	5f c0       	rjmp	.+190    	; 0xe44 <handleMenuSelection+0x130>
     d86:	6e e2       	ldi	r22, 0x2E	; 46
     d88:	71 e0       	ldi	r23, 0x01	; 1
     d8a:	80 e0       	ldi	r24, 0x00	; 0
     d8c:	0e 94 7e 09 	call	0x12fc	; 0x12fc <oled_write_line_to_SRAM>
     d90:	80 e7       	ldi	r24, 0x70	; 112
     d92:	92 e0       	ldi	r25, 0x02	; 2
     d94:	0e 94 13 09 	call	0x1226	; 0x1226 <oled_write_screen_to_SRAM>
     d98:	55 c0       	rjmp	.+170    	; 0xe44 <handleMenuSelection+0x130>
     d9a:	61 e4       	ldi	r22, 0x41	; 65
     d9c:	71 e0       	ldi	r23, 0x01	; 1
     d9e:	80 e0       	ldi	r24, 0x00	; 0
     da0:	0e 94 7e 09 	call	0x12fc	; 0x12fc <oled_write_line_to_SRAM>
     da4:	4f c0       	rjmp	.+158    	; 0xe44 <handleMenuSelection+0x130>
     da6:	6e e4       	ldi	r22, 0x4E	; 78
     da8:	71 e0       	ldi	r23, 0x01	; 1
     daa:	80 e0       	ldi	r24, 0x00	; 0
     dac:	0e 94 7e 09 	call	0x12fc	; 0x12fc <oled_write_line_to_SRAM>
     db0:	49 c0       	rjmp	.+146    	; 0xe44 <handleMenuSelection+0x130>
     db2:	8a 81       	ldd	r24, Y+2	; 0x02
     db4:	81 30       	cpi	r24, 0x01	; 1
     db6:	61 f0       	breq	.+24     	; 0xdd0 <handleMenuSelection+0xbc>
     db8:	28 f0       	brcs	.+10     	; 0xdc4 <handleMenuSelection+0xb0>
     dba:	82 30       	cpi	r24, 0x02	; 2
     dbc:	79 f0       	breq	.+30     	; 0xddc <handleMenuSelection+0xc8>
     dbe:	83 30       	cpi	r24, 0x03	; 3
     dc0:	99 f0       	breq	.+38     	; 0xde8 <handleMenuSelection+0xd4>
     dc2:	1b c0       	rjmp	.+54     	; 0xdfa <handleMenuSelection+0xe6>
     dc4:	6b e5       	ldi	r22, 0x5B	; 91
     dc6:	71 e0       	ldi	r23, 0x01	; 1
     dc8:	80 e0       	ldi	r24, 0x00	; 0
     dca:	0e 94 7e 09 	call	0x12fc	; 0x12fc <oled_write_line_to_SRAM>
     dce:	3a c0       	rjmp	.+116    	; 0xe44 <handleMenuSelection+0x130>
     dd0:	66 e7       	ldi	r22, 0x76	; 118
     dd2:	71 e0       	ldi	r23, 0x01	; 1
     dd4:	80 e0       	ldi	r24, 0x00	; 0
     dd6:	0e 94 7e 09 	call	0x12fc	; 0x12fc <oled_write_line_to_SRAM>
     dda:	34 c0       	rjmp	.+104    	; 0xe44 <handleMenuSelection+0x130>
     ddc:	6a e8       	ldi	r22, 0x8A	; 138
     dde:	71 e0       	ldi	r23, 0x01	; 1
     de0:	80 e0       	ldi	r24, 0x00	; 0
     de2:	0e 94 7e 09 	call	0x12fc	; 0x12fc <oled_write_line_to_SRAM>
     de6:	2e c0       	rjmp	.+92     	; 0xe44 <handleMenuSelection+0x130>
     de8:	10 92 bc 01 	sts	0x01BC, r1	; 0x8001bc <currentMenuState>
     dec:	8b ec       	ldi	r24, 0xCB	; 203
     dee:	91 e0       	ldi	r25, 0x01	; 1
     df0:	90 93 bb 01 	sts	0x01BB, r25	; 0x8001bb <__data_end+0x1>
     df4:	80 93 ba 01 	sts	0x01BA, r24	; 0x8001ba <__data_end>
     df8:	25 c0       	rjmp	.+74     	; 0xe44 <handleMenuSelection+0x130>
     dfa:	6e e4       	ldi	r22, 0x4E	; 78
     dfc:	71 e0       	ldi	r23, 0x01	; 1
     dfe:	80 e0       	ldi	r24, 0x00	; 0
     e00:	0e 94 7e 09 	call	0x12fc	; 0x12fc <oled_write_line_to_SRAM>
     e04:	1f c0       	rjmp	.+62     	; 0xe44 <handleMenuSelection+0x130>
     e06:	8a 81       	ldd	r24, Y+2	; 0x02
     e08:	88 23       	and	r24, r24
     e0a:	19 f0       	breq	.+6      	; 0xe12 <handleMenuSelection+0xfe>
     e0c:	81 30       	cpi	r24, 0x01	; 1
     e0e:	79 f0       	breq	.+30     	; 0xe2e <handleMenuSelection+0x11a>
     e10:	14 c0       	rjmp	.+40     	; 0xe3a <handleMenuSelection+0x126>
     e12:	6f e9       	ldi	r22, 0x9F	; 159
     e14:	71 e0       	ldi	r23, 0x01	; 1
     e16:	80 e0       	ldi	r24, 0x00	; 0
     e18:	0e 94 7e 09 	call	0x12fc	; 0x12fc <oled_write_line_to_SRAM>
     e1c:	10 92 bc 01 	sts	0x01BC, r1	; 0x8001bc <currentMenuState>
     e20:	8b ec       	ldi	r24, 0xCB	; 203
     e22:	91 e0       	ldi	r25, 0x01	; 1
     e24:	90 93 bb 01 	sts	0x01BB, r25	; 0x8001bb <__data_end+0x1>
     e28:	80 93 ba 01 	sts	0x01BA, r24	; 0x8001ba <__data_end>
     e2c:	0b c0       	rjmp	.+22     	; 0xe44 <handleMenuSelection+0x130>
     e2e:	6c ea       	ldi	r22, 0xAC	; 172
     e30:	71 e0       	ldi	r23, 0x01	; 1
     e32:	80 e0       	ldi	r24, 0x00	; 0
     e34:	0e 94 7e 09 	call	0x12fc	; 0x12fc <oled_write_line_to_SRAM>
     e38:	05 c0       	rjmp	.+10     	; 0xe44 <handleMenuSelection+0x130>
     e3a:	6e e4       	ldi	r22, 0x4E	; 78
     e3c:	71 e0       	ldi	r23, 0x01	; 1
     e3e:	80 e0       	ldi	r24, 0x00	; 0
     e40:	0e 94 7e 09 	call	0x12fc	; 0x12fc <oled_write_line_to_SRAM>
     e44:	df 91       	pop	r29
     e46:	cf 91       	pop	r28
     e48:	08 95       	ret

00000e4a <menu_navigate>:
     e4a:	0f 93       	push	r16
     e4c:	1f 93       	push	r17
     e4e:	cf 93       	push	r28
     e50:	df 93       	push	r29
     e52:	ec 01       	movw	r28, r24
     e54:	8b 01       	movw	r16, r22
     e56:	0e 94 08 08 	call	0x1010	; 0x1010 <MultiBoard_Update>
     e5a:	b8 01       	movw	r22, r16
     e5c:	ce 01       	movw	r24, r28
     e5e:	0e 94 b5 04 	call	0x96a	; 0x96a <update_menu_position_from_joystick>
     e62:	21 e0       	ldi	r18, 0x01	; 1
     e64:	30 e0       	ldi	r19, 0x00	; 0
     e66:	8f 81       	ldd	r24, Y+7	; 0x07
     e68:	88 23       	and	r24, r24
     e6a:	11 f0       	breq	.+4      	; 0xe70 <menu_navigate+0x26>
     e6c:	20 e0       	ldi	r18, 0x00	; 0
     e6e:	30 e0       	ldi	r19, 0x00	; 0
     e70:	9e 81       	ldd	r25, Y+6	; 0x06
     e72:	89 2f       	mov	r24, r25
     e74:	90 e0       	ldi	r25, 0x00	; 0
     e76:	82 23       	and	r24, r18
     e78:	93 23       	and	r25, r19
     e7a:	89 2b       	or	r24, r25
     e7c:	21 f0       	breq	.+8      	; 0xe86 <menu_navigate+0x3c>
     e7e:	b8 01       	movw	r22, r16
     e80:	ce 01       	movw	r24, r28
     e82:	0e 94 8a 06 	call	0xd14	; 0xd14 <handleMenuSelection>
     e86:	c8 01       	movw	r24, r16
     e88:	0e 94 1b 05 	call	0xa36	; 0xa36 <write_menu_oled_to_SRAM>
     e8c:	8e 81       	ldd	r24, Y+6	; 0x06
     e8e:	8f 83       	std	Y+7, r24	; 0x07
     e90:	df 91       	pop	r29
     e92:	cf 91       	pop	r28
     e94:	1f 91       	pop	r17
     e96:	0f 91       	pop	r16
     e98:	08 95       	ret

00000e9a <initialize_menus>:
	/*
	Hadde det vert penare å initialisere main menue her i staden for i main?
	*/
	
	
	mainMenu.items = &mainMenuItems;
     e9a:	eb ec       	ldi	r30, 0xCB	; 203
     e9c:	f1 e0       	ldi	r31, 0x01	; 1
     e9e:	80 ef       	ldi	r24, 0xF0	; 240
     ea0:	91 e0       	ldi	r25, 0x01	; 1
     ea2:	91 83       	std	Z+1, r25	; 0x01
     ea4:	80 83       	st	Z, r24
	mainMenu.num_items = 5;
     ea6:	85 e0       	ldi	r24, 0x05	; 5
     ea8:	85 83       	std	Z+5, r24	; 0x05
	mainMenu.current_position = 0;
     eaa:	12 82       	std	Z+2, r1	; 0x02
	mainMenu.prev_position = 0;
     eac:	13 82       	std	Z+3, r1	; 0x03
	mainMenu.scroll_offset = 0;
     eae:	14 82       	std	Z+4, r1	; 0x04

	scrollMenu.items = &scrollMenuItems;
     eb0:	e1 ed       	ldi	r30, 0xD1	; 209
     eb2:	f1 e0       	ldi	r31, 0x01	; 1
     eb4:	80 eb       	ldi	r24, 0xB0	; 176
     eb6:	90 e0       	ldi	r25, 0x00	; 0
     eb8:	91 83       	std	Z+1, r25	; 0x01
     eba:	80 83       	st	Z, r24
	scrollMenu.num_items = 20;
     ebc:	84 e1       	ldi	r24, 0x14	; 20
     ebe:	85 83       	std	Z+5, r24	; 0x05
	scrollMenu.current_position = 0;
     ec0:	12 82       	std	Z+2, r1	; 0x02
	scrollMenu.prev_position = 0;
     ec2:	13 82       	std	Z+3, r1	; 0x03
	scrollMenu.scroll_offset = 0;
     ec4:	14 82       	std	Z+4, r1	; 0x04

	settingsMenu.items = &settingsMenuItems;
     ec6:	e5 ec       	ldi	r30, 0xC5	; 197
     ec8:	f1 e0       	ldi	r31, 0x01	; 1
     eca:	80 e7       	ldi	r24, 0x70	; 112
     ecc:	90 e0       	ldi	r25, 0x00	; 0
     ece:	91 83       	std	Z+1, r25	; 0x01
     ed0:	80 83       	st	Z, r24
	settingsMenu.num_items = 4;
     ed2:	84 e0       	ldi	r24, 0x04	; 4
     ed4:	85 83       	std	Z+5, r24	; 0x05
	settingsMenu.current_position = 0;
     ed6:	12 82       	std	Z+2, r1	; 0x02
	settingsMenu.prev_position = 0;
     ed8:	13 82       	std	Z+3, r1	; 0x03
	settingsMenu.scroll_offset = 0;
     eda:	14 82       	std	Z+4, r1	; 0x04
     edc:	08 95       	ret

00000ede <MultiBoard_Init>:
     ede:	cf 93       	push	r28
     ee0:	df 93       	push	r29
     ee2:	ec 01       	movw	r28, r24
     ee4:	8c 98       	cbi	0x11, 4	; 17
     ee6:	bb 98       	cbi	0x17, 3	; 23
     ee8:	ba 98       	cbi	0x17, 2	; 23
     eea:	b9 98       	cbi	0x17, 1	; 23
     eec:	c2 9a       	sbi	0x18, 2	; 24
     eee:	60 e8       	ldi	r22, 0x80	; 128
     ef0:	80 e0       	ldi	r24, 0x00	; 0
     ef2:	94 e1       	ldi	r25, 0x14	; 20
     ef4:	0e 94 11 0c 	call	0x1822	; 0x1822 <Universal_write>
     ef8:	b1 99       	sbic	0x16, 1	; 22
     efa:	fe cf       	rjmp	.-4      	; 0xef8 <MultiBoard_Init+0x1a>
     efc:	80 e0       	ldi	r24, 0x00	; 0
     efe:	94 e1       	ldi	r25, 0x14	; 20
     f00:	0e 94 21 0c 	call	0x1842	; 0x1842 <Universal_read>
     f04:	89 87       	std	Y+9, r24	; 0x09
     f06:	80 e0       	ldi	r24, 0x00	; 0
     f08:	94 e1       	ldi	r25, 0x14	; 20
     f0a:	0e 94 21 0c 	call	0x1842	; 0x1842 <Universal_read>
     f0e:	88 87       	std	Y+8, r24	; 0x08
     f10:	1a 82       	std	Y+2, r1	; 0x02
     f12:	1b 82       	std	Y+3, r1	; 0x03
     f14:	1c 82       	std	Y+4, r1	; 0x04
     f16:	1d 82       	std	Y+5, r1	; 0x05
     f18:	19 82       	std	Y+1, r1	; 0x01
     f1a:	18 82       	st	Y, r1
     f1c:	1b 86       	std	Y+11, r1	; 0x0b
     f1e:	1a 86       	std	Y+10, r1	; 0x0a
     f20:	1d 86       	std	Y+13, r1	; 0x0d
     f22:	1c 86       	std	Y+12, r1	; 0x0c
     f24:	1f 86       	std	Y+15, r1	; 0x0f
     f26:	1e 86       	std	Y+14, r1	; 0x0e
     f28:	1e 82       	std	Y+6, r1	; 0x06
     f2a:	1f 82       	std	Y+7, r1	; 0x07
     f2c:	19 8a       	std	Y+17, r1	; 0x11
     f2e:	18 8a       	std	Y+16, r1	; 0x10
     f30:	df 91       	pop	r29
     f32:	cf 91       	pop	r28
     f34:	08 95       	ret

00000f36 <MultiBoard_UpdateJoystickAngle>:
     f36:	fc 01       	movw	r30, r24
     f38:	62 85       	ldd	r22, Z+10	; 0x0a
     f3a:	73 85       	ldd	r23, Z+11	; 0x0b
     f3c:	44 85       	ldd	r20, Z+12	; 0x0c
     f3e:	55 85       	ldd	r21, Z+13	; 0x0d
     f40:	cb 01       	movw	r24, r22
     f42:	05 96       	adiw	r24, 0x05	; 5
     f44:	0b 97       	sbiw	r24, 0x0b	; 11
     f46:	38 f4       	brcc	.+14     	; 0xf56 <MultiBoard_UpdateJoystickAngle+0x20>
     f48:	ca 01       	movw	r24, r20
     f4a:	05 96       	adiw	r24, 0x05	; 5
     f4c:	0b 97       	sbiw	r24, 0x0b	; 11
     f4e:	18 f4       	brcc	.+6      	; 0xf56 <MultiBoard_UpdateJoystickAngle+0x20>
     f50:	17 86       	std	Z+15, r1	; 0x0f
     f52:	16 86       	std	Z+14, r1	; 0x0e
     f54:	08 95       	ret
     f56:	87 2f       	mov	r24, r23
     f58:	80 95       	com	r24
     f5a:	88 1f       	adc	r24, r24
     f5c:	88 27       	eor	r24, r24
     f5e:	88 1f       	adc	r24, r24
     f60:	90 e0       	ldi	r25, 0x00	; 0
     f62:	88 0f       	add	r24, r24
     f64:	99 1f       	adc	r25, r25
     f66:	25 2f       	mov	r18, r21
     f68:	20 95       	com	r18
     f6a:	22 1f       	adc	r18, r18
     f6c:	22 27       	eor	r18, r18
     f6e:	22 1f       	adc	r18, r18
     f70:	82 2b       	or	r24, r18
     f72:	81 30       	cpi	r24, 0x01	; 1
     f74:	91 05       	cpc	r25, r1
     f76:	b9 f0       	breq	.+46     	; 0xfa6 <MultiBoard_UpdateJoystickAngle+0x70>
     f78:	1c f4       	brge	.+6      	; 0xf80 <MultiBoard_UpdateJoystickAngle+0x4a>
     f7a:	89 2b       	or	r24, r25
     f7c:	29 f1       	breq	.+74     	; 0xfc8 <MultiBoard_UpdateJoystickAngle+0x92>
     f7e:	45 c0       	rjmp	.+138    	; 0x100a <MultiBoard_UpdateJoystickAngle+0xd4>
     f80:	82 30       	cpi	r24, 0x02	; 2
     f82:	91 05       	cpc	r25, r1
     f84:	99 f1       	breq	.+102    	; 0xfec <MultiBoard_UpdateJoystickAngle+0xb6>
     f86:	03 97       	sbiw	r24, 0x03	; 3
     f88:	09 f0       	breq	.+2      	; 0xf8c <MultiBoard_UpdateJoystickAngle+0x56>
     f8a:	3f c0       	rjmp	.+126    	; 0x100a <MultiBoard_UpdateJoystickAngle+0xd4>
     f8c:	2a e5       	ldi	r18, 0x5A	; 90
     f8e:	24 9f       	mul	r18, r20
     f90:	c0 01       	movw	r24, r0
     f92:	25 9f       	mul	r18, r21
     f94:	90 0d       	add	r25, r0
     f96:	11 24       	eor	r1, r1
     f98:	64 0f       	add	r22, r20
     f9a:	75 1f       	adc	r23, r21
     f9c:	0e 94 31 0c 	call	0x1862	; 0x1862 <__divmodhi4>
     fa0:	77 87       	std	Z+15, r23	; 0x0f
     fa2:	66 87       	std	Z+14, r22	; 0x0e
     fa4:	08 95       	ret
     fa6:	26 ea       	ldi	r18, 0xA6	; 166
     fa8:	26 03       	mulsu	r18, r22
     faa:	c0 01       	movw	r24, r0
     fac:	27 9f       	mul	r18, r23
     fae:	90 0d       	add	r25, r0
     fb0:	11 24       	eor	r1, r1
     fb2:	9a 01       	movw	r18, r20
     fb4:	26 1b       	sub	r18, r22
     fb6:	37 0b       	sbc	r19, r23
     fb8:	b9 01       	movw	r22, r18
     fba:	0e 94 31 0c 	call	0x1862	; 0x1862 <__divmodhi4>
     fbe:	66 5a       	subi	r22, 0xA6	; 166
     fc0:	7f 4f       	sbci	r23, 0xFF	; 255
     fc2:	77 87       	std	Z+15, r23	; 0x0f
     fc4:	66 87       	std	Z+14, r22	; 0x0e
     fc6:	08 95       	ret
     fc8:	26 ea       	ldi	r18, 0xA6	; 166
     fca:	24 03       	mulsu	r18, r20
     fcc:	c0 01       	movw	r24, r0
     fce:	25 9f       	mul	r18, r21
     fd0:	90 0d       	add	r25, r0
     fd2:	11 24       	eor	r1, r1
     fd4:	71 95       	neg	r23
     fd6:	61 95       	neg	r22
     fd8:	71 09       	sbc	r23, r1
     fda:	64 1b       	sub	r22, r20
     fdc:	75 0b       	sbc	r23, r21
     fde:	0e 94 31 0c 	call	0x1862	; 0x1862 <__divmodhi4>
     fe2:	6c 54       	subi	r22, 0x4C	; 76
     fe4:	7f 4f       	sbci	r23, 0xFF	; 255
     fe6:	77 87       	std	Z+15, r23	; 0x0f
     fe8:	66 87       	std	Z+14, r22	; 0x0e
     fea:	08 95       	ret
     fec:	2a e5       	ldi	r18, 0x5A	; 90
     fee:	26 9f       	mul	r18, r22
     ff0:	c0 01       	movw	r24, r0
     ff2:	27 9f       	mul	r18, r23
     ff4:	90 0d       	add	r25, r0
     ff6:	11 24       	eor	r1, r1
     ff8:	64 1b       	sub	r22, r20
     ffa:	75 0b       	sbc	r23, r21
     ffc:	0e 94 31 0c 	call	0x1862	; 0x1862 <__divmodhi4>
    1000:	62 5f       	subi	r22, 0xF2	; 242
    1002:	7e 4f       	sbci	r23, 0xFE	; 254
    1004:	77 87       	std	Z+15, r23	; 0x0f
    1006:	66 87       	std	Z+14, r22	; 0x0e
    1008:	08 95       	ret
    100a:	17 86       	std	Z+15, r1	; 0x0f
    100c:	16 86       	std	Z+14, r1	; 0x0e
    100e:	08 95       	ret

00001010 <MultiBoard_Update>:
    1010:	cf 93       	push	r28
    1012:	df 93       	push	r29
    1014:	ec 01       	movw	r28, r24
    1016:	60 e0       	ldi	r22, 0x00	; 0
    1018:	80 e0       	ldi	r24, 0x00	; 0
    101a:	94 e1       	ldi	r25, 0x14	; 20
    101c:	0e 94 11 0c 	call	0x1822	; 0x1822 <Universal_write>
    1020:	b1 99       	sbic	0x16, 1	; 22
    1022:	fe cf       	rjmp	.-4      	; 0x1020 <MultiBoard_Update+0x10>
    1024:	80 e0       	ldi	r24, 0x00	; 0
    1026:	94 e1       	ldi	r25, 0x14	; 20
    1028:	0e 94 21 0c 	call	0x1842	; 0x1842 <Universal_read>
    102c:	88 83       	st	Y, r24
    102e:	80 e0       	ldi	r24, 0x00	; 0
    1030:	94 e1       	ldi	r25, 0x14	; 20
    1032:	0e 94 21 0c 	call	0x1842	; 0x1842 <Universal_read>
    1036:	89 83       	std	Y+1, r24	; 0x01
    1038:	80 e0       	ldi	r24, 0x00	; 0
    103a:	94 e1       	ldi	r25, 0x14	; 20
    103c:	0e 94 21 0c 	call	0x1842	; 0x1842 <Universal_read>
    1040:	8b 83       	std	Y+3, r24	; 0x03
    1042:	80 e0       	ldi	r24, 0x00	; 0
    1044:	94 e1       	ldi	r25, 0x14	; 20
    1046:	0e 94 21 0c 	call	0x1842	; 0x1842 <Universal_read>
    104a:	8a 83       	std	Y+2, r24	; 0x02
    104c:	81 e0       	ldi	r24, 0x01	; 1
    104e:	84 9b       	sbis	0x10, 4	; 16
    1050:	80 e0       	ldi	r24, 0x00	; 0
    1052:	8c 83       	std	Y+4, r24	; 0x04
    1054:	81 e0       	ldi	r24, 0x01	; 1
    1056:	b3 9b       	sbis	0x16, 3	; 22
    1058:	80 e0       	ldi	r24, 0x00	; 0
    105a:	8d 83       	std	Y+5, r24	; 0x05
    105c:	81 e0       	ldi	r24, 0x01	; 1
    105e:	b2 99       	sbic	0x16, 2	; 22
    1060:	80 e0       	ldi	r24, 0x00	; 0
    1062:	8e 83       	std	Y+6, r24	; 0x06
    1064:	88 81       	ld	r24, Y
    1066:	90 e0       	ldi	r25, 0x00	; 0
    1068:	29 85       	ldd	r18, Y+9	; 0x09
    106a:	82 1b       	sub	r24, r18
    106c:	91 09       	sbc	r25, r1
    106e:	9d 87       	std	Y+13, r25	; 0x0d
    1070:	8c 87       	std	Y+12, r24	; 0x0c
    1072:	89 81       	ldd	r24, Y+1	; 0x01
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	28 85       	ldd	r18, Y+8	; 0x08
    1078:	82 1b       	sub	r24, r18
    107a:	91 09       	sbc	r25, r1
    107c:	9b 87       	std	Y+11, r25	; 0x0b
    107e:	8a 87       	std	Y+10, r24	; 0x0a
    1080:	ce 01       	movw	r24, r28
    1082:	0e 94 9b 07 	call	0xf36	; 0xf36 <MultiBoard_UpdateJoystickAngle>
    1086:	df 91       	pop	r29
    1088:	cf 91       	pop	r28
    108a:	08 95       	ret

0000108c <oled_write_command>:
    108c:	68 2f       	mov	r22, r24
    108e:	80 e0       	ldi	r24, 0x00	; 0
    1090:	90 e0       	ldi	r25, 0x00	; 0
    1092:	0e 94 11 0c 	call	0x1822	; 0x1822 <Universal_write>
    1096:	08 95       	ret

00001098 <oled_write_data>:
    1098:	ef 92       	push	r14
    109a:	ff 92       	push	r15
    109c:	0f 93       	push	r16
    109e:	1f 93       	push	r17
    10a0:	cf 93       	push	r28
    10a2:	df 93       	push	r29
    10a4:	61 15       	cp	r22, r1
    10a6:	71 05       	cpc	r23, r1
    10a8:	81 f0       	breq	.+32     	; 0x10ca <oled_write_data+0x32>
    10aa:	7c 01       	movw	r14, r24
    10ac:	8c 01       	movw	r16, r24
    10ae:	e6 0e       	add	r14, r22
    10b0:	f7 1e       	adc	r15, r23
    10b2:	c0 e0       	ldi	r28, 0x00	; 0
    10b4:	d2 e0       	ldi	r29, 0x02	; 2
    10b6:	f8 01       	movw	r30, r16
    10b8:	61 91       	ld	r22, Z+
    10ba:	8f 01       	movw	r16, r30
    10bc:	ce 01       	movw	r24, r28
    10be:	0e 94 11 0c 	call	0x1822	; 0x1822 <Universal_write>
    10c2:	21 96       	adiw	r28, 0x01	; 1
    10c4:	0e 15       	cp	r16, r14
    10c6:	1f 05       	cpc	r17, r15
    10c8:	b1 f7       	brne	.-20     	; 0x10b6 <oled_write_data+0x1e>
    10ca:	df 91       	pop	r29
    10cc:	cf 91       	pop	r28
    10ce:	1f 91       	pop	r17
    10d0:	0f 91       	pop	r16
    10d2:	ff 90       	pop	r15
    10d4:	ef 90       	pop	r14
    10d6:	08 95       	ret

000010d8 <oled_set_page>:
    10d8:	87 70       	andi	r24, 0x07	; 7
    10da:	80 6b       	ori	r24, 0xB0	; 176
    10dc:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    10e0:	08 95       	ret

000010e2 <oled_set_column>:
    10e2:	cf 93       	push	r28
    10e4:	c8 2f       	mov	r28, r24
    10e6:	82 95       	swap	r24
    10e8:	8f 70       	andi	r24, 0x0F	; 15
    10ea:	80 61       	ori	r24, 0x10	; 16
    10ec:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    10f0:	8c 2f       	mov	r24, r28
    10f2:	8f 70       	andi	r24, 0x0F	; 15
    10f4:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    10f8:	cf 91       	pop	r28
    10fa:	08 95       	ret

000010fc <oled_init>:
    10fc:	8e ea       	ldi	r24, 0xAE	; 174
    10fe:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    1102:	81 ea       	ldi	r24, 0xA1	; 161
    1104:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    1108:	8a ed       	ldi	r24, 0xDA	; 218
    110a:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    110e:	82 e1       	ldi	r24, 0x12	; 18
    1110:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    1114:	88 ec       	ldi	r24, 0xC8	; 200
    1116:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    111a:	88 ea       	ldi	r24, 0xA8	; 168
    111c:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    1120:	8f e3       	ldi	r24, 0x3F	; 63
    1122:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    1126:	85 ed       	ldi	r24, 0xD5	; 213
    1128:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    112c:	80 e8       	ldi	r24, 0x80	; 128
    112e:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    1132:	81 e8       	ldi	r24, 0x81	; 129
    1134:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    1138:	80 e5       	ldi	r24, 0x50	; 80
    113a:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    113e:	89 ed       	ldi	r24, 0xD9	; 217
    1140:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    1144:	81 e2       	ldi	r24, 0x21	; 33
    1146:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    114a:	80 e2       	ldi	r24, 0x20	; 32
    114c:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    1150:	82 e0       	ldi	r24, 0x02	; 2
    1152:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    1156:	8b ed       	ldi	r24, 0xDB	; 219
    1158:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    115c:	80 e3       	ldi	r24, 0x30	; 48
    115e:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    1162:	8d ea       	ldi	r24, 0xAD	; 173
    1164:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    1168:	80 e0       	ldi	r24, 0x00	; 0
    116a:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    116e:	84 ea       	ldi	r24, 0xA4	; 164
    1170:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    1174:	86 ea       	ldi	r24, 0xA6	; 166
    1176:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    117a:	8f ea       	ldi	r24, 0xAF	; 175
    117c:	0e 94 46 08 	call	0x108c	; 0x108c <oled_write_command>
    1180:	08 95       	ret

00001182 <oled_data_from_SRAM>:
    1182:	8f 92       	push	r8
    1184:	9f 92       	push	r9
    1186:	bf 92       	push	r11
    1188:	cf 92       	push	r12
    118a:	df 92       	push	r13
    118c:	ef 92       	push	r14
    118e:	ff 92       	push	r15
    1190:	0f 93       	push	r16
    1192:	1f 93       	push	r17
    1194:	cf 93       	push	r28
    1196:	df 93       	push	r29
    1198:	cd b7       	in	r28, 0x3d	; 61
    119a:	de b7       	in	r29, 0x3e	; 62
    119c:	c0 58       	subi	r28, 0x80	; 128
    119e:	d1 09       	sbc	r29, r1
    11a0:	0f b6       	in	r0, 0x3f	; 63
    11a2:	f8 94       	cli
    11a4:	de bf       	out	0x3e, r29	; 62
    11a6:	0f be       	out	0x3f, r0	; 63
    11a8:	cd bf       	out	0x3d, r28	; 61
    11aa:	ce 01       	movw	r24, r28
    11ac:	01 96       	adiw	r24, 0x01	; 1
    11ae:	4c 01       	movw	r8, r24
    11b0:	ee 24       	eor	r14, r14
    11b2:	ff 24       	eor	r15, r15
    11b4:	e8 1a       	sub	r14, r24
    11b6:	f9 0a       	sbc	r15, r25
    11b8:	b1 2c       	mov	r11, r1
    11ba:	6e 01       	movw	r12, r28
    11bc:	91 e8       	ldi	r25, 0x81	; 129
    11be:	c9 0e       	add	r12, r25
    11c0:	d1 1c       	adc	r13, r1
    11c2:	8b 2d       	mov	r24, r11
    11c4:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <oled_set_page>
    11c8:	80 e0       	ldi	r24, 0x00	; 0
    11ca:	0e 94 71 08 	call	0x10e2	; 0x10e2 <oled_set_column>
    11ce:	84 01       	movw	r16, r8
    11d0:	c8 01       	movw	r24, r16
    11d2:	8e 0d       	add	r24, r14
    11d4:	9f 1d       	adc	r25, r15
    11d6:	0e 94 01 0c 	call	0x1802	; 0x1802 <SRAM_read>
    11da:	f8 01       	movw	r30, r16
    11dc:	81 93       	st	Z+, r24
    11de:	8f 01       	movw	r16, r30
    11e0:	ec 15       	cp	r30, r12
    11e2:	fd 05       	cpc	r31, r13
    11e4:	a9 f7       	brne	.-22     	; 0x11d0 <oled_data_from_SRAM+0x4e>
    11e6:	60 e8       	ldi	r22, 0x80	; 128
    11e8:	70 e0       	ldi	r23, 0x00	; 0
    11ea:	ce 01       	movw	r24, r28
    11ec:	01 96       	adiw	r24, 0x01	; 1
    11ee:	0e 94 4c 08 	call	0x1098	; 0x1098 <oled_write_data>
    11f2:	b3 94       	inc	r11
    11f4:	f0 e8       	ldi	r31, 0x80	; 128
    11f6:	ef 0e       	add	r14, r31
    11f8:	f1 1c       	adc	r15, r1
    11fa:	88 e0       	ldi	r24, 0x08	; 8
    11fc:	b8 12       	cpse	r11, r24
    11fe:	e1 cf       	rjmp	.-62     	; 0x11c2 <oled_data_from_SRAM+0x40>
    1200:	c0 58       	subi	r28, 0x80	; 128
    1202:	df 4f       	sbci	r29, 0xFF	; 255
    1204:	0f b6       	in	r0, 0x3f	; 63
    1206:	f8 94       	cli
    1208:	de bf       	out	0x3e, r29	; 62
    120a:	0f be       	out	0x3f, r0	; 63
    120c:	cd bf       	out	0x3d, r28	; 61
    120e:	df 91       	pop	r29
    1210:	cf 91       	pop	r28
    1212:	1f 91       	pop	r17
    1214:	0f 91       	pop	r16
    1216:	ff 90       	pop	r15
    1218:	ef 90       	pop	r14
    121a:	df 90       	pop	r13
    121c:	cf 90       	pop	r12
    121e:	bf 90       	pop	r11
    1220:	9f 90       	pop	r9
    1222:	8f 90       	pop	r8
    1224:	08 95       	ret

00001226 <oled_write_screen_to_SRAM>:
    1226:	6f 92       	push	r6
    1228:	7f 92       	push	r7
    122a:	8f 92       	push	r8
    122c:	9f 92       	push	r9
    122e:	af 92       	push	r10
    1230:	bf 92       	push	r11
    1232:	cf 92       	push	r12
    1234:	df 92       	push	r13
    1236:	ef 92       	push	r14
    1238:	ff 92       	push	r15
    123a:	0f 93       	push	r16
    123c:	1f 93       	push	r17
    123e:	cf 93       	push	r28
    1240:	df 93       	push	r29
    1242:	4c 01       	movw	r8, r24
    1244:	e1 2c       	mov	r14, r1
    1246:	f1 2c       	mov	r15, r1
    1248:	0f 2e       	mov	r0, r31
    124a:	f0 ef       	ldi	r31, 0xF0	; 240
    124c:	6f 2e       	mov	r6, r31
    124e:	f2 e0       	ldi	r31, 0x02	; 2
    1250:	7f 2e       	mov	r7, r31
    1252:	f0 2d       	mov	r31, r0
    1254:	0f 2e       	mov	r0, r31
    1256:	f8 ef       	ldi	r31, 0xF8	; 248
    1258:	af 2e       	mov	r10, r31
    125a:	f2 e0       	ldi	r31, 0x02	; 2
    125c:	bf 2e       	mov	r11, r31
    125e:	f0 2d       	mov	r31, r0
    1260:	f4 01       	movw	r30, r8
    1262:	04 91       	lpm	r16, Z
    1264:	80 ee       	ldi	r24, 0xE0	; 224
    1266:	80 0f       	add	r24, r16
    1268:	80 36       	cpi	r24, 0x60	; 96
    126a:	f0 f4       	brcc	.+60     	; 0x12a8 <oled_write_screen_to_SRAM+0x82>
    126c:	10 e0       	ldi	r17, 0x00	; 0
    126e:	00 52       	subi	r16, 0x20	; 32
    1270:	11 09       	sbc	r17, r1
    1272:	00 0f       	add	r16, r16
    1274:	11 1f       	adc	r17, r17
    1276:	00 0f       	add	r16, r16
    1278:	11 1f       	adc	r17, r17
    127a:	00 0f       	add	r16, r16
    127c:	11 1f       	adc	r17, r17
    127e:	67 01       	movw	r12, r14
    1280:	f8 e0       	ldi	r31, 0x08	; 8
    1282:	cf 0e       	add	r12, r31
    1284:	d1 1c       	adc	r13, r1
    1286:	e7 01       	movw	r28, r14
    1288:	0e 19       	sub	r16, r14
    128a:	1f 09       	sbc	r17, r15
    128c:	f8 01       	movw	r30, r16
    128e:	ec 0f       	add	r30, r28
    1290:	fd 1f       	adc	r31, r29
    1292:	e0 51       	subi	r30, 0x10	; 16
    1294:	fd 4f       	sbci	r31, 0xFD	; 253
    1296:	64 91       	lpm	r22, Z
    1298:	ce 01       	movw	r24, r28
    129a:	0e 94 f1 0b 	call	0x17e2	; 0x17e2 <SRAM_write>
    129e:	21 96       	adiw	r28, 0x01	; 1
    12a0:	cc 16       	cp	r12, r28
    12a2:	dd 06       	cpc	r13, r29
    12a4:	99 f7       	brne	.-26     	; 0x128c <oled_write_screen_to_SRAM+0x66>
    12a6:	10 c0       	rjmp	.+32     	; 0x12c8 <oled_write_screen_to_SRAM+0xa2>
    12a8:	c0 ef       	ldi	r28, 0xF0	; 240
    12aa:	d2 e0       	ldi	r29, 0x02	; 2
    12ac:	87 01       	movw	r16, r14
    12ae:	06 19       	sub	r16, r6
    12b0:	17 09       	sbc	r17, r7
    12b2:	fe 01       	movw	r30, r28
    12b4:	64 91       	lpm	r22, Z
    12b6:	c8 01       	movw	r24, r16
    12b8:	8c 0f       	add	r24, r28
    12ba:	9d 1f       	adc	r25, r29
    12bc:	0e 94 f1 0b 	call	0x17e2	; 0x17e2 <SRAM_write>
    12c0:	21 96       	adiw	r28, 0x01	; 1
    12c2:	ca 15       	cp	r28, r10
    12c4:	db 05       	cpc	r29, r11
    12c6:	a9 f7       	brne	.-22     	; 0x12b2 <oled_write_screen_to_SRAM+0x8c>
    12c8:	ff ef       	ldi	r31, 0xFF	; 255
    12ca:	8f 1a       	sub	r8, r31
    12cc:	9f 0a       	sbc	r9, r31
    12ce:	88 e0       	ldi	r24, 0x08	; 8
    12d0:	e8 0e       	add	r14, r24
    12d2:	f1 1c       	adc	r15, r1
    12d4:	e1 14       	cp	r14, r1
    12d6:	e4 e0       	ldi	r30, 0x04	; 4
    12d8:	fe 06       	cpc	r15, r30
    12da:	09 f0       	breq	.+2      	; 0x12de <oled_write_screen_to_SRAM+0xb8>
    12dc:	c1 cf       	rjmp	.-126    	; 0x1260 <oled_write_screen_to_SRAM+0x3a>
    12de:	df 91       	pop	r29
    12e0:	cf 91       	pop	r28
    12e2:	1f 91       	pop	r17
    12e4:	0f 91       	pop	r16
    12e6:	ff 90       	pop	r15
    12e8:	ef 90       	pop	r14
    12ea:	df 90       	pop	r13
    12ec:	cf 90       	pop	r12
    12ee:	bf 90       	pop	r11
    12f0:	af 90       	pop	r10
    12f2:	9f 90       	pop	r9
    12f4:	8f 90       	pop	r8
    12f6:	7f 90       	pop	r7
    12f8:	6f 90       	pop	r6
    12fa:	08 95       	ret

000012fc <oled_write_line_to_SRAM>:
    12fc:	8f 92       	push	r8
    12fe:	9f 92       	push	r9
    1300:	bf 92       	push	r11
    1302:	cf 92       	push	r12
    1304:	df 92       	push	r13
    1306:	ef 92       	push	r14
    1308:	ff 92       	push	r15
    130a:	0f 93       	push	r16
    130c:	1f 93       	push	r17
    130e:	cf 93       	push	r28
    1310:	df 93       	push	r29
    1312:	88 30       	cpi	r24, 0x08	; 8
    1314:	08 f0       	brcs	.+2      	; 0x1318 <oled_write_line_to_SRAM+0x1c>
    1316:	5e c0       	rjmp	.+188    	; 0x13d4 <oled_write_line_to_SRAM+0xd8>
    1318:	fb 01       	movw	r30, r22
    131a:	90 e8       	ldi	r25, 0x80	; 128
    131c:	89 9f       	mul	r24, r25
    131e:	60 01       	movw	r12, r0
    1320:	11 24       	eor	r1, r1
    1322:	80 81       	ld	r24, Z
    1324:	88 23       	and	r24, r24
    1326:	09 f4       	brne	.+2      	; 0x132a <oled_write_line_to_SRAM+0x2e>
    1328:	47 c0       	rjmp	.+142    	; 0x13b8 <oled_write_line_to_SRAM+0xbc>
    132a:	76 01       	movw	r14, r12
    132c:	8b 01       	movw	r16, r22
    132e:	b1 2c       	mov	r11, r1
    1330:	0a c0       	rjmp	.+20     	; 0x1346 <oled_write_line_to_SRAM+0x4a>
    1332:	0f 5f       	subi	r16, 0xFF	; 255
    1334:	1f 4f       	sbci	r17, 0xFF	; 255
    1336:	a8 e0       	ldi	r26, 0x08	; 8
    1338:	ea 0e       	add	r14, r26
    133a:	f1 1c       	adc	r15, r1
    133c:	f8 01       	movw	r30, r16
    133e:	80 81       	ld	r24, Z
    1340:	88 23       	and	r24, r24
    1342:	09 f4       	brne	.+2      	; 0x1346 <oled_write_line_to_SRAM+0x4a>
    1344:	3a c0       	rjmp	.+116    	; 0x13ba <oled_write_line_to_SRAM+0xbe>
    1346:	c0 e0       	ldi	r28, 0x00	; 0
    1348:	d0 e0       	ldi	r29, 0x00	; 0
    134a:	d8 01       	movw	r26, r16
    134c:	ec 91       	ld	r30, X
    134e:	f0 e0       	ldi	r31, 0x00	; 0
    1350:	b0 97       	sbiw	r30, 0x20	; 32
    1352:	ee 0f       	add	r30, r30
    1354:	ff 1f       	adc	r31, r31
    1356:	ee 0f       	add	r30, r30
    1358:	ff 1f       	adc	r31, r31
    135a:	ee 0f       	add	r30, r30
    135c:	ff 1f       	adc	r31, r31
    135e:	ec 0f       	add	r30, r28
    1360:	fd 1f       	adc	r31, r29
    1362:	e0 51       	subi	r30, 0x10	; 16
    1364:	fd 4f       	sbci	r31, 0xFD	; 253
    1366:	64 91       	lpm	r22, Z
    1368:	c7 01       	movw	r24, r14
    136a:	8c 0f       	add	r24, r28
    136c:	9d 1f       	adc	r25, r29
    136e:	0e 94 f1 0b 	call	0x17e2	; 0x17e2 <SRAM_write>
    1372:	21 96       	adiw	r28, 0x01	; 1
    1374:	c8 30       	cpi	r28, 0x08	; 8
    1376:	d1 05       	cpc	r29, r1
    1378:	41 f7       	brne	.-48     	; 0x134a <oled_write_line_to_SRAM+0x4e>
    137a:	b3 94       	inc	r11
    137c:	b0 e1       	ldi	r27, 0x10	; 16
    137e:	bb 12       	cpse	r11, r27
    1380:	d8 cf       	rjmp	.-80     	; 0x1332 <oled_write_line_to_SRAM+0x36>
    1382:	28 c0       	rjmp	.+80     	; 0x13d4 <oled_write_line_to_SRAM+0xd8>
    1384:	fe 01       	movw	r30, r28
    1386:	64 91       	lpm	r22, Z
    1388:	c8 01       	movw	r24, r16
    138a:	8c 0f       	add	r24, r28
    138c:	9d 1f       	adc	r25, r29
    138e:	0e 94 f1 0b 	call	0x17e2	; 0x17e2 <SRAM_write>
    1392:	21 96       	adiw	r28, 0x01	; 1
    1394:	ce 15       	cp	r28, r14
    1396:	df 05       	cpc	r29, r15
    1398:	a9 f7       	brne	.-22     	; 0x1384 <oled_write_line_to_SRAM+0x88>
    139a:	b3 94       	inc	r11
    139c:	ff e0       	ldi	r31, 0x0F	; 15
    139e:	fb 15       	cp	r31, r11
    13a0:	c8 f0       	brcs	.+50     	; 0x13d4 <oled_write_line_to_SRAM+0xd8>
    13a2:	c0 ef       	ldi	r28, 0xF0	; 240
    13a4:	d2 e0       	ldi	r29, 0x02	; 2
    13a6:	86 01       	movw	r16, r12
    13a8:	88 e0       	ldi	r24, 0x08	; 8
    13aa:	b8 9e       	mul	r11, r24
    13ac:	00 0d       	add	r16, r0
    13ae:	11 1d       	adc	r17, r1
    13b0:	11 24       	eor	r1, r1
    13b2:	08 19       	sub	r16, r8
    13b4:	19 09       	sbc	r17, r9
    13b6:	e6 cf       	rjmp	.-52     	; 0x1384 <oled_write_line_to_SRAM+0x88>
    13b8:	b1 2c       	mov	r11, r1
    13ba:	0f 2e       	mov	r0, r31
    13bc:	f0 ef       	ldi	r31, 0xF0	; 240
    13be:	8f 2e       	mov	r8, r31
    13c0:	f2 e0       	ldi	r31, 0x02	; 2
    13c2:	9f 2e       	mov	r9, r31
    13c4:	f0 2d       	mov	r31, r0
    13c6:	0f 2e       	mov	r0, r31
    13c8:	f8 ef       	ldi	r31, 0xF8	; 248
    13ca:	ef 2e       	mov	r14, r31
    13cc:	f2 e0       	ldi	r31, 0x02	; 2
    13ce:	ff 2e       	mov	r15, r31
    13d0:	f0 2d       	mov	r31, r0
    13d2:	e7 cf       	rjmp	.-50     	; 0x13a2 <oled_write_line_to_SRAM+0xa6>
    13d4:	df 91       	pop	r29
    13d6:	cf 91       	pop	r28
    13d8:	1f 91       	pop	r17
    13da:	0f 91       	pop	r16
    13dc:	ff 90       	pop	r15
    13de:	ef 90       	pop	r14
    13e0:	df 90       	pop	r13
    13e2:	cf 90       	pop	r12
    13e4:	bf 90       	pop	r11
    13e6:	9f 90       	pop	r9
    13e8:	8f 90       	pop	r8
    13ea:	08 95       	ret

000013ec <oled_write_pixel_to_SRAM>:
    13ec:	0f 93       	push	r16
    13ee:	1f 93       	push	r17
    13f0:	cf 93       	push	r28
    13f2:	df 93       	push	r29
    13f4:	80 34       	cpi	r24, 0x40	; 64
    13f6:	48 f5       	brcc	.+82     	; 0x144a <oled_write_pixel_to_SRAM+0x5e>
    13f8:	66 23       	and	r22, r22
    13fa:	3c f1       	brlt	.+78     	; 0x144a <oled_write_pixel_to_SRAM+0x5e>
    13fc:	04 2f       	mov	r16, r20
    13fe:	18 2f       	mov	r17, r24
    1400:	86 95       	lsr	r24
    1402:	86 95       	lsr	r24
    1404:	86 95       	lsr	r24
    1406:	c6 2f       	mov	r28, r22
    1408:	d0 e0       	ldi	r29, 0x00	; 0
    140a:	90 e8       	ldi	r25, 0x80	; 128
    140c:	89 9f       	mul	r24, r25
    140e:	c0 0d       	add	r28, r0
    1410:	d1 1d       	adc	r29, r1
    1412:	11 24       	eor	r1, r1
    1414:	ce 01       	movw	r24, r28
    1416:	0e 94 01 0c 	call	0x1802	; 0x1802 <SRAM_read>
    141a:	17 70       	andi	r17, 0x07	; 7
    141c:	00 23       	and	r16, r16
    141e:	49 f0       	breq	.+18     	; 0x1432 <oled_write_pixel_to_SRAM+0x46>
    1420:	61 e0       	ldi	r22, 0x01	; 1
    1422:	70 e0       	ldi	r23, 0x00	; 0
    1424:	02 c0       	rjmp	.+4      	; 0x142a <oled_write_pixel_to_SRAM+0x3e>
    1426:	66 0f       	add	r22, r22
    1428:	77 1f       	adc	r23, r23
    142a:	1a 95       	dec	r17
    142c:	e2 f7       	brpl	.-8      	; 0x1426 <oled_write_pixel_to_SRAM+0x3a>
    142e:	68 2b       	or	r22, r24
    1430:	09 c0       	rjmp	.+18     	; 0x1444 <oled_write_pixel_to_SRAM+0x58>
    1432:	61 e0       	ldi	r22, 0x01	; 1
    1434:	70 e0       	ldi	r23, 0x00	; 0
    1436:	02 c0       	rjmp	.+4      	; 0x143c <oled_write_pixel_to_SRAM+0x50>
    1438:	66 0f       	add	r22, r22
    143a:	77 1f       	adc	r23, r23
    143c:	1a 95       	dec	r17
    143e:	e2 f7       	brpl	.-8      	; 0x1438 <oled_write_pixel_to_SRAM+0x4c>
    1440:	60 95       	com	r22
    1442:	68 23       	and	r22, r24
    1444:	ce 01       	movw	r24, r28
    1446:	0e 94 f1 0b 	call	0x17e2	; 0x17e2 <SRAM_write>
    144a:	df 91       	pop	r29
    144c:	cf 91       	pop	r28
    144e:	1f 91       	pop	r17
    1450:	0f 91       	pop	r16
    1452:	08 95       	ret

00001454 <oled_clear_screen>:
    1454:	cf 93       	push	r28
    1456:	df 93       	push	r29
    1458:	c0 e0       	ldi	r28, 0x00	; 0
    145a:	d0 e0       	ldi	r29, 0x00	; 0
    145c:	60 e0       	ldi	r22, 0x00	; 0
    145e:	ce 01       	movw	r24, r28
    1460:	0e 94 f1 0b 	call	0x17e2	; 0x17e2 <SRAM_write>
    1464:	21 96       	adiw	r28, 0x01	; 1
    1466:	c1 15       	cp	r28, r1
    1468:	84 e0       	ldi	r24, 0x04	; 4
    146a:	d8 07       	cpc	r29, r24
    146c:	b9 f7       	brne	.-18     	; 0x145c <oled_clear_screen+0x8>
    146e:	df 91       	pop	r29
    1470:	cf 91       	pop	r28
    1472:	08 95       	ret

00001474 <oled_draw_line>:
    1474:	6f 92       	push	r6
    1476:	7f 92       	push	r7
    1478:	8f 92       	push	r8
    147a:	9f 92       	push	r9
    147c:	af 92       	push	r10
    147e:	bf 92       	push	r11
    1480:	cf 92       	push	r12
    1482:	df 92       	push	r13
    1484:	ef 92       	push	r14
    1486:	ff 92       	push	r15
    1488:	0f 93       	push	r16
    148a:	1f 93       	push	r17
    148c:	cf 93       	push	r28
    148e:	df 93       	push	r29
    1490:	c8 2f       	mov	r28, r24
    1492:	d6 2f       	mov	r29, r22
    1494:	94 2e       	mov	r9, r20
    1496:	62 2e       	mov	r6, r18
    1498:	84 2f       	mov	r24, r20
    149a:	90 e0       	ldi	r25, 0x00	; 0
    149c:	8c 1b       	sub	r24, r28
    149e:	91 09       	sbc	r25, r1
    14a0:	7c 01       	movw	r14, r24
    14a2:	22 f4       	brpl	.+8      	; 0x14ac <oled_draw_line+0x38>
    14a4:	ee 24       	eor	r14, r14
    14a6:	ff 24       	eor	r15, r15
    14a8:	e8 1a       	sub	r14, r24
    14aa:	f9 0a       	sbc	r15, r25
    14ac:	86 2d       	mov	r24, r6
    14ae:	90 e0       	ldi	r25, 0x00	; 0
    14b0:	8d 1b       	sub	r24, r29
    14b2:	91 09       	sbc	r25, r1
    14b4:	5c 01       	movw	r10, r24
    14b6:	22 f4       	brpl	.+8      	; 0x14c0 <oled_draw_line+0x4c>
    14b8:	aa 24       	eor	r10, r10
    14ba:	bb 24       	eor	r11, r11
    14bc:	a8 1a       	sub	r10, r24
    14be:	b9 0a       	sbc	r11, r25
    14c0:	c9 15       	cp	r28, r9
    14c2:	18 f0       	brcs	.+6      	; 0x14ca <oled_draw_line+0x56>
    14c4:	88 24       	eor	r8, r8
    14c6:	8a 94       	dec	r8
    14c8:	02 c0       	rjmp	.+4      	; 0x14ce <oled_draw_line+0x5a>
    14ca:	88 24       	eor	r8, r8
    14cc:	83 94       	inc	r8
    14ce:	d6 15       	cp	r29, r6
    14d0:	18 f0       	brcs	.+6      	; 0x14d8 <oled_draw_line+0x64>
    14d2:	77 24       	eor	r7, r7
    14d4:	7a 94       	dec	r7
    14d6:	02 c0       	rjmp	.+4      	; 0x14dc <oled_draw_line+0x68>
    14d8:	77 24       	eor	r7, r7
    14da:	73 94       	inc	r7
    14dc:	87 01       	movw	r16, r14
    14de:	0a 19       	sub	r16, r10
    14e0:	1b 09       	sbc	r17, r11
    14e2:	cc 24       	eor	r12, r12
    14e4:	dd 24       	eor	r13, r13
    14e6:	ca 18       	sub	r12, r10
    14e8:	db 08       	sbc	r13, r11
    14ea:	41 e0       	ldi	r20, 0x01	; 1
    14ec:	6c 2f       	mov	r22, r28
    14ee:	8d 2f       	mov	r24, r29
    14f0:	0e 94 f6 09 	call	0x13ec	; 0x13ec <oled_write_pixel_to_SRAM>
    14f4:	c9 11       	cpse	r28, r9
    14f6:	02 c0       	rjmp	.+4      	; 0x14fc <oled_draw_line+0x88>
    14f8:	d6 15       	cp	r29, r6
    14fa:	81 f0       	breq	.+32     	; 0x151c <oled_draw_line+0xa8>
    14fc:	c8 01       	movw	r24, r16
    14fe:	88 0f       	add	r24, r24
    1500:	99 1f       	adc	r25, r25
    1502:	c8 16       	cp	r12, r24
    1504:	d9 06       	cpc	r13, r25
    1506:	1c f4       	brge	.+6      	; 0x150e <oled_draw_line+0x9a>
    1508:	0a 19       	sub	r16, r10
    150a:	1b 09       	sbc	r17, r11
    150c:	c8 0d       	add	r28, r8
    150e:	8e 15       	cp	r24, r14
    1510:	9f 05       	cpc	r25, r15
    1512:	5c f7       	brge	.-42     	; 0x14ea <oled_draw_line+0x76>
    1514:	0e 0d       	add	r16, r14
    1516:	1f 1d       	adc	r17, r15
    1518:	d7 0d       	add	r29, r7
    151a:	e7 cf       	rjmp	.-50     	; 0x14ea <oled_draw_line+0x76>
    151c:	df 91       	pop	r29
    151e:	cf 91       	pop	r28
    1520:	1f 91       	pop	r17
    1522:	0f 91       	pop	r16
    1524:	ff 90       	pop	r15
    1526:	ef 90       	pop	r14
    1528:	df 90       	pop	r13
    152a:	cf 90       	pop	r12
    152c:	bf 90       	pop	r11
    152e:	af 90       	pop	r10
    1530:	9f 90       	pop	r9
    1532:	8f 90       	pop	r8
    1534:	7f 90       	pop	r7
    1536:	6f 90       	pop	r6
    1538:	08 95       	ret

0000153a <oled_draw_circle>:
    153a:	9f 92       	push	r9
    153c:	af 92       	push	r10
    153e:	bf 92       	push	r11
    1540:	cf 92       	push	r12
    1542:	df 92       	push	r13
    1544:	ef 92       	push	r14
    1546:	ff 92       	push	r15
    1548:	0f 93       	push	r16
    154a:	1f 93       	push	r17
    154c:	cf 93       	push	r28
    154e:	df 93       	push	r29
    1550:	98 2e       	mov	r9, r24
    1552:	c6 2e       	mov	r12, r22
    1554:	c4 2f       	mov	r28, r20
    1556:	d0 e0       	ldi	r29, 0x00	; 0
    1558:	a1 2c       	mov	r10, r1
    155a:	b1 2c       	mov	r11, r1
    155c:	00 e0       	ldi	r16, 0x00	; 0
    155e:	10 e0       	ldi	r17, 0x00	; 0
    1560:	41 e0       	ldi	r20, 0x01	; 1
    1562:	fc 2e       	mov	r15, r28
    1564:	f9 0c       	add	r15, r9
    1566:	6f 2d       	mov	r22, r15
    1568:	dc 2c       	mov	r13, r12
    156a:	d0 0e       	add	r13, r16
    156c:	8d 2d       	mov	r24, r13
    156e:	0e 94 f6 09 	call	0x13ec	; 0x13ec <oled_write_pixel_to_SRAM>
    1572:	41 e0       	ldi	r20, 0x01	; 1
    1574:	e9 2c       	mov	r14, r9
    1576:	ec 1a       	sub	r14, r28
    1578:	6e 2d       	mov	r22, r14
    157a:	8d 2d       	mov	r24, r13
    157c:	0e 94 f6 09 	call	0x13ec	; 0x13ec <oled_write_pixel_to_SRAM>
    1580:	41 e0       	ldi	r20, 0x01	; 1
    1582:	6f 2d       	mov	r22, r15
    1584:	fc 2c       	mov	r15, r12
    1586:	f0 1a       	sub	r15, r16
    1588:	8f 2d       	mov	r24, r15
    158a:	0e 94 f6 09 	call	0x13ec	; 0x13ec <oled_write_pixel_to_SRAM>
    158e:	41 e0       	ldi	r20, 0x01	; 1
    1590:	6e 2d       	mov	r22, r14
    1592:	8f 2d       	mov	r24, r15
    1594:	0e 94 f6 09 	call	0x13ec	; 0x13ec <oled_write_pixel_to_SRAM>
    1598:	41 e0       	ldi	r20, 0x01	; 1
    159a:	f9 2c       	mov	r15, r9
    159c:	f0 0e       	add	r15, r16
    159e:	6f 2d       	mov	r22, r15
    15a0:	dc 2e       	mov	r13, r28
    15a2:	dc 0c       	add	r13, r12
    15a4:	8d 2d       	mov	r24, r13
    15a6:	0e 94 f6 09 	call	0x13ec	; 0x13ec <oled_write_pixel_to_SRAM>
    15aa:	41 e0       	ldi	r20, 0x01	; 1
    15ac:	e9 2c       	mov	r14, r9
    15ae:	e0 1a       	sub	r14, r16
    15b0:	6e 2d       	mov	r22, r14
    15b2:	8d 2d       	mov	r24, r13
    15b4:	0e 94 f6 09 	call	0x13ec	; 0x13ec <oled_write_pixel_to_SRAM>
    15b8:	41 e0       	ldi	r20, 0x01	; 1
    15ba:	6f 2d       	mov	r22, r15
    15bc:	fc 2c       	mov	r15, r12
    15be:	fc 1a       	sub	r15, r28
    15c0:	8f 2d       	mov	r24, r15
    15c2:	0e 94 f6 09 	call	0x13ec	; 0x13ec <oled_write_pixel_to_SRAM>
    15c6:	41 e0       	ldi	r20, 0x01	; 1
    15c8:	6e 2d       	mov	r22, r14
    15ca:	8f 2d       	mov	r24, r15
    15cc:	0e 94 f6 09 	call	0x13ec	; 0x13ec <oled_write_pixel_to_SRAM>
    15d0:	1a 14       	cp	r1, r10
    15d2:	1b 04       	cpc	r1, r11
    15d4:	5c f0       	brlt	.+22     	; 0x15ec <oled_draw_circle+0xb2>
    15d6:	0f 5f       	subi	r16, 0xFF	; 255
    15d8:	1f 4f       	sbci	r17, 0xFF	; 255
    15da:	c8 01       	movw	r24, r16
    15dc:	88 0f       	add	r24, r24
    15de:	99 1f       	adc	r25, r25
    15e0:	01 96       	adiw	r24, 0x01	; 1
    15e2:	a8 0e       	add	r10, r24
    15e4:	b9 1e       	adc	r11, r25
    15e6:	1a 14       	cp	r1, r10
    15e8:	1b 04       	cpc	r1, r11
    15ea:	3c f4       	brge	.+14     	; 0x15fa <oled_draw_circle+0xc0>
    15ec:	21 97       	sbiw	r28, 0x01	; 1
    15ee:	ce 01       	movw	r24, r28
    15f0:	88 0f       	add	r24, r24
    15f2:	99 1f       	adc	r25, r25
    15f4:	01 96       	adiw	r24, 0x01	; 1
    15f6:	a8 1a       	sub	r10, r24
    15f8:	b9 0a       	sbc	r11, r25
    15fa:	c0 17       	cp	r28, r16
    15fc:	d1 07       	cpc	r29, r17
    15fe:	0c f0       	brlt	.+2      	; 0x1602 <oled_draw_circle+0xc8>
    1600:	af cf       	rjmp	.-162    	; 0x1560 <oled_draw_circle+0x26>
    1602:	df 91       	pop	r29
    1604:	cf 91       	pop	r28
    1606:	1f 91       	pop	r17
    1608:	0f 91       	pop	r16
    160a:	ff 90       	pop	r15
    160c:	ef 90       	pop	r14
    160e:	df 90       	pop	r13
    1610:	cf 90       	pop	r12
    1612:	bf 90       	pop	r11
    1614:	af 90       	pop	r10
    1616:	9f 90       	pop	r9
    1618:	08 95       	ret

0000161a <oled_draw_square>:
    161a:	0f 93       	push	r16
    161c:	1f 93       	push	r17
    161e:	cf 93       	push	r28
    1620:	df 93       	push	r29
    1622:	08 2f       	mov	r16, r24
    1624:	16 2f       	mov	r17, r22
    1626:	d2 2f       	mov	r29, r18
    1628:	c8 2f       	mov	r28, r24
    162a:	c4 0f       	add	r28, r20
    162c:	26 2f       	mov	r18, r22
    162e:	4c 2f       	mov	r20, r28
    1630:	0e 94 3a 0a 	call	0x1474	; 0x1474 <oled_draw_line>
    1634:	d1 0f       	add	r29, r17
    1636:	2d 2f       	mov	r18, r29
    1638:	4c 2f       	mov	r20, r28
    163a:	6d 2f       	mov	r22, r29
    163c:	80 2f       	mov	r24, r16
    163e:	0e 94 3a 0a 	call	0x1474	; 0x1474 <oled_draw_line>
    1642:	2d 2f       	mov	r18, r29
    1644:	40 2f       	mov	r20, r16
    1646:	61 2f       	mov	r22, r17
    1648:	80 2f       	mov	r24, r16
    164a:	0e 94 3a 0a 	call	0x1474	; 0x1474 <oled_draw_line>
    164e:	2d 2f       	mov	r18, r29
    1650:	4c 2f       	mov	r20, r28
    1652:	61 2f       	mov	r22, r17
    1654:	8c 2f       	mov	r24, r28
    1656:	0e 94 3a 0a 	call	0x1474	; 0x1474 <oled_draw_line>
    165a:	df 91       	pop	r29
    165c:	cf 91       	pop	r28
    165e:	1f 91       	pop	r17
    1660:	0f 91       	pop	r16
    1662:	08 95       	ret

00001664 <__vector_15>:
    1664:	1f 92       	push	r1
    1666:	0f 92       	push	r0
    1668:	0f b6       	in	r0, 0x3f	; 63
    166a:	0f 92       	push	r0
    166c:	11 24       	eor	r1, r1
    166e:	8f 93       	push	r24
    1670:	9f 93       	push	r25
    1672:	af 93       	push	r26
    1674:	bf 93       	push	r27
    1676:	80 91 c1 01 	lds	r24, 0x01C1	; 0x8001c1 <overflow_count1>
    167a:	90 91 c2 01 	lds	r25, 0x01C2	; 0x8001c2 <overflow_count1+0x1>
    167e:	a0 91 c3 01 	lds	r26, 0x01C3	; 0x8001c3 <overflow_count1+0x2>
    1682:	b0 91 c4 01 	lds	r27, 0x01C4	; 0x8001c4 <overflow_count1+0x3>
    1686:	01 96       	adiw	r24, 0x01	; 1
    1688:	a1 1d       	adc	r26, r1
    168a:	b1 1d       	adc	r27, r1
    168c:	80 93 c1 01 	sts	0x01C1, r24	; 0x8001c1 <overflow_count1>
    1690:	90 93 c2 01 	sts	0x01C2, r25	; 0x8001c2 <overflow_count1+0x1>
    1694:	a0 93 c3 01 	sts	0x01C3, r26	; 0x8001c3 <overflow_count1+0x2>
    1698:	b0 93 c4 01 	sts	0x01C4, r27	; 0x8001c4 <overflow_count1+0x3>
    169c:	bf 91       	pop	r27
    169e:	af 91       	pop	r26
    16a0:	9f 91       	pop	r25
    16a2:	8f 91       	pop	r24
    16a4:	0f 90       	pop	r0
    16a6:	0f be       	out	0x3f, r0	; 63
    16a8:	0f 90       	pop	r0
    16aa:	1f 90       	pop	r1
    16ac:	18 95       	reti

000016ae <__vector_9>:
    16ae:	1f 92       	push	r1
    16b0:	0f 92       	push	r0
    16b2:	0f b6       	in	r0, 0x3f	; 63
    16b4:	0f 92       	push	r0
    16b6:	11 24       	eor	r1, r1
    16b8:	8f 93       	push	r24
    16ba:	9f 93       	push	r25
    16bc:	af 93       	push	r26
    16be:	bf 93       	push	r27
    16c0:	80 91 bd 01 	lds	r24, 0x01BD	; 0x8001bd <overflow_count3>
    16c4:	90 91 be 01 	lds	r25, 0x01BE	; 0x8001be <overflow_count3+0x1>
    16c8:	a0 91 bf 01 	lds	r26, 0x01BF	; 0x8001bf <overflow_count3+0x2>
    16cc:	b0 91 c0 01 	lds	r27, 0x01C0	; 0x8001c0 <overflow_count3+0x3>
    16d0:	01 96       	adiw	r24, 0x01	; 1
    16d2:	a1 1d       	adc	r26, r1
    16d4:	b1 1d       	adc	r27, r1
    16d6:	80 93 bd 01 	sts	0x01BD, r24	; 0x8001bd <overflow_count3>
    16da:	90 93 be 01 	sts	0x01BE, r25	; 0x8001be <overflow_count3+0x1>
    16de:	a0 93 bf 01 	sts	0x01BF, r26	; 0x8001bf <overflow_count3+0x2>
    16e2:	b0 93 c0 01 	sts	0x01C0, r27	; 0x8001c0 <overflow_count3+0x3>
    16e6:	bf 91       	pop	r27
    16e8:	af 91       	pop	r26
    16ea:	9f 91       	pop	r25
    16ec:	8f 91       	pop	r24
    16ee:	0f 90       	pop	r0
    16f0:	0f be       	out	0x3f, r0	; 63
    16f2:	0f 90       	pop	r0
    16f4:	1f 90       	pop	r1
    16f6:	18 95       	reti

000016f8 <setup_timer>:
    16f8:	1f bc       	out	0x2f, r1	; 47
    16fa:	81 e0       	ldi	r24, 0x01	; 1
    16fc:	8e bd       	out	0x2e, r24	; 46
    16fe:	89 b7       	in	r24, 0x39	; 57
    1700:	80 68       	ori	r24, 0x80	; 128
    1702:	89 bf       	out	0x39, r24	; 57
    1704:	1d bc       	out	0x2d, r1	; 45
    1706:	1c bc       	out	0x2c, r1	; 44
    1708:	10 92 8b 00 	sts	0x008B, r1	; 0x80008b <__DATA_REGION_ORIGIN__+0x2b>
    170c:	85 e0       	ldi	r24, 0x05	; 5
    170e:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__DATA_REGION_ORIGIN__+0x2a>
    1712:	89 b7       	in	r24, 0x39	; 57
    1714:	84 60       	ori	r24, 0x04	; 4
    1716:	89 bf       	out	0x39, r24	; 57
    1718:	10 92 89 00 	sts	0x0089, r1	; 0x800089 <__DATA_REGION_ORIGIN__+0x29>
    171c:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__DATA_REGION_ORIGIN__+0x28>
    1720:	08 95       	ret

00001722 <screen_cycles>:
    1722:	80 91 c1 01 	lds	r24, 0x01C1	; 0x8001c1 <overflow_count1>
    1726:	90 91 c2 01 	lds	r25, 0x01C2	; 0x8001c2 <overflow_count1+0x1>
    172a:	a0 91 c3 01 	lds	r26, 0x01C3	; 0x8001c3 <overflow_count1+0x2>
    172e:	b0 91 c4 01 	lds	r27, 0x01C4	; 0x8001c4 <overflow_count1+0x3>
    1732:	2c b5       	in	r18, 0x2c	; 44
    1734:	3d b5       	in	r19, 0x2d	; 45
    1736:	dc 01       	movw	r26, r24
    1738:	99 27       	eor	r25, r25
    173a:	88 27       	eor	r24, r24
    173c:	bc 01       	movw	r22, r24
    173e:	cd 01       	movw	r24, r26
    1740:	62 0f       	add	r22, r18
    1742:	73 1f       	adc	r23, r19
    1744:	81 1d       	adc	r24, r1
    1746:	91 1d       	adc	r25, r1
    1748:	08 95       	ret

0000174a <screen_ms>:
    174a:	0e 94 91 0b 	call	0x1722	; 0x1722 <screen_cycles>
    174e:	23 e3       	ldi	r18, 0x33	; 51
    1750:	33 e1       	ldi	r19, 0x13	; 19
    1752:	40 e0       	ldi	r20, 0x00	; 0
    1754:	50 e0       	ldi	r21, 0x00	; 0
    1756:	0e 94 45 0c 	call	0x188a	; 0x188a <__udivmodsi4>
    175a:	ca 01       	movw	r24, r20
    175c:	b9 01       	movw	r22, r18
    175e:	08 95       	ret

00001760 <restart_screen_timer>:
    1760:	1d bc       	out	0x2d, r1	; 45
    1762:	1c bc       	out	0x2c, r1	; 44
    1764:	10 92 c1 01 	sts	0x01C1, r1	; 0x8001c1 <overflow_count1>
    1768:	10 92 c2 01 	sts	0x01C2, r1	; 0x8001c2 <overflow_count1+0x1>
    176c:	10 92 c3 01 	sts	0x01C3, r1	; 0x8001c3 <overflow_count1+0x2>
    1770:	10 92 c4 01 	sts	0x01C4, r1	; 0x8001c4 <overflow_count1+0x3>
    1774:	08 95       	ret

00001776 <general_cycles>:
    1776:	80 91 bd 01 	lds	r24, 0x01BD	; 0x8001bd <overflow_count3>
    177a:	90 91 be 01 	lds	r25, 0x01BE	; 0x8001be <overflow_count3+0x1>
    177e:	a0 91 bf 01 	lds	r26, 0x01BF	; 0x8001bf <overflow_count3+0x2>
    1782:	b0 91 c0 01 	lds	r27, 0x01C0	; 0x8001c0 <overflow_count3+0x3>
    1786:	20 91 88 00 	lds	r18, 0x0088	; 0x800088 <__DATA_REGION_ORIGIN__+0x28>
    178a:	30 91 89 00 	lds	r19, 0x0089	; 0x800089 <__DATA_REGION_ORIGIN__+0x29>
    178e:	dc 01       	movw	r26, r24
    1790:	99 27       	eor	r25, r25
    1792:	88 27       	eor	r24, r24
    1794:	bc 01       	movw	r22, r24
    1796:	cd 01       	movw	r24, r26
    1798:	62 0f       	add	r22, r18
    179a:	73 1f       	adc	r23, r19
    179c:	81 1d       	adc	r24, r1
    179e:	91 1d       	adc	r25, r1
    17a0:	08 95       	ret

000017a2 <general_ms>:
    17a2:	0e 94 bb 0b 	call	0x1776	; 0x1776 <general_cycles>
    17a6:	9b 01       	movw	r18, r22
    17a8:	ac 01       	movw	r20, r24
    17aa:	a8 ee       	ldi	r26, 0xE8	; 232
    17ac:	b3 e0       	ldi	r27, 0x03	; 3
    17ae:	0e 94 67 0c 	call	0x18ce	; 0x18ce <__muluhisi3>
    17b2:	20 ec       	ldi	r18, 0xC0	; 192
    17b4:	32 e1       	ldi	r19, 0x12	; 18
    17b6:	40 e0       	ldi	r20, 0x00	; 0
    17b8:	50 e0       	ldi	r21, 0x00	; 0
    17ba:	0e 94 45 0c 	call	0x188a	; 0x188a <__udivmodsi4>
    17be:	ca 01       	movw	r24, r20
    17c0:	b9 01       	movw	r22, r18
    17c2:	08 95       	ret

000017c4 <externalMemoryInit>:
 */ 
#include "XMEM_Decode.h"
// Funksjon for ï¿½ initialisere det eksterne minnet (SRAM + latch)
void externalMemoryInit(void) {
	// Set Port A (AD0-AD7) og Port C (A8-A15) som utgang for adresse- og databuss
	DDRA = 0xFF;  // PA0-PA7 som utgang
    17c4:	8f ef       	ldi	r24, 0xFF	; 255
    17c6:	8a bb       	out	0x1a, r24	; 26
	DDRC = 0x0F ;  // PC0-PC3 som utgang
    17c8:	8f e0       	ldi	r24, 0x0F	; 15
    17ca:	84 bb       	out	0x14, r24	; 20
	
	// Set Port D (PD6 og PD7) som utgang for WR og RD signal
	setBit(DDRD, PD6);  // WR
    17cc:	8e 9a       	sbi	0x11, 6	; 17
	setBit(DDRD, PD7);  // RD
    17ce:	8f 9a       	sbi	0x11, 7	; 17

	// Set Port E (PE1) som utgang for ALE
	setBit(DDRE, PE1);  // ALE
    17d0:	31 9a       	sbi	0x06, 1	; 6

	// Aktivere ekstern minnegrensesnitt
	setBit(MCUCR, SRE);   // Enable external SRAM interface
    17d2:	85 b7       	in	r24, 0x35	; 53
    17d4:	80 68       	ori	r24, 0x80	; 128
    17d6:	85 bf       	out	0x35, r24	; 53
	SFIOR = 0x00;         // No wait state
    17d8:	10 be       	out	0x30, r1	; 48
	
	//Maskes pc4-pc7 (disables as output) (s32 ATmega datasheet)
	setBit(SFIOR, XMM2);
    17da:	80 b7       	in	r24, 0x30	; 48
    17dc:	80 62       	ori	r24, 0x20	; 32
    17de:	80 bf       	out	0x30, r24	; 48
    17e0:	08 95       	ret

000017e2 <SRAM_write>:
}


// Funksjon for ï¿½ skrive data til SRAM
void SRAM_write(volatile uint16_t addr, uint8_t data) {
    17e2:	cf 93       	push	r28
    17e4:	df 93       	push	r29
    17e6:	00 d0       	rcall	.+0      	; 0x17e8 <SRAM_write+0x6>
    17e8:	cd b7       	in	r28, 0x3d	; 61
    17ea:	de b7       	in	r29, 0x3e	; 62
    17ec:	9a 83       	std	Y+2, r25	; 0x02
    17ee:	89 83       	std	Y+1, r24	; 0x01
	volatile char *ext_ram = (char *) SRAM_START; // Startadresse for SRAM
	uint16_t ext_ram_size = SRAM_SIZE; // Stï¿½rrelsen pï¿½ SRAM (2 KB) - kan fjernast
	ext_ram[addr] = data;
    17f0:	e9 81       	ldd	r30, Y+1	; 0x01
    17f2:	fa 81       	ldd	r31, Y+2	; 0x02
    17f4:	f8 5e       	subi	r31, 0xE8	; 232
    17f6:	60 83       	st	Z, r22
}
    17f8:	0f 90       	pop	r0
    17fa:	0f 90       	pop	r0
    17fc:	df 91       	pop	r29
    17fe:	cf 91       	pop	r28
    1800:	08 95       	ret

00001802 <SRAM_read>:

// Funksjon for ï¿½ lese data frï¿½ SRAM
uint8_t SRAM_read(volatile uint16_t addr) {
    1802:	cf 93       	push	r28
    1804:	df 93       	push	r29
    1806:	00 d0       	rcall	.+0      	; 0x1808 <SRAM_read+0x6>
    1808:	cd b7       	in	r28, 0x3d	; 61
    180a:	de b7       	in	r29, 0x3e	; 62
    180c:	9a 83       	std	Y+2, r25	; 0x02
    180e:	89 83       	std	Y+1, r24	; 0x01
	volatile char *ext_ram = (char *) SRAM_START; // Startadresse for SRAM
	uint16_t ext_ram_size = SRAM_SIZE; // Stï¿½rrelsen pï¿½ SRAM (2 KB) - kan fjernast
	uint8_t data = ext_ram[addr];
    1810:	e9 81       	ldd	r30, Y+1	; 0x01
    1812:	fa 81       	ldd	r31, Y+2	; 0x02
    1814:	f8 5e       	subi	r31, 0xE8	; 232
    1816:	80 81       	ld	r24, Z
	
	return data;
}
    1818:	0f 90       	pop	r0
    181a:	0f 90       	pop	r0
    181c:	df 91       	pop	r29
    181e:	cf 91       	pop	r28
    1820:	08 95       	ret

00001822 <Universal_write>:

// Funksjon for ï¿½ skrive data til SRAM
void Universal_write(volatile uint16_t addr, uint8_t data) {
    1822:	cf 93       	push	r28
    1824:	df 93       	push	r29
    1826:	00 d0       	rcall	.+0      	; 0x1828 <Universal_write+0x6>
    1828:	cd b7       	in	r28, 0x3d	; 61
    182a:	de b7       	in	r29, 0x3e	; 62
    182c:	9a 83       	std	Y+2, r25	; 0x02
    182e:	89 83       	std	Y+1, r24	; 0x01
	volatile char *ext_ram = (char *) OLED_START; // Startadresse for SRAM
	ext_ram[addr] = data;
    1830:	e9 81       	ldd	r30, Y+1	; 0x01
    1832:	fa 81       	ldd	r31, Y+2	; 0x02
    1834:	f0 5f       	subi	r31, 0xF0	; 240
    1836:	60 83       	st	Z, r22
		
}
    1838:	0f 90       	pop	r0
    183a:	0f 90       	pop	r0
    183c:	df 91       	pop	r29
    183e:	cf 91       	pop	r28
    1840:	08 95       	ret

00001842 <Universal_read>:

// Funksjon for ï¿½ lese data frï¿½ SRAM
uint8_t Universal_read(volatile uint16_t addr) {
    1842:	cf 93       	push	r28
    1844:	df 93       	push	r29
    1846:	00 d0       	rcall	.+0      	; 0x1848 <Universal_read+0x6>
    1848:	cd b7       	in	r28, 0x3d	; 61
    184a:	de b7       	in	r29, 0x3e	; 62
    184c:	9a 83       	std	Y+2, r25	; 0x02
    184e:	89 83       	std	Y+1, r24	; 0x01
	volatile char *ext_ram = (char *) OLED_START; // Startadresse for SRAM
	uint8_t data = ext_ram[addr];
    1850:	e9 81       	ldd	r30, Y+1	; 0x01
    1852:	fa 81       	ldd	r31, Y+2	; 0x02
    1854:	f0 5f       	subi	r31, 0xF0	; 240
    1856:	80 81       	ld	r24, Z
	
	return data;
}
    1858:	0f 90       	pop	r0
    185a:	0f 90       	pop	r0
    185c:	df 91       	pop	r29
    185e:	cf 91       	pop	r28
    1860:	08 95       	ret

00001862 <__divmodhi4>:
    1862:	97 fb       	bst	r25, 7
    1864:	07 2e       	mov	r0, r23
    1866:	16 f4       	brtc	.+4      	; 0x186c <__divmodhi4+0xa>
    1868:	00 94       	com	r0
    186a:	07 d0       	rcall	.+14     	; 0x187a <__divmodhi4_neg1>
    186c:	77 fd       	sbrc	r23, 7
    186e:	09 d0       	rcall	.+18     	; 0x1882 <__divmodhi4_neg2>
    1870:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <__udivmodhi4>
    1874:	07 fc       	sbrc	r0, 7
    1876:	05 d0       	rcall	.+10     	; 0x1882 <__divmodhi4_neg2>
    1878:	3e f4       	brtc	.+14     	; 0x1888 <__divmodhi4_exit>

0000187a <__divmodhi4_neg1>:
    187a:	90 95       	com	r25
    187c:	81 95       	neg	r24
    187e:	9f 4f       	sbci	r25, 0xFF	; 255
    1880:	08 95       	ret

00001882 <__divmodhi4_neg2>:
    1882:	70 95       	com	r23
    1884:	61 95       	neg	r22
    1886:	7f 4f       	sbci	r23, 0xFF	; 255

00001888 <__divmodhi4_exit>:
    1888:	08 95       	ret

0000188a <__udivmodsi4>:
    188a:	a1 e2       	ldi	r26, 0x21	; 33
    188c:	1a 2e       	mov	r1, r26
    188e:	aa 1b       	sub	r26, r26
    1890:	bb 1b       	sub	r27, r27
    1892:	fd 01       	movw	r30, r26
    1894:	0d c0       	rjmp	.+26     	; 0x18b0 <__udivmodsi4_ep>

00001896 <__udivmodsi4_loop>:
    1896:	aa 1f       	adc	r26, r26
    1898:	bb 1f       	adc	r27, r27
    189a:	ee 1f       	adc	r30, r30
    189c:	ff 1f       	adc	r31, r31
    189e:	a2 17       	cp	r26, r18
    18a0:	b3 07       	cpc	r27, r19
    18a2:	e4 07       	cpc	r30, r20
    18a4:	f5 07       	cpc	r31, r21
    18a6:	20 f0       	brcs	.+8      	; 0x18b0 <__udivmodsi4_ep>
    18a8:	a2 1b       	sub	r26, r18
    18aa:	b3 0b       	sbc	r27, r19
    18ac:	e4 0b       	sbc	r30, r20
    18ae:	f5 0b       	sbc	r31, r21

000018b0 <__udivmodsi4_ep>:
    18b0:	66 1f       	adc	r22, r22
    18b2:	77 1f       	adc	r23, r23
    18b4:	88 1f       	adc	r24, r24
    18b6:	99 1f       	adc	r25, r25
    18b8:	1a 94       	dec	r1
    18ba:	69 f7       	brne	.-38     	; 0x1896 <__udivmodsi4_loop>
    18bc:	60 95       	com	r22
    18be:	70 95       	com	r23
    18c0:	80 95       	com	r24
    18c2:	90 95       	com	r25
    18c4:	9b 01       	movw	r18, r22
    18c6:	ac 01       	movw	r20, r24
    18c8:	bd 01       	movw	r22, r26
    18ca:	cf 01       	movw	r24, r30
    18cc:	08 95       	ret

000018ce <__muluhisi3>:
    18ce:	0e 94 86 0c 	call	0x190c	; 0x190c <__umulhisi3>
    18d2:	a5 9f       	mul	r26, r21
    18d4:	90 0d       	add	r25, r0
    18d6:	b4 9f       	mul	r27, r20
    18d8:	90 0d       	add	r25, r0
    18da:	a4 9f       	mul	r26, r20
    18dc:	80 0d       	add	r24, r0
    18de:	91 1d       	adc	r25, r1
    18e0:	11 24       	eor	r1, r1
    18e2:	08 95       	ret

000018e4 <__udivmodhi4>:
    18e4:	aa 1b       	sub	r26, r26
    18e6:	bb 1b       	sub	r27, r27
    18e8:	51 e1       	ldi	r21, 0x11	; 17
    18ea:	07 c0       	rjmp	.+14     	; 0x18fa <__udivmodhi4_ep>

000018ec <__udivmodhi4_loop>:
    18ec:	aa 1f       	adc	r26, r26
    18ee:	bb 1f       	adc	r27, r27
    18f0:	a6 17       	cp	r26, r22
    18f2:	b7 07       	cpc	r27, r23
    18f4:	10 f0       	brcs	.+4      	; 0x18fa <__udivmodhi4_ep>
    18f6:	a6 1b       	sub	r26, r22
    18f8:	b7 0b       	sbc	r27, r23

000018fa <__udivmodhi4_ep>:
    18fa:	88 1f       	adc	r24, r24
    18fc:	99 1f       	adc	r25, r25
    18fe:	5a 95       	dec	r21
    1900:	a9 f7       	brne	.-22     	; 0x18ec <__udivmodhi4_loop>
    1902:	80 95       	com	r24
    1904:	90 95       	com	r25
    1906:	bc 01       	movw	r22, r24
    1908:	cd 01       	movw	r24, r26
    190a:	08 95       	ret

0000190c <__umulhisi3>:
    190c:	a2 9f       	mul	r26, r18
    190e:	b0 01       	movw	r22, r0
    1910:	b3 9f       	mul	r27, r19
    1912:	c0 01       	movw	r24, r0
    1914:	a3 9f       	mul	r26, r19
    1916:	70 0d       	add	r23, r0
    1918:	81 1d       	adc	r24, r1
    191a:	11 24       	eor	r1, r1
    191c:	91 1d       	adc	r25, r1
    191e:	b2 9f       	mul	r27, r18
    1920:	70 0d       	add	r23, r0
    1922:	81 1d       	adc	r24, r1
    1924:	11 24       	eor	r1, r1
    1926:	91 1d       	adc	r25, r1
    1928:	08 95       	ret

0000192a <_exit>:
    192a:	f8 94       	cli

0000192c <__stop_program>:
    192c:	ff cf       	rjmp	.-2      	; 0x192c <__stop_program>
