{"module_name": ["alu"], "inputs": ["a", "B", "C", "D"], "output": ["OB", "hgf", "gf"], "wireorreg": ["wire"], "wireorregname": ["fsdgsyu"]}