
jsk_foc_f7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ae8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f8  08007ce8  08007ce8  00017ce8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080080e0  080080e0  000180e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080080e4  080080e4  000180e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000018  20000000  080080e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000047c0  20000018  08008100  00020018  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200047d8  08008100  000247d8  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
  9 .debug_line   00012cdc  00000000  00000000  00020046  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00044697  00000000  00000000  00032d22  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00007605  00000000  00000000  000773b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001860  00000000  00000000  0007e9c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00004d60  00000000  00000000  00080220  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0001ff49  00000000  00000000  00084f80  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00009701  00000000  00000000  000a4ec9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000ae5ca  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000054b8  00000000  00000000  000ae648  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000018 	.word	0x20000018
 800021c:	00000000 	.word	0x00000000
 8000220:	08007cd0 	.word	0x08007cd0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000001c 	.word	0x2000001c
 800023c:	08007cd0 	.word	0x08007cd0

08000240 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000240:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000278 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000244:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000246:	e003      	b.n	8000250 <LoopCopyDataInit>

08000248 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000248:	4b0c      	ldr	r3, [pc, #48]	; (800027c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800024a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800024c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800024e:	3104      	adds	r1, #4

08000250 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000250:	480b      	ldr	r0, [pc, #44]	; (8000280 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000252:	4b0c      	ldr	r3, [pc, #48]	; (8000284 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000254:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000256:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000258:	d3f6      	bcc.n	8000248 <CopyDataInit>
  ldr  r2, =_sbss
 800025a:	4a0b      	ldr	r2, [pc, #44]	; (8000288 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800025c:	e002      	b.n	8000264 <LoopFillZerobss>

0800025e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800025e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000260:	f842 3b04 	str.w	r3, [r2], #4

08000264 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000264:	4b09      	ldr	r3, [pc, #36]	; (800028c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000266:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000268:	d3f9      	bcc.n	800025e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800026a:	f002 f961 	bl	8002530 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800026e:	f007 fcf7 	bl	8007c60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000272:	f001 fca3 	bl	8001bbc <main>
  bx  lr    
 8000276:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000278:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 800027c:	080080e8 	.word	0x080080e8
  ldr  r0, =_sdata
 8000280:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000284:	20000018 	.word	0x20000018
  ldr  r2, =_sbss
 8000288:	20000018 	.word	0x20000018
  ldr  r3, = _ebss
 800028c:	200047d8 	.word	0x200047d8

08000290 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000290:	e7fe      	b.n	8000290 <ADC_IRQHandler>
 8000292:	0000      	movs	r0, r0
 8000294:	0000      	movs	r0, r0
	...

08000298 <StartcontrolTask>:
 * Start FOC control task...
 * clark -> park -> control -> rev park -> rev clark -> PWM
 *
 */
void StartcontrolTask(void const * argument)
{
 8000298:	b5f0      	push	{r4, r5, r6, r7, lr}
 800029a:	ed2d 8b10 	vpush	{d8-d15}
	float integra_Cd = 0;
	float integra_Cq = 0;
	float vd_st = 0, vq_st = 0;
 800029e:	eddf bad4 	vldr	s23, [pc, #848]	; 80005f0 <StartcontrolTask+0x358>
{
 80002a2:	b091      	sub	sp, #68	; 0x44
 80002a4:	4cd3      	ldr	r4, [pc, #844]	; (80005f4 <StartcontrolTask+0x35c>)
	float vd_st = 0, vq_st = 0;
 80002a6:	eeb0 ba6b 	vmov.f32	s22, s23
 80002aa:	4dd3      	ldr	r5, [pc, #844]	; (80005f8 <StartcontrolTask+0x360>)
	float integra_Cq = 0;
 80002ac:	eef0 8a6b 	vmov.f32	s17, s23
	float integra_Cd = 0;
 80002b0:	eeb0 8a6b 	vmov.f32	s16, s23
				integra_Cd = -1000;

			//get the control voltage
			float v_d = shuntdata.Kp * er_d + shuntdata.Ki * integra_Cd * 51.2 * 1e-6;
			float v_q = shuntdata.Kp * er_q + shuntdata.Ki * integra_Cq * 51.2 * 1e-6;
			v_d *= 0.1; v_q *=0.1;
 80002b4:	ed9f dbc0 	vldr	d13, [pc, #768]	; 80005b8 <StartcontrolTask+0x320>
			//reverse clarke
			float v_a,v_b,v_c;
			RevClarkeTrans(&v_a,&v_b,&v_c,v_apha,v_beta);

			//mapping the v_a v_b v_c to the real voltage and to the max duty of 2160
			v_a *= 1e-3;  //because of 1 is 1 mv
 80002b8:	ed9f 9bc1 	vldr	d9, [pc, #772]	; 80005c0 <StartcontrolTask+0x328>
		if(xQueueReceive(shuntQueueHandle,&shuntdata,2)==pdPASS)
 80002bc:	2300      	movs	r3, #0
 80002be:	2202      	movs	r2, #2
 80002c0:	a90b      	add	r1, sp, #44	; 0x2c
 80002c2:	6820      	ldr	r0, [r4, #0]
 80002c4:	f005 ffee 	bl	80062a4 <xQueueGenericReceive>
 80002c8:	2801      	cmp	r0, #1
 80002ca:	f040 816b 	bne.w	80005a4 <StartcontrolTask+0x30c>
			float c_a = ((float)shuntdata.cur_a)/100;
 80002ce:	eddd 7a0b 	vldr	s15, [sp, #44]	; 0x2c
			if(xQueuePeek(enchallQueueHandle,&encdata,0)!=pdPASS)
 80002d2:	4603      	mov	r3, r0
			float c_b = ((float)shuntdata.cur_b)/100;
 80002d4:	ed9d 7a0c 	vldr	s14, [sp, #48]	; 0x30
			if(xQueuePeek(enchallQueueHandle,&encdata,0)!=pdPASS)
 80002d8:	2200      	movs	r2, #0
			float c_a = ((float)shuntdata.cur_a)/100;
 80002da:	eeb8 fae7 	vcvt.f32.s32	s30, s15
 80002de:	eddf 7ac7 	vldr	s15, [pc, #796]	; 80005fc <StartcontrolTask+0x364>
			float c_b = ((float)shuntdata.cur_b)/100;
 80002e2:	eef8 fac7 	vcvt.f32.s32	s31, s14
			if(xQueuePeek(enchallQueueHandle,&encdata,0)!=pdPASS)
 80002e6:	a907      	add	r1, sp, #28
 80002e8:	6828      	ldr	r0, [r5, #0]
			float c_a = ((float)shuntdata.cur_a)/100;
 80002ea:	ee2f fa27 	vmul.f32	s30, s30, s15
			float c_b = ((float)shuntdata.cur_b)/100;
 80002ee:	ee6f faa7 	vmul.f32	s31, s31, s15
			if(xQueuePeek(enchallQueueHandle,&encdata,0)!=pdPASS)
 80002f2:	f005 ffd7 	bl	80062a4 <xQueueGenericReceive>
 80002f6:	2801      	cmp	r0, #1
 80002f8:	f040 8158 	bne.w	80005ac <StartcontrolTask+0x314>
			float theta = 4 * PI * (encdata.recon_counter - CENTERCOUNT
 80002fc:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
	*apha = 1.5 * a;
 8000300:	eeb7 5a08 	vmov.f32	s10, #120	; 0x3fc00000  1.5
					+ shuntdata.centeroffset) / MAXCOUNT;
 8000304:	f99d 203c 	ldrsb.w	r2, [sp, #60]	; 0x3c
			float theta = 4 * PI * (encdata.recon_counter - CENTERCOUNT
 8000308:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
	*apha = 1.5 * a;
 800030c:	ee2f ea05 	vmul.f32	s28, s30, s10
					+ shuntdata.centeroffset) / MAXCOUNT;
 8000310:	4413      	add	r3, r2
 8000312:	ee06 3a10 	vmov	s12, r3
 8000316:	ed9f 7bac 	vldr	d7, [pc, #688]	; 80005c8 <StartcontrolTask+0x330>
 800031a:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800031e:	ee26 6b07 	vmul.f64	d6, d6, d7
			float theta = 4 * PI * (encdata.recon_counter - CENTERCOUNT
 8000322:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
	*i_d = apha*cos(theta) + beta*sin(theta);
 8000326:	eeb7 aac6 	vcvt.f64.f32	d10, s12
 800032a:	eeb0 0b4a 	vmov.f64	d0, d10
 800032e:	f006 fe9b 	bl	8007068 <cos>
	*beta = sq3 * b + (sq3 * a)/2;
 8000332:	eeb7 7acf 	vcvt.f64.f32	d7, s30
 8000336:	eeb7 4aef 	vcvt.f64.f32	d4, s31
	*i_d = apha*cos(theta) + beta*sin(theta);
 800033a:	eeb0 cb40 	vmov.f64	d12, d0
 800033e:	eeb0 0b4a 	vmov.f64	d0, d10
	*beta = sq3 * b + (sq3 * a)/2;
 8000342:	ed9f 6ba3 	vldr	d6, [pc, #652]	; 80005d0 <StartcontrolTask+0x338>
 8000346:	ee27 fb06 	vmul.f64	d15, d7, d6
 800034a:	ed9f 7ba3 	vldr	d7, [pc, #652]	; 80005d8 <StartcontrolTask+0x340>
 800034e:	eea4 fb07 	vfma.f64	d15, d4, d7
	*i_d = apha*cos(theta) + beta*sin(theta);
 8000352:	f006 fec5 	bl	80070e0 <sin>
			float er_q = shuntdata.target_cur - c_q;
 8000356:	f9bd 303a 	ldrsh.w	r3, [sp, #58]	; 0x3a
			conres.feedback_cd = ((int16_t)c_d + conres.feedback_cd)/2;
 800035a:	f9bd 1012 	ldrsh.w	r1, [sp, #18]
			float er_q = shuntdata.target_cur - c_q;
 800035e:	ee03 3a90 	vmov	s7, r3
			conres.feedback_cq = ((int16_t)c_q + conres.feedback_cq)/2;
 8000362:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
	*i_q = -apha*sin(theta) + beta*cos(theta);
 8000366:	eeb1 4a4e 	vneg.f32	s8, s28
	*i_d = apha*cos(theta) + beta*sin(theta);
 800036a:	eeb7 5ace 	vcvt.f64.f32	d5, s28
			float er_q = shuntdata.target_cur - c_q;
 800036e:	eef8 3ae3 	vcvt.f32.s32	s7, s7
	*i_q = -apha*sin(theta) + beta*cos(theta);
 8000372:	eeb7 4ac4 	vcvt.f64.f32	d4, s8
	*beta = sq3 * b + (sq3 * a)/2;
 8000376:	eeb7 fbcf 	vcvt.f32.f64	s30, d15
	*i_d = apha*cos(theta) + beta*sin(theta);
 800037a:	eeb7 facf 	vcvt.f64.f32	d15, s30
	*i_q = -apha*sin(theta) + beta*cos(theta);
 800037e:	ee2c 6b0f 	vmul.f64	d6, d12, d15
	*i_d = apha*cos(theta) + beta*sin(theta);
 8000382:	ee2f 7b00 	vmul.f64	d7, d15, d0
	*i_q = -apha*sin(theta) + beta*cos(theta);
 8000386:	eea0 6b04 	vfma.f64	d6, d0, d4
			if((vd_st + v_d) <MAXVqd && (vd_st +v_d)>-MAXVqd &&
 800038a:	ed9f 4a9d 	vldr	s8, [pc, #628]	; 8000600 <StartcontrolTask+0x368>
	*i_d = apha*cos(theta) + beta*sin(theta);
 800038e:	eea5 7b0c 	vfma.f64	d7, d5, d12
 8000392:	eddf 5a9c 	vldr	s11, [pc, #624]	; 8000604 <StartcontrolTask+0x36c>
	*i_q = -apha*sin(theta) + beta*cos(theta);
 8000396:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
			conres.feedback_cq = ((int16_t)c_q + conres.feedback_cq)/2;
 800039a:	eefd 6ac6 	vcvt.s32.f32	s13, s12
	*i_d = apha*cos(theta) + beta*sin(theta);
 800039e:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			float er_q = shuntdata.target_cur - c_q;
 80003a2:	ee33 6ac6 	vsub.f32	s12, s7, s12
			conres.feedback_cq = ((int16_t)c_q + conres.feedback_cq)/2;
 80003a6:	ee16 2a90 	vmov	r2, s13
			conres.feedback_cd = ((int16_t)c_d + conres.feedback_cd)/2;
 80003aa:	eefd 7ac7 	vcvt.s32.f32	s15, s14
			conres.feedback_cq = ((int16_t)c_q + conres.feedback_cq)/2;
 80003ae:	fa03 f282 	sxtah	r2, r3, r2
			integra_Cd +=  er_d;
 80003b2:	ee38 8a47 	vsub.f32	s16, s16, s14
			integra_Cq +=  er_q;
 80003b6:	ee78 8a86 	vadd.f32	s17, s17, s12
			conres.feedback_cq = ((int16_t)c_q + conres.feedback_cq)/2;
 80003ba:	2a00      	cmp	r2, #0
			conres.feedback_cd = ((int16_t)c_d + conres.feedback_cd)/2;
 80003bc:	ee17 3a90 	vmov	r3, s15
 80003c0:	eddf 7a91 	vldr	s15, [pc, #580]	; 8000608 <StartcontrolTask+0x370>
 80003c4:	fe88 8a65 	vminnm.f32	s16, s16, s11
			conres.feedback_cq = ((int16_t)c_q + conres.feedback_cq)/2;
 80003c8:	bfb8      	it	lt
 80003ca:	3201      	addlt	r2, #1
 80003cc:	fec8 8ae5 	vminnm.f32	s17, s17, s11
 80003d0:	fe88 8a27 	vmaxnm.f32	s16, s16, s15
 80003d4:	fec8 8aa7 	vmaxnm.f32	s17, s17, s15
 80003d8:	1052      	asrs	r2, r2, #1
			conres.feedback_cd = ((int16_t)c_d + conres.feedback_cd)/2;
 80003da:	fa01 f383 	sxtah	r3, r1, r3
			conres.feedback_cq = ((int16_t)c_q + conres.feedback_cq)/2;
 80003de:	f8ad 2010 	strh.w	r2, [sp, #16]
			conres.feedback_cd = ((int16_t)c_d + conres.feedback_cd)/2;
 80003e2:	2b00      	cmp	r3, #0
			float v_d = shuntdata.Kp * er_d + shuntdata.Ki * integra_Cd * 51.2 * 1e-6;
 80003e4:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
			conres.feedback_cd = ((int16_t)c_d + conres.feedback_cd)/2;
 80003e8:	bfb8      	it	lt
 80003ea:	3301      	addlt	r3, #1
			float v_d = shuntdata.Kp * er_d + shuntdata.Ki * integra_Cd * 51.2 * 1e-6;
 80003ec:	ee06 2a90 	vmov	s13, r2
 80003f0:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
			conres.feedback_cd = ((int16_t)c_d + conres.feedback_cd)/2;
 80003f4:	105b      	asrs	r3, r3, #1
			float v_d = shuntdata.Kp * er_d + shuntdata.Ki * integra_Cd * 51.2 * 1e-6;
 80003f6:	ee04 2a90 	vmov	s9, r2
 80003fa:	eef8 6ae6 	vcvt.f32.s32	s13, s13
			conres.feedback_cd = ((int16_t)c_d + conres.feedback_cd)/2;
 80003fe:	f8ad 3012 	strh.w	r3, [sp, #18]
			float v_d = shuntdata.Kp * er_d + shuntdata.Ki * integra_Cd * 51.2 * 1e-6;
 8000402:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8000406:	ee26 5a88 	vmul.f32	s10, s13, s16
 800040a:	ee27 7a64 	vnmul.f32	s14, s14, s9
 800040e:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 8000412:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8000416:	ed9f 3b72 	vldr	d3, [pc, #456]	; 80005e0 <StartcontrolTask+0x348>
 800041a:	eea5 7b03 	vfma.f64	d7, d5, d3
 800041e:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			v_d *= 0.1; v_q *=0.1;
 8000422:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8000426:	ee27 7b0d 	vmul.f64	d7, d7, d13
 800042a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if((vd_st + v_d) <MAXVqd && (vd_st +v_d)>-MAXVqd &&
 800042e:	ee37 7a0b 	vadd.f32	s14, s14, s22
 8000432:	eeb4 7a44 	vcmp.f32	s14, s8
 8000436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800043a:	dd28      	ble.n	800048e <StartcontrolTask+0x1f6>
 800043c:	eddf 7a73 	vldr	s15, [pc, #460]	; 800060c <StartcontrolTask+0x374>
 8000440:	eeb4 7a67 	vcmp.f32	s14, s15
 8000444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000448:	d521      	bpl.n	800048e <StartcontrolTask+0x1f6>
			float v_q = shuntdata.Kp * er_q + shuntdata.Ki * integra_Cq * 51.2 * 1e-6;
 800044a:	ee66 6aa8 	vmul.f32	s13, s13, s17
 800044e:	ee26 6a24 	vmul.f32	s12, s12, s9
 8000452:	eeb7 5ae6 	vcvt.f64.f32	d5, s13
 8000456:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 800045a:	eea5 6b03 	vfma.f64	d6, d5, d3
 800045e:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
			v_d *= 0.1; v_q *=0.1;
 8000462:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 8000466:	ee26 6b0d 	vmul.f64	d6, d6, d13
 800046a:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
					(vq_st + v_q)<MAXVqd && (vq_st + v_q)>-MAXVqd)
 800046e:	ee36 6a2b 	vadd.f32	s12, s12, s23
 8000472:	eeb4 6a44 	vcmp.f32	s12, s8
 8000476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800047a:	dd08      	ble.n	800048e <StartcontrolTask+0x1f6>
 800047c:	eeb4 6a67 	vcmp.f32	s12, s15
 8000480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000484:	d503      	bpl.n	800048e <StartcontrolTask+0x1f6>
				vq_st += v_q;
 8000486:	eef0 ba46 	vmov.f32	s23, s12
				vd_st += v_d;  //equals to Kp..
 800048a:	eeb0 ba47 	vmov.f32	s22, s14
	*apha = v_d*cos(theta) - v_q*sin(theta);
 800048e:	eeb7 5aeb 	vcvt.f64.f32	d5, s23
	*vb = -apha/3 + beta/sq3;
 8000492:	eddf 7a5f 	vldr	s15, [pc, #380]	; 8000610 <StartcontrolTask+0x378>
	*apha = v_d*cos(theta) - v_q*sin(theta);
 8000496:	eeb7 4acb 	vcvt.f64.f32	d4, s22
	*va = 2*apha/3;
 800049a:	eddf 3a5e 	vldr	s7, [pc, #376]	; 8000614 <StartcontrolTask+0x37c>
	if(v_small<-MAXDUTY) // <-2159..
 800049e:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8000618 <StartcontrolTask+0x380>
	*apha = v_d*cos(theta) - v_q*sin(theta);
 80004a2:	ee25 6b40 	vnmul.f64	d6, d5, d0
	*beta = v_d*sin(theta) + v_q*cos(theta);
 80004a6:	ee2c 5b05 	vmul.f64	d5, d12, d5
	*apha = v_d*cos(theta) - v_q*sin(theta);
 80004aa:	eeac 6b04 	vfma.f64	d6, d12, d4
	*beta = v_d*sin(theta) + v_q*cos(theta);
 80004ae:	eea0 5b04 	vfma.f64	d5, d0, d4
	*vb = -apha/3 + beta/sq3;
 80004b2:	ed9f 2b4d 	vldr	d2, [pc, #308]	; 80005e8 <StartcontrolTask+0x350>
	*apha = v_d*cos(theta) - v_q*sin(theta);
 80004b6:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
	*vb = -apha/3 + beta/sq3;
 80004ba:	ee66 7a67 	vnmul.f32	s15, s12, s15
	*beta = v_d*sin(theta) + v_q*cos(theta);
 80004be:	eeb7 5bc5 	vcvt.f32.f64	s10, d5
	*va = 2*apha/3;
 80004c2:	ee26 6a23 	vmul.f32	s12, s12, s7
	*vb = -apha/3 + beta/sq3;
 80004c6:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
 80004ca:	eeb7 3ac5 	vcvt.f64.f32	d3, s10
			v_a *= 1e-3;  //because of 1 is 1 mv
 80004ce:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	*vb = -apha/3 + beta/sq3;
 80004d2:	eeb0 5b44 	vmov.f64	d5, d4
	*vc = -apha/3 - beta/sq3;
 80004d6:	eea3 4b42 	vfms.f64	d4, d3, d2
	*vb = -apha/3 + beta/sq3;
 80004da:	eea3 5b02 	vfma.f64	d5, d3, d2
			v_a *= 1e-3;  //because of 1 is 1 mv
 80004de:	ee26 6b09 	vmul.f64	d6, d6, d9
	*vc = -apha/3 - beta/sq3;
 80004e2:	eeb7 4bc4 	vcvt.f32.f64	s8, d4
	*vb = -apha/3 + beta/sq3;
 80004e6:	eeb7 5bc5 	vcvt.f32.f64	s10, d5
			v_b *= 1e-3;
			v_c *= 1e-3;
 80004ea:	eeb7 4ac4 	vcvt.f64.f32	d4, s8
			v_a *= 1e-3;  //because of 1 is 1 mv
 80004ee:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
			v_b *= 1e-3;
 80004f2:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
			v_c *= 1e-3;
 80004f6:	ee24 4b09 	vmul.f64	d4, d4, d9
			v_b *= 1e-3;
 80004fa:	ee25 5b09 	vmul.f64	d5, d5, d9
			v_c *= 1e-3;
 80004fe:	eeb7 4bc4 	vcvt.f32.f64	s8, d4
			v_b *= 1e-3;
 8000502:	eeb7 5bc5 	vcvt.f32.f64	s10, d5
	v_big = v_big>*v_c?v_big:*v_c;
 8000506:	fec5 7a04 	vmaxnm.f32	s15, s10, s8
 800050a:	fec7 7a86 	vmaxnm.f32	s15, s15, s12
	*v_c -= v_big;
 800050e:	ee34 4a67 	vsub.f32	s8, s8, s15
	*v_a -= v_big;
 8000512:	ee36 6a67 	vsub.f32	s12, s12, s15
	*v_b -= v_big;
 8000516:	ee35 5a67 	vsub.f32	s10, s10, s15
	v_small = *v_a<*v_b?*v_a:*v_b;
 800051a:	fec6 7a45 	vminnm.f32	s15, s12, s10
	v_small = v_small<*v_c?v_small:*v_c;
 800051e:	fec4 7a67 	vminnm.f32	s15, s8, s15
	if(v_small<-MAXDUTY) // <-2159..
 8000522:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800052a:	d507      	bpl.n	800053c <StartcontrolTask+0x2a4>
		*v_a *= -(MAXDUTY)/v_small;
 800052c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000530:	ee26 6a26 	vmul.f32	s12, s12, s13
		*v_b *= -(MAXDUTY)/v_small;
 8000534:	ee25 5a26 	vmul.f32	s10, s10, s13
		*v_c *= -(MAXDUTY)/v_small;  //then the data is proportional under maxduty
 8000538:	ee24 4a26 	vmul.f32	s8, s8, s13

			//find the bigest one.. sent the duty to 0;
			SVMDuty(&v_a,&v_b,&v_c);
			uint16_t cont_a = (uint16_t)(-v_a);
 800053c:	eeb1 6a46 	vneg.f32	s12, s12
			uint16_t cont_b = (uint16_t)(-v_b);
			uint16_t cont_c = (uint16_t)(-v_c);
			setMotorDuty(cont_a, cont_b, cont_c);
 8000540:	4a36      	ldr	r2, [pc, #216]	; (800061c <StartcontrolTask+0x384>)
			uint16_t cont_b = (uint16_t)(-v_b);
 8000542:	eeb1 5a45 	vneg.f32	s10, s10
			//for debug view..
			conres.duty_a = cont_a;conres.duty_b = cont_b;conres.duty_c = cont_c;
			xQueueOverwrite(conresQueueHandle,&conres);
 8000546:	4b36      	ldr	r3, [pc, #216]	; (8000620 <StartcontrolTask+0x388>)
			uint16_t cont_c = (uint16_t)(-v_c);
 8000548:	eeb1 4a44 	vneg.f32	s8, s8
			setMotorDuty(cont_a, cont_b, cont_c);
 800054c:	f8d2 c000 	ldr.w	ip, [r2]
			uint16_t cont_a = (uint16_t)(-v_a);
 8000550:	eefc 7ac6 	vcvt.u32.f32	s15, s12
			xQueueOverwrite(conresQueueHandle,&conres);
 8000554:	a904      	add	r1, sp, #16
 8000556:	6818      	ldr	r0, [r3, #0]
 8000558:	2200      	movs	r2, #0
 800055a:	2302      	movs	r3, #2
			uint16_t cont_a = (uint16_t)(-v_a);
 800055c:	edcd 7a01 	vstr	s15, [sp, #4]
			uint16_t cont_b = (uint16_t)(-v_b);
 8000560:	eefc 7ac5 	vcvt.u32.f32	s15, s10
			uint16_t cont_a = (uint16_t)(-v_a);
 8000564:	f8bd e004 	ldrh.w	lr, [sp, #4]
			uint16_t cont_b = (uint16_t)(-v_b);
 8000568:	edcd 7a02 	vstr	s15, [sp, #8]
			uint16_t cont_c = (uint16_t)(-v_c);
 800056c:	eefc 7ac4 	vcvt.u32.f32	s15, s8
			uint16_t cont_b = (uint16_t)(-v_b);
 8000570:	f8bd 7008 	ldrh.w	r7, [sp, #8]
			setMotorDuty(cont_a, cont_b, cont_c);
 8000574:	f8cc e034 	str.w	lr, [ip, #52]	; 0x34
			uint16_t cont_c = (uint16_t)(-v_c);
 8000578:	edcd 7a03 	vstr	s15, [sp, #12]
 800057c:	f8bd 600c 	ldrh.w	r6, [sp, #12]
			setMotorDuty(cont_a, cont_b, cont_c);
 8000580:	f8cc 7038 	str.w	r7, [ip, #56]	; 0x38
 8000584:	f8cc 603c 	str.w	r6, [ip, #60]	; 0x3c
			conres.duty_a = cont_a;conres.duty_b = cont_b;conres.duty_c = cont_c;
 8000588:	f8ad e014 	strh.w	lr, [sp, #20]
 800058c:	f8ad 7016 	strh.w	r7, [sp, #22]
 8000590:	f8ad 6018 	strh.w	r6, [sp, #24]
			xQueueOverwrite(conresQueueHandle,&conres);
 8000594:	f005 fc7c 	bl	8005e90 <xQueueGenericSend>
			//to test the control frequency
			HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_12);
 8000598:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800059c:	4821      	ldr	r0, [pc, #132]	; (8000624 <StartcontrolTask+0x38c>)
 800059e:	f002 fd67 	bl	8003070 <HAL_GPIO_TogglePin>
 80005a2:	e68b      	b.n	80002bc <StartcontrolTask+0x24>
		}
		else
		{
			//1ms no current data was receieved...something is wrong...error handle
			//  _Error_Handler("controlFOC, 1ms no data receved.",500);
			osDelay(1);
 80005a4:	2001      	movs	r0, #1
 80005a6:	f005 f8af 	bl	8005708 <osDelay>
	{
 80005aa:	e687      	b.n	80002bc <StartcontrolTask+0x24>
		}
  }
}
 80005ac:	b011      	add	sp, #68	; 0x44
 80005ae:	ecbd 8b10 	vpop	{d8-d15}
 80005b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b4:	f3af 8000 	nop.w
 80005b8:	9999999a 	.word	0x9999999a
 80005bc:	3fb99999 	.word	0x3fb99999
 80005c0:	d2f1a9fc 	.word	0xd2f1a9fc
 80005c4:	3f50624d 	.word	0x3f50624d
 80005c8:	a83a464d 	.word	0xa83a464d
 80005cc:	3f79bc69 	.word	0x3f79bc69
 80005d0:	1c0010c7 	.word	0x1c0010c7
 80005d4:	3febb67b 	.word	0x3febb67b
 80005d8:	1c0010c7 	.word	0x1c0010c7
 80005dc:	3ffbb67b 	.word	0x3ffbb67b
 80005e0:	9abcaf48 	.word	0x9abcaf48
 80005e4:	3f0ad7f2 	.word	0x3f0ad7f2
 80005e8:	23205b49 	.word	0x23205b49
 80005ec:	3fe279a7 	.word	0x3fe279a7
 80005f0:	00000000 	.word	0x00000000
 80005f4:	20003fd8 	.word	0x20003fd8
 80005f8:	20003fc8 	.word	0x20003fc8
 80005fc:	3c23d70a 	.word	0x3c23d70a
 8000600:	c9f42400 	.word	0xc9f42400
 8000604:	447a0000 	.word	0x447a0000
 8000608:	c47a0000 	.word	0xc47a0000
 800060c:	49f42400 	.word	0x49f42400
 8000610:	3eaaaaab 	.word	0x3eaaaaab
 8000614:	3f2aaaab 	.word	0x3f2aaaab
 8000618:	c5070000 	.word	0xc5070000
 800061c:	200040d4 	.word	0x200040d4
 8000620:	20003fb0 	.word	0x20003fb0
 8000624:	40020800 	.word	0x40020800

08000628 <HAL_UART_ErrorCallback>:
 * UART4 error handler
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
	//error...
	_Error_Handler("isrSensors.c, uart error",53);
 8000628:	2135      	movs	r1, #53	; 0x35
 800062a:	4801      	ldr	r0, [pc, #4]	; (8000630 <HAL_UART_ErrorCallback+0x8>)
 800062c:	f001 bb30 	b.w	8001c90 <_Error_Handler>
 8000630:	08007dcc 	.word	0x08007dcc

08000634 <HAL_UART_RxCpltCallback>:
	 * if some other task B that has higher priority than A are being woken by the passing queue or semaphore,
	 * the xHigherPriorityTaskWoken will be set to pdTrue and we can directly perform a context switch and thus
	 * leaves the ISR and go to task B, if not so, we need to go back to task A and wait for a tick to switch to B.
	 */

	if(huart->Instance==huart4.Instance) //not necessary to check..
 8000634:	4ac5      	ldr	r2, [pc, #788]	; (800094c <HAL_UART_RxCpltCallback+0x318>)
 8000636:	6803      	ldr	r3, [r0, #0]
 8000638:	6812      	ldr	r2, [r2, #0]
 800063a:	4293      	cmp	r3, r2
{
 800063c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000640:	b085      	sub	sp, #20
	if(huart->Instance==huart4.Instance) //not necessary to check..
 8000642:	d047      	beq.n	80006d4 <HAL_UART_RxCpltCallback+0xa0>
			//call a context switch if needed..
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
	}

	//USART 1 DMA interrupt
	else if(huart->Instance==huart1.Instance)
 8000644:	4ac2      	ldr	r2, [pc, #776]	; (8000950 <HAL_UART_RxCpltCallback+0x31c>)
 8000646:	6812      	ldr	r2, [r2, #0]
 8000648:	4293      	cmp	r3, r2
 800064a:	d002      	beq.n	8000652 <HAL_UART_RxCpltCallback+0x1e>
			}
		}
		//continue DMA
		HAL_UART_DMAResume(&huart1);
	}
}
 800064c:	b005      	add	sp, #20
 800064e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if(order_buff[i] == TXHEADER)
 8000652:	4ac0      	ldr	r2, [pc, #768]	; (8000954 <HAL_UART_RxCpltCallback+0x320>)
 8000654:	4bc0      	ldr	r3, [pc, #768]	; (8000958 <HAL_UART_RxCpltCallback+0x324>)
 8000656:	7810      	ldrb	r0, [r2, #0]
 8000658:	49c0      	ldr	r1, [pc, #768]	; (800095c <HAL_UART_RxCpltCallback+0x328>)
 800065a:	f993 7010 	ldrsb.w	r7, [r3, #16]
 800065e:	28f8      	cmp	r0, #248	; 0xf8
 8000660:	7b1e      	ldrb	r6, [r3, #12]
 8000662:	7b5d      	ldrb	r5, [r3, #13]
 8000664:	f9b3 400e 	ldrsh.w	r4, [r3, #14]
 8000668:	9701      	str	r7, [sp, #4]
 800066a:	f891 800a 	ldrb.w	r8, [r1, #10]
 800066e:	f891 c00b 	ldrb.w	ip, [r1, #11]
 8000672:	f9b1 b00c 	ldrsh.w	fp, [r1, #12]
 8000676:	f000 81b2 	beq.w	80009de <HAL_UART_RxCpltCallback+0x3aa>
 800067a:	f892 e001 	ldrb.w	lr, [r2, #1]
 800067e:	f1be 0ff8 	cmp.w	lr, #248	; 0xf8
 8000682:	f000 8185 	beq.w	8000990 <HAL_UART_RxCpltCallback+0x35c>
 8000686:	7897      	ldrb	r7, [r2, #2]
 8000688:	2ff8      	cmp	r7, #248	; 0xf8
 800068a:	9702      	str	r7, [sp, #8]
 800068c:	f000 8139 	beq.w	8000902 <HAL_UART_RxCpltCallback+0x2ce>
 8000690:	f892 a003 	ldrb.w	sl, [r2, #3]
 8000694:	f1ba 0ff8 	cmp.w	sl, #248	; 0xf8
 8000698:	f000 810c 	beq.w	80008b4 <HAL_UART_RxCpltCallback+0x280>
 800069c:	f892 9004 	ldrb.w	r9, [r2, #4]
 80006a0:	f1b9 0ff8 	cmp.w	r9, #248	; 0xf8
 80006a4:	f000 80e1 	beq.w	800086a <HAL_UART_RxCpltCallback+0x236>
 80006a8:	7952      	ldrb	r2, [r2, #5]
 80006aa:	2af8      	cmp	r2, #248	; 0xf8
 80006ac:	f000 80ba 	beq.w	8000824 <HAL_UART_RxCpltCallback+0x1f0>
 80006b0:	f89d 2004 	ldrb.w	r2, [sp, #4]
		HAL_UART_DMAResume(&huart1);
 80006b4:	48a6      	ldr	r0, [pc, #664]	; (8000950 <HAL_UART_RxCpltCallback+0x31c>)
 80006b6:	731e      	strb	r6, [r3, #12]
 80006b8:	735d      	strb	r5, [r3, #13]
 80006ba:	81dc      	strh	r4, [r3, #14]
 80006bc:	741a      	strb	r2, [r3, #16]
 80006be:	f881 800a 	strb.w	r8, [r1, #10]
 80006c2:	f881 c00b 	strb.w	ip, [r1, #11]
 80006c6:	f8a1 b00c 	strh.w	fp, [r1, #12]
}
 80006ca:	b005      	add	sp, #20
 80006cc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		HAL_UART_DMAResume(&huart1);
 80006d0:	f004 bbec 	b.w	8004eac <HAL_UART_DMAResume>
 80006d4:	4ea2      	ldr	r6, [pc, #648]	; (8000960 <HAL_UART_RxCpltCallback+0x32c>)
	if(huart->Instance==huart4.Instance) //not necessary to check..
 80006d6:	2401      	movs	r4, #1
 80006d8:	4fa2      	ldr	r7, [pc, #648]	; (8000964 <HAL_UART_RxCpltCallback+0x330>)
 80006da:	4635      	mov	r5, r6
					enchall.mseq_out = (enchall_buff[s]&0x40)>>6; //0100|0000
 80006dc:	f8df 827c 	ldr.w	r8, [pc, #636]	; 800095c <HAL_UART_RxCpltCallback+0x328>
					xQueueOverwriteFromISR(enchallQueueHandle,&enchall, &xHigherPriorityTaskWoken);
 80006e0:	46b9      	mov	r9, r7
 80006e2:	f8df a2a0 	ldr.w	sl, [pc, #672]	; 8000984 <HAL_UART_RxCpltCallback+0x350>
			if(enchall_buff[i] == TXHEADER)
 80006e6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80006ea:	2bf8      	cmp	r3, #248	; 0xf8
 80006ec:	d011      	beq.n	8000712 <HAL_UART_RxCpltCallback+0xde>
 80006ee:	3401      	adds	r4, #1
		for(int i=0; i<UART4BYTE; i++)
 80006f0:	2c06      	cmp	r4, #6
 80006f2:	d1f8      	bne.n	80006e6 <HAL_UART_RxCpltCallback+0xb2>
		HAL_UART_DMAResume(&huart4);
 80006f4:	4895      	ldr	r0, [pc, #596]	; (800094c <HAL_UART_RxCpltCallback+0x318>)
 80006f6:	f004 fbd9 	bl	8004eac <HAL_UART_DMAResume>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d0a5      	beq.n	800064c <HAL_UART_RxCpltCallback+0x18>
 8000700:	4b99      	ldr	r3, [pc, #612]	; (8000968 <HAL_UART_RxCpltCallback+0x334>)
 8000702:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000706:	601a      	str	r2, [r3, #0]
 8000708:	f3bf 8f4f 	dsb	sy
 800070c:	f3bf 8f6f 	isb	sy
 8000710:	e79c      	b.n	800064c <HAL_UART_RxCpltCallback+0x18>
				uint8_t s = i==UART4BYTE-1?0:i+1; //second byte  1xxx|xxxx
 8000712:	2c05      	cmp	r4, #5
 8000714:	f000 81e2 	beq.w	8000adc <HAL_UART_RxCpltCallback+0x4a8>
				uint8_t t = s==UART4BYTE-1?0:s+1; //third byte   011x|xxxx
 8000718:	2c04      	cmp	r4, #4
				uint8_t s = i==UART4BYTE-1?0:i+1; //second byte  1xxx|xxxx
 800071a:	b2e3      	uxtb	r3, r4
				uint8_t t = s==UART4BYTE-1?0:s+1; //third byte   011x|xxxx
 800071c:	d07f      	beq.n	800081e <HAL_UART_RxCpltCallback+0x1ea>
 800071e:	1c5a      	adds	r2, r3, #1
 8000720:	b2d2      	uxtb	r2, r2
				if(enchall_buff[s]&0x80&&enchall_buff[t]&0x60)
 8000722:	5cf3      	ldrb	r3, [r6, r3]
 8000724:	0619      	lsls	r1, r3, #24
 8000726:	d5e2      	bpl.n	80006ee <HAL_UART_RxCpltCallback+0xba>
 8000728:	5cb1      	ldrb	r1, [r6, r2]
 800072a:	f011 0f60 	tst.w	r1, #96	; 0x60
 800072e:	d0de      	beq.n	80006ee <HAL_UART_RxCpltCallback+0xba>
					enchall.mseq_out = (enchall_buff[s]&0x40)>>6; //0100|0000
 8000730:	f3c3 1c80 	ubfx	ip, r3, #6, #1
					enchall.auxbit_in = (enchall_buff[s]&0x20)>>5; //0010|0000
 8000734:	f3c3 1e40 	ubfx	lr, r3, #5, #1
					enchall.hole_in = (enchall_buff[s]&0x1c)>>2; //0001|1100
 8000738:	f3c3 0082 	ubfx	r0, r3, #2, #3
					enchall.enc_counter = enchall_buff[t]&0x1f; // 0001|1111
 800073c:	f001 011f 	and.w	r1, r1, #31
					enchall.calc_tag = enchall_buff[s]&0x03; // 0000|0011
 8000740:	f003 0303 	and.w	r3, r3, #3
					uint8_t b1 = t==UART4BYTE-1?0:t+1;
 8000744:	2a04      	cmp	r2, #4
					enchall.enc_counter = enchall_buff[t]&0x1f; // 0001|1111
 8000746:	f888 1004 	strb.w	r1, [r8, #4]
					enchall.mseq_out = (enchall_buff[s]&0x40)>>6; //0100|0000
 800074a:	f888 c000 	strb.w	ip, [r8]
					enchall.auxbit_in = (enchall_buff[s]&0x20)>>5; //0010|0000
 800074e:	f888 e001 	strb.w	lr, [r8, #1]
					enchall.hole_in = (enchall_buff[s]&0x1c)>>2; //0001|1100
 8000752:	f888 0002 	strb.w	r0, [r8, #2]
					enchall.calc_tag = enchall_buff[s]&0x03; // 0000|0011
 8000756:	f888 3003 	strb.w	r3, [r8, #3]
					uint8_t b1 = t==UART4BYTE-1?0:t+1;
 800075a:	f000 816f 	beq.w	8000a3c <HAL_UART_RxCpltCallback+0x408>
 800075e:	1c50      	adds	r0, r2, #1
 8000760:	b2c0      	uxtb	r0, r0
					uint8_t b2 = b1==UART4BYTE-1?0:b1+1;
 8000762:	2804      	cmp	r0, #4
 8000764:	f000 817a 	beq.w	8000a5c <HAL_UART_RxCpltCallback+0x428>
 8000768:	3202      	adds	r2, #2
 800076a:	b2d2      	uxtb	r2, r2
					enchall.enc_high = enchall_buff[b1]&0xff;
 800076c:	5c30      	ldrb	r0, [r6, r0]
					if(enchall.calc_tag == 2) //all 0
 800076e:	2b02      	cmp	r3, #2
					enchall.enc_low = enchall_buff[b2]&0xff;
 8000770:	5cb2      	ldrb	r2, [r6, r2]
					enchall.enc_high = enchall_buff[b1]&0xff;
 8000772:	f888 0005 	strb.w	r0, [r8, #5]
					enchall.enc_low = enchall_buff[b2]&0xff;
 8000776:	f888 2006 	strb.w	r2, [r8, #6]
					if(enchall.calc_tag == 2) //all 0
 800077a:	f000 8156 	beq.w	8000a2a <HAL_UART_RxCpltCallback+0x3f6>
					else if(enchall.calc_tag == 3) //all 1
 800077e:	2b03      	cmp	r3, #3
 8000780:	f000 816e 	beq.w	8000a60 <HAL_UART_RxCpltCallback+0x42c>
						if(enchall.enc_counter-last5bitsdata>16) //overflowed..
 8000784:	4879      	ldr	r0, [pc, #484]	; (800096c <HAL_UART_RxCpltCallback+0x338>)
 8000786:	8803      	ldrh	r3, [r0, #0]
 8000788:	1acb      	subs	r3, r1, r3
 800078a:	2b10      	cmp	r3, #16
 800078c:	f340 8159 	ble.w	8000a42 <HAL_UART_RxCpltCallback+0x40e>
							enchall.recon_counter = (enchall.recon_counter - 32)&0xFFE0|enchall.enc_counter;
 8000790:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 8000794:	fa1f fe81 	uxth.w	lr, r1
 8000798:	3b20      	subs	r3, #32
 800079a:	f023 031f 	bic.w	r3, r3, #31
 800079e:	4319      	orrs	r1, r3
 80007a0:	f8a8 1008 	strh.w	r1, [r8, #8]
					xQueueOverwriteFromISR(enchallQueueHandle,&enchall, &xHigherPriorityTaskWoken);
 80007a4:	4641      	mov	r1, r8
					last5bitsdata = enchall.enc_counter;
 80007a6:	f8a0 e000 	strh.w	lr, [r0]
					xQueueOverwriteFromISR(enchallQueueHandle,&enchall, &xHigherPriorityTaskWoken);
 80007aa:	2302      	movs	r3, #2
 80007ac:	464a      	mov	r2, r9
 80007ae:	f8da 0000 	ldr.w	r0, [sl]
 80007b2:	f005 fd07 	bl	80061c4 <xQueueGenericSendFromISR>
					if(HAL_DFSDM_FilterPollForRegConversion(&hdfsdm1_filter0,0) == HAL_OK &&
 80007b6:	2100      	movs	r1, #0
 80007b8:	486d      	ldr	r0, [pc, #436]	; (8000970 <HAL_UART_RxCpltCallback+0x33c>)
 80007ba:	f002 f93b 	bl	8002a34 <HAL_DFSDM_FilterPollForRegConversion>
 80007be:	2800      	cmp	r0, #0
 80007c0:	d195      	bne.n	80006ee <HAL_UART_RxCpltCallback+0xba>
							HAL_DFSDM_FilterPollForRegConversion(&hdfsdm1_filter1,0) == HAL_OK)
 80007c2:	4601      	mov	r1, r0
 80007c4:	486b      	ldr	r0, [pc, #428]	; (8000974 <HAL_UART_RxCpltCallback+0x340>)
 80007c6:	f002 f935 	bl	8002a34 <HAL_DFSDM_FilterPollForRegConversion>
					if(HAL_DFSDM_FilterPollForRegConversion(&hdfsdm1_filter0,0) == HAL_OK &&
 80007ca:	2800      	cmp	r0, #0
 80007cc:	d18f      	bne.n	80006ee <HAL_UART_RxCpltCallback+0xba>
						motorcurrent.cur_b = HAL_DFSDM_FilterGetRegularValue(&hdfsdm1_filter0,(uint32_t *)&hdfsdm1_channel0);
 80007ce:	f8df b188 	ldr.w	fp, [pc, #392]	; 8000958 <HAL_UART_RxCpltCallback+0x324>
 80007d2:	9001      	str	r0, [sp, #4]
 80007d4:	4968      	ldr	r1, [pc, #416]	; (8000978 <HAL_UART_RxCpltCallback+0x344>)
 80007d6:	4866      	ldr	r0, [pc, #408]	; (8000970 <HAL_UART_RxCpltCallback+0x33c>)
 80007d8:	f002 f922 	bl	8002a20 <HAL_DFSDM_FilterGetRegularValue>
						motorcurrent.cur_a = HAL_DFSDM_FilterGetRegularValue(&hdfsdm1_filter1,(uint32_t *)&hdfsdm1_channel3);
 80007dc:	4967      	ldr	r1, [pc, #412]	; (800097c <HAL_UART_RxCpltCallback+0x348>)
						motorcurrent.cur_b = HAL_DFSDM_FilterGetRegularValue(&hdfsdm1_filter0,(uint32_t *)&hdfsdm1_channel0);
 80007de:	f8cb 0004 	str.w	r0, [fp, #4]
						motorcurrent.cur_a = HAL_DFSDM_FilterGetRegularValue(&hdfsdm1_filter1,(uint32_t *)&hdfsdm1_channel3);
 80007e2:	4864      	ldr	r0, [pc, #400]	; (8000974 <HAL_UART_RxCpltCallback+0x340>)
 80007e4:	f002 f91c 	bl	8002a20 <HAL_DFSDM_FilterGetRegularValue>
						motorcurrent.cur_b -= 18400;
 80007e8:	f8db 1004 	ldr.w	r1, [fp, #4]
						motorcurrent.cur_c = - motorcurrent.cur_a - motorcurrent.cur_b;
 80007ec:	f242 1298 	movw	r2, #8600	; 0x2198
						motorcurrent.cur_b -= 18400;
 80007f0:	f8df e194 	ldr.w	lr, [pc, #404]	; 8000988 <HAL_UART_RxCpltCallback+0x354>
						motorcurrent.cur_a -= 8600;
 80007f4:	f8df c194 	ldr.w	ip, [pc, #404]	; 800098c <HAL_UART_RxCpltCallback+0x358>
						motorcurrent.cur_b -= 18400;
 80007f8:	448e      	add	lr, r1
						motorcurrent.cur_c = - motorcurrent.cur_a - motorcurrent.cur_b;
 80007fa:	1a12      	subs	r2, r2, r0
						xQueueSendFromISR(shuntQueueHandle,&motorcurrent,&xHigherPriorityTaskWoken);
 80007fc:	4960      	ldr	r1, [pc, #384]	; (8000980 <HAL_UART_RxCpltCallback+0x34c>)
						motorcurrent.cur_a -= 8600;
 80007fe:	4484      	add	ip, r0
						motorcurrent.cur_c = - motorcurrent.cur_a - motorcurrent.cur_b;
 8000800:	eba2 020e 	sub.w	r2, r2, lr
						xQueueSendFromISR(shuntQueueHandle,&motorcurrent,&xHigherPriorityTaskWoken);
 8000804:	9b01      	ldr	r3, [sp, #4]
 8000806:	6808      	ldr	r0, [r1, #0]
 8000808:	4659      	mov	r1, fp
						motorcurrent.cur_c = - motorcurrent.cur_a - motorcurrent.cur_b;
 800080a:	f8cb 2008 	str.w	r2, [fp, #8]
						xQueueSendFromISR(shuntQueueHandle,&motorcurrent,&xHigherPriorityTaskWoken);
 800080e:	464a      	mov	r2, r9
						motorcurrent.cur_a -= 8600;
 8000810:	f8cb c000 	str.w	ip, [fp]
						motorcurrent.cur_b -= 18400;
 8000814:	f8cb e004 	str.w	lr, [fp, #4]
						xQueueSendFromISR(shuntQueueHandle,&motorcurrent,&xHigherPriorityTaskWoken);
 8000818:	f005 fcd4 	bl	80061c4 <xQueueGenericSendFromISR>
 800081c:	e767      	b.n	80006ee <HAL_UART_RxCpltCallback+0xba>
 800081e:	4623      	mov	r3, r4
				uint8_t t = s==UART4BYTE-1?0:s+1; //third byte   011x|xxxx
 8000820:	2200      	movs	r2, #0
 8000822:	e77e      	b.n	8000722 <HAL_UART_RxCpltCallback+0xee>
				if(order_buff[s]&0x80&&order_buff[t]&0x60)
 8000824:	0602      	lsls	r2, r0, #24
 8000826:	f57f af43 	bpl.w	80006b0 <HAL_UART_RxCpltCallback+0x7c>
 800082a:	f01e 0f60 	tst.w	lr, #96	; 0x60
 800082e:	f43f af3f 	beq.w	80006b0 <HAL_UART_RxCpltCallback+0x7c>
					motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 8000832:	ea4f 240a 	mov.w	r4, sl, lsl #8
 8000836:	9a02      	ldr	r2, [sp, #8]
					if(order_buff[b2]&0x80) //minus
 8000838:	f01a 0f80 	tst.w	sl, #128	; 0x80
					motorcurrent.Kp = order_buff[s] & 0x7f;
 800083c:	f000 067f 	and.w	r6, r0, #127	; 0x7f
					motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 8000840:	f404 44fe 	and.w	r4, r4, #32512	; 0x7f00
					motorcurrent.Ki = order_buff[t] & 0x1f;
 8000844:	f00e 051f 	and.w	r5, lr, #31
					motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 8000848:	ea44 0402 	orr.w	r4, r4, r2
					if(order_buff[b2]&0x80) //minus
 800084c:	f040 8135 	bne.w	8000aba <HAL_UART_RxCpltCallback+0x486>
					motorcurrent.centeroffset = order_buff[b3]&0x7f;
 8000850:	fa4f f989 	sxtb.w	r9, r9
 8000854:	f009 027f 	and.w	r2, r9, #127	; 0x7f
					if(order_buff[b3]&0x80) //minus
 8000858:	f1b9 0f00 	cmp.w	r9, #0
					motorcurrent.centeroffset = order_buff[b3]&0x7f;
 800085c:	9201      	str	r2, [sp, #4]
					if(order_buff[b3]&0x80) //minus
 800085e:	f2c0 8128 	blt.w	8000ab2 <HAL_UART_RxCpltCallback+0x47e>
					motorcurrent.Kp = order_buff[s] & 0x7f;
 8000862:	46a3      	mov	fp, r4
					motorcurrent.Ki = order_buff[t] & 0x1f;
 8000864:	46ac      	mov	ip, r5
					motorcurrent.Kp = order_buff[s] & 0x7f;
 8000866:	46b0      	mov	r8, r6
 8000868:	e722      	b.n	80006b0 <HAL_UART_RxCpltCallback+0x7c>
				if(order_buff[s]&0x80&&order_buff[t]&0x60)
 800086a:	7957      	ldrb	r7, [r2, #5]
 800086c:	f017 0f80 	tst.w	r7, #128	; 0x80
 8000870:	9703      	str	r7, [sp, #12]
 8000872:	f43f af19 	beq.w	80006a8 <HAL_UART_RxCpltCallback+0x74>
 8000876:	f010 0f60 	tst.w	r0, #96	; 0x60
 800087a:	f43f af15 	beq.w	80006a8 <HAL_UART_RxCpltCallback+0x74>
 800087e:	463d      	mov	r5, r7
					motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 8000880:	9f02      	ldr	r7, [sp, #8]
 8000882:	023c      	lsls	r4, r7, #8
					if(order_buff[b2]&0x80) //minus
 8000884:	063f      	lsls	r7, r7, #24
					motorcurrent.Kp = order_buff[s] & 0x7f;
 8000886:	f005 067f 	and.w	r6, r5, #127	; 0x7f
					motorcurrent.Ki = order_buff[t] & 0x1f;
 800088a:	f000 051f 	and.w	r5, r0, #31
					motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 800088e:	f404 44fe 	and.w	r4, r4, #32512	; 0x7f00
 8000892:	ea44 040e 	orr.w	r4, r4, lr
					if(order_buff[b2]&0x80) //minus
 8000896:	f100 80fb 	bmi.w	8000a90 <HAL_UART_RxCpltCallback+0x45c>
					motorcurrent.centeroffset = order_buff[b3]&0x7f;
 800089a:	fa4f fc8a 	sxtb.w	ip, sl
 800089e:	f00c 077f 	and.w	r7, ip, #127	; 0x7f
					if(order_buff[b3]&0x80) //minus
 80008a2:	f1bc 0f00 	cmp.w	ip, #0
					motorcurrent.centeroffset = order_buff[b3]&0x7f;
 80008a6:	9701      	str	r7, [sp, #4]
					if(order_buff[b3]&0x80) //minus
 80008a8:	f2c0 80ee 	blt.w	8000a88 <HAL_UART_RxCpltCallback+0x454>
					motorcurrent.Kp = order_buff[s] & 0x7f;
 80008ac:	46a3      	mov	fp, r4
					motorcurrent.Ki = order_buff[t] & 0x1f;
 80008ae:	46ac      	mov	ip, r5
					motorcurrent.Kp = order_buff[s] & 0x7f;
 80008b0:	46b0      	mov	r8, r6
 80008b2:	e6f9      	b.n	80006a8 <HAL_UART_RxCpltCallback+0x74>
				if(order_buff[s]&0x80&&order_buff[t]&0x60)
 80008b4:	f892 9004 	ldrb.w	r9, [r2, #4]
 80008b8:	f019 0f80 	tst.w	r9, #128	; 0x80
 80008bc:	f43f aeee 	beq.w	800069c <HAL_UART_RxCpltCallback+0x68>
 80008c0:	7957      	ldrb	r7, [r2, #5]
 80008c2:	f017 0f60 	tst.w	r7, #96	; 0x60
 80008c6:	9703      	str	r7, [sp, #12]
 80008c8:	f43f aee8 	beq.w	800069c <HAL_UART_RxCpltCallback+0x68>
					motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 80008cc:	ea4f 240e 	mov.w	r4, lr, lsl #8
					if(order_buff[b2]&0x80) //minus
 80008d0:	f01e 0f80 	tst.w	lr, #128	; 0x80
					motorcurrent.Kp = order_buff[s] & 0x7f;
 80008d4:	f009 067f 	and.w	r6, r9, #127	; 0x7f
					motorcurrent.Ki = order_buff[t] & 0x1f;
 80008d8:	f007 051f 	and.w	r5, r7, #31
					motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 80008dc:	f404 44fe 	and.w	r4, r4, #32512	; 0x7f00
 80008e0:	ea44 0400 	orr.w	r4, r4, r0
					if(order_buff[b2]&0x80) //minus
 80008e4:	f040 80f7 	bne.w	8000ad6 <HAL_UART_RxCpltCallback+0x4a2>
					motorcurrent.centeroffset = order_buff[b3]&0x7f;
 80008e8:	f99d c008 	ldrsb.w	ip, [sp, #8]
 80008ec:	f00c 077f 	and.w	r7, ip, #127	; 0x7f
					if(order_buff[b3]&0x80) //minus
 80008f0:	f1bc 0f00 	cmp.w	ip, #0
					motorcurrent.centeroffset = order_buff[b3]&0x7f;
 80008f4:	9701      	str	r7, [sp, #4]
					if(order_buff[b3]&0x80) //minus
 80008f6:	f2c0 80ea 	blt.w	8000ace <HAL_UART_RxCpltCallback+0x49a>
					motorcurrent.Kp = order_buff[s] & 0x7f;
 80008fa:	46a3      	mov	fp, r4
					motorcurrent.Ki = order_buff[t] & 0x1f;
 80008fc:	46ac      	mov	ip, r5
					motorcurrent.Kp = order_buff[s] & 0x7f;
 80008fe:	46b0      	mov	r8, r6
 8000900:	e6cc      	b.n	800069c <HAL_UART_RxCpltCallback+0x68>
				if(order_buff[s]&0x80&&order_buff[t]&0x60)
 8000902:	f892 9003 	ldrb.w	r9, [r2, #3]
 8000906:	f019 0f80 	tst.w	r9, #128	; 0x80
 800090a:	f43f aec1 	beq.w	8000690 <HAL_UART_RxCpltCallback+0x5c>
 800090e:	f892 a004 	ldrb.w	sl, [r2, #4]
 8000912:	f01a 0f60 	tst.w	sl, #96	; 0x60
 8000916:	f43f aebb 	beq.w	8000690 <HAL_UART_RxCpltCallback+0x5c>
					motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 800091a:	0204      	lsls	r4, r0, #8
 800091c:	7957      	ldrb	r7, [r2, #5]
					motorcurrent.Kp = order_buff[s] & 0x7f;
 800091e:	f009 067f 	and.w	r6, r9, #127	; 0x7f
					motorcurrent.Ki = order_buff[t] & 0x1f;
 8000922:	f00a 051f 	and.w	r5, sl, #31
					motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 8000926:	f404 44fe 	and.w	r4, r4, #32512	; 0x7f00
 800092a:	433c      	orrs	r4, r7
					if(order_buff[b2]&0x80) //minus
 800092c:	0607      	lsls	r7, r0, #24
 800092e:	f100 80b6 	bmi.w	8000a9e <HAL_UART_RxCpltCallback+0x46a>
					motorcurrent.centeroffset = order_buff[b3]&0x7f;
 8000932:	fa4f fc8e 	sxtb.w	ip, lr
 8000936:	f00c 077f 	and.w	r7, ip, #127	; 0x7f
					if(order_buff[b3]&0x80) //minus
 800093a:	f1bc 0f00 	cmp.w	ip, #0
					motorcurrent.centeroffset = order_buff[b3]&0x7f;
 800093e:	9701      	str	r7, [sp, #4]
					if(order_buff[b3]&0x80) //minus
 8000940:	f2c0 80a9 	blt.w	8000a96 <HAL_UART_RxCpltCallback+0x462>
					motorcurrent.Kp = order_buff[s] & 0x7f;
 8000944:	46a3      	mov	fp, r4
					motorcurrent.Ki = order_buff[t] & 0x1f;
 8000946:	46ac      	mov	ip, r5
					motorcurrent.Kp = order_buff[s] & 0x7f;
 8000948:	46b0      	mov	r8, r6
 800094a:	e6a1      	b.n	8000690 <HAL_UART_RxCpltCallback+0x5c>
 800094c:	20004364 	.word	0x20004364
 8000950:	20004284 	.word	0x20004284
 8000954:	20003dd0 	.word	0x20003dd0
 8000958:	20000038 	.word	0x20000038
 800095c:	20000000 	.word	0x20000000
 8000960:	20003dc8 	.word	0x20003dc8
 8000964:	2000004c 	.word	0x2000004c
 8000968:	e000ed04 	.word	0xe000ed04
 800096c:	20000036 	.word	0x20000036
 8000970:	20003dd8 	.word	0x20003dd8
 8000974:	20003f24 	.word	0x20003f24
 8000978:	20003f78 	.word	0x20003f78
 800097c:	20003e2c 	.word	0x20003e2c
 8000980:	20003fd8 	.word	0x20003fd8
 8000984:	20003fc8 	.word	0x20003fc8
 8000988:	ffffb820 	.word	0xffffb820
 800098c:	ffffde68 	.word	0xffffde68
				if(order_buff[s]&0x80&&order_buff[t]&0x60)
 8000990:	f892 9002 	ldrb.w	r9, [r2, #2]
 8000994:	f019 0f80 	tst.w	r9, #128	; 0x80
 8000998:	f43f ae75 	beq.w	8000686 <HAL_UART_RxCpltCallback+0x52>
 800099c:	f892 a003 	ldrb.w	sl, [r2, #3]
 80009a0:	f01a 0f60 	tst.w	sl, #96	; 0x60
 80009a4:	f43f ae6f 	beq.w	8000686 <HAL_UART_RxCpltCallback+0x52>
					motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 80009a8:	7957      	ldrb	r7, [r2, #5]
					motorcurrent.Kp = order_buff[s] & 0x7f;
 80009aa:	f009 067f 	and.w	r6, r9, #127	; 0x7f
					motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 80009ae:	f892 c004 	ldrb.w	ip, [r2, #4]
					motorcurrent.Ki = order_buff[t] & 0x1f;
 80009b2:	f00a 051f 	and.w	r5, sl, #31
					motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 80009b6:	023c      	lsls	r4, r7, #8
					if(order_buff[b2]&0x80) //minus
 80009b8:	063f      	lsls	r7, r7, #24
					motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 80009ba:	f404 44fe 	and.w	r4, r4, #32512	; 0x7f00
 80009be:	ea4c 0404 	orr.w	r4, ip, r4
					if(order_buff[b2]&0x80) //minus
 80009c2:	f100 8081 	bmi.w	8000ac8 <HAL_UART_RxCpltCallback+0x494>
					motorcurrent.centeroffset = order_buff[b3]&0x7f;
 80009c6:	fa4f fc80 	sxtb.w	ip, r0
 80009ca:	f00c 077f 	and.w	r7, ip, #127	; 0x7f
					if(order_buff[b3]&0x80) //minus
 80009ce:	f1bc 0f00 	cmp.w	ip, #0
					motorcurrent.centeroffset = order_buff[b3]&0x7f;
 80009d2:	9701      	str	r7, [sp, #4]
					if(order_buff[b3]&0x80) //minus
 80009d4:	db74      	blt.n	8000ac0 <HAL_UART_RxCpltCallback+0x48c>
					motorcurrent.Kp = order_buff[s] & 0x7f;
 80009d6:	46a3      	mov	fp, r4
					motorcurrent.Ki = order_buff[t] & 0x1f;
 80009d8:	46ac      	mov	ip, r5
					motorcurrent.Kp = order_buff[s] & 0x7f;
 80009da:	46b0      	mov	r8, r6
 80009dc:	e653      	b.n	8000686 <HAL_UART_RxCpltCallback+0x52>
				if(order_buff[s]&0x80&&order_buff[t]&0x60)
 80009de:	f892 e001 	ldrb.w	lr, [r2, #1]
 80009e2:	f01e 0f80 	tst.w	lr, #128	; 0x80
 80009e6:	f43f ae48 	beq.w	800067a <HAL_UART_RxCpltCallback+0x46>
 80009ea:	f892 9002 	ldrb.w	r9, [r2, #2]
 80009ee:	f019 0f60 	tst.w	r9, #96	; 0x60
 80009f2:	f43f ae42 	beq.w	800067a <HAL_UART_RxCpltCallback+0x46>
					motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 80009f6:	7917      	ldrb	r7, [r2, #4]
					motorcurrent.Kp = order_buff[s] & 0x7f;
 80009f8:	f00e 067f 	and.w	r6, lr, #127	; 0x7f
					motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 80009fc:	f892 e003 	ldrb.w	lr, [r2, #3]
					motorcurrent.Ki = order_buff[t] & 0x1f;
 8000a00:	f009 051f 	and.w	r5, r9, #31
					motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 8000a04:	023c      	lsls	r4, r7, #8
					if(order_buff[b2]&0x80) //minus
 8000a06:	063f      	lsls	r7, r7, #24
					motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 8000a08:	f404 44fe 	and.w	r4, r4, #32512	; 0x7f00
 8000a0c:	ea4e 0404 	orr.w	r4, lr, r4
					if(order_buff[b2]&0x80) //minus
 8000a10:	d44c      	bmi.n	8000aac <HAL_UART_RxCpltCallback+0x478>
					motorcurrent.centeroffset = order_buff[b3]&0x7f;
 8000a12:	f992 e005 	ldrsb.w	lr, [r2, #5]
 8000a16:	f00e 077f 	and.w	r7, lr, #127	; 0x7f
					if(order_buff[b3]&0x80) //minus
 8000a1a:	f1be 0f00 	cmp.w	lr, #0
					motorcurrent.centeroffset = order_buff[b3]&0x7f;
 8000a1e:	9701      	str	r7, [sp, #4]
					if(order_buff[b3]&0x80) //minus
 8000a20:	db40      	blt.n	8000aa4 <HAL_UART_RxCpltCallback+0x470>
 8000a22:	46a3      	mov	fp, r4
					motorcurrent.Ki = order_buff[t] & 0x1f;
 8000a24:	46ac      	mov	ip, r5
					motorcurrent.Kp = order_buff[s] & 0x7f;
 8000a26:	46b0      	mov	r8, r6
 8000a28:	e627      	b.n	800067a <HAL_UART_RxCpltCallback+0x46>
						enchall.recon_counter = enchall.enc_counter;  //only 5bits OK
 8000a2a:	fa1f fe81 	uxth.w	lr, r1
						flag = 1;
 8000a2e:	4b2c      	ldr	r3, [pc, #176]	; (8000ae0 <HAL_UART_RxCpltCallback+0x4ac>)
 8000a30:	2201      	movs	r2, #1
 8000a32:	482c      	ldr	r0, [pc, #176]	; (8000ae4 <HAL_UART_RxCpltCallback+0x4b0>)
						enchall.recon_counter = enchall.enc_counter;  //only 5bits OK
 8000a34:	f8a8 e008 	strh.w	lr, [r8, #8]
						flag = 1;
 8000a38:	701a      	strb	r2, [r3, #0]
 8000a3a:	e6b3      	b.n	80007a4 <HAL_UART_RxCpltCallback+0x170>
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	2000      	movs	r0, #0
 8000a40:	e694      	b.n	800076c <HAL_UART_RxCpltCallback+0x138>
						else if(enchall.enc_counter-last5bitsdata<-16)
 8000a42:	3310      	adds	r3, #16
							enchall.recon_counter = (enchall.recon_counter + 32)&0xFFE0|enchall.enc_counter;
 8000a44:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 8000a48:	fa1f fe81 	uxth.w	lr, r1
 8000a4c:	bfb8      	it	lt
 8000a4e:	3320      	addlt	r3, #32
							enchall.recon_counter = enchall.recon_counter&0xFFE0|enchall.enc_counter;
 8000a50:	f023 031f 	bic.w	r3, r3, #31
 8000a54:	4319      	orrs	r1, r3
 8000a56:	f8a8 1008 	strh.w	r1, [r8, #8]
 8000a5a:	e6a3      	b.n	80007a4 <HAL_UART_RxCpltCallback+0x170>
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	e685      	b.n	800076c <HAL_UART_RxCpltCallback+0x138>
						enchall.recon_counter = ALLONECOUNT + enchall.enc_counter;
 8000a60:	fa1f fe81 	uxth.w	lr, r1
						if(flag)
 8000a64:	4b1e      	ldr	r3, [pc, #120]	; (8000ae0 <HAL_UART_RxCpltCallback+0x4ac>)
						enchall.recon_counter = ALLONECOUNT + enchall.enc_counter;
 8000a66:	f50e 61f8 	add.w	r1, lr, #1984	; 0x7c0
						if(flag)
 8000a6a:	781a      	ldrb	r2, [r3, #0]
						enchall.recon_counter = ALLONECOUNT + enchall.enc_counter;
 8000a6c:	f8a8 1008 	strh.w	r1, [r8, #8]
						if(flag)
 8000a70:	b90a      	cbnz	r2, 8000a76 <HAL_UART_RxCpltCallback+0x442>
 8000a72:	481c      	ldr	r0, [pc, #112]	; (8000ae4 <HAL_UART_RxCpltCallback+0x4b0>)
 8000a74:	e696      	b.n	80007a4 <HAL_UART_RxCpltCallback+0x170>
						{enchall.z_count++;flag=0;}
 8000a76:	f8b8 200e 	ldrh.w	r2, [r8, #14]
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	4819      	ldr	r0, [pc, #100]	; (8000ae4 <HAL_UART_RxCpltCallback+0x4b0>)
 8000a7e:	3201      	adds	r2, #1
 8000a80:	7019      	strb	r1, [r3, #0]
 8000a82:	f8a8 200e 	strh.w	r2, [r8, #14]
 8000a86:	e68d      	b.n	80007a4 <HAL_UART_RxCpltCallback+0x170>
						motorcurrent.centeroffset = -motorcurrent.centeroffset;
 8000a88:	427f      	negs	r7, r7
 8000a8a:	b27f      	sxtb	r7, r7
 8000a8c:	9701      	str	r7, [sp, #4]
 8000a8e:	e70d      	b.n	80008ac <HAL_UART_RxCpltCallback+0x278>
						motorcurrent.target_cur = -motorcurrent.target_cur;
 8000a90:	4264      	negs	r4, r4
 8000a92:	b224      	sxth	r4, r4
 8000a94:	e701      	b.n	800089a <HAL_UART_RxCpltCallback+0x266>
						motorcurrent.centeroffset = -motorcurrent.centeroffset;
 8000a96:	427f      	negs	r7, r7
 8000a98:	b27f      	sxtb	r7, r7
 8000a9a:	9701      	str	r7, [sp, #4]
 8000a9c:	e752      	b.n	8000944 <HAL_UART_RxCpltCallback+0x310>
						motorcurrent.target_cur = -motorcurrent.target_cur;
 8000a9e:	4264      	negs	r4, r4
 8000aa0:	b224      	sxth	r4, r4
 8000aa2:	e746      	b.n	8000932 <HAL_UART_RxCpltCallback+0x2fe>
						motorcurrent.centeroffset = -motorcurrent.centeroffset;
 8000aa4:	427f      	negs	r7, r7
 8000aa6:	b27f      	sxtb	r7, r7
 8000aa8:	9701      	str	r7, [sp, #4]
 8000aaa:	e7ba      	b.n	8000a22 <HAL_UART_RxCpltCallback+0x3ee>
						motorcurrent.target_cur = -motorcurrent.target_cur;
 8000aac:	4264      	negs	r4, r4
 8000aae:	b224      	sxth	r4, r4
 8000ab0:	e7af      	b.n	8000a12 <HAL_UART_RxCpltCallback+0x3de>
						motorcurrent.centeroffset = -motorcurrent.centeroffset;
 8000ab2:	4257      	negs	r7, r2
 8000ab4:	b27a      	sxtb	r2, r7
 8000ab6:	9201      	str	r2, [sp, #4]
 8000ab8:	e6d3      	b.n	8000862 <HAL_UART_RxCpltCallback+0x22e>
						motorcurrent.target_cur = -motorcurrent.target_cur;
 8000aba:	4264      	negs	r4, r4
 8000abc:	b224      	sxth	r4, r4
 8000abe:	e6c7      	b.n	8000850 <HAL_UART_RxCpltCallback+0x21c>
						motorcurrent.centeroffset = -motorcurrent.centeroffset;
 8000ac0:	427f      	negs	r7, r7
 8000ac2:	b27f      	sxtb	r7, r7
 8000ac4:	9701      	str	r7, [sp, #4]
 8000ac6:	e786      	b.n	80009d6 <HAL_UART_RxCpltCallback+0x3a2>
						motorcurrent.target_cur = -motorcurrent.target_cur;
 8000ac8:	4264      	negs	r4, r4
 8000aca:	b224      	sxth	r4, r4
 8000acc:	e77b      	b.n	80009c6 <HAL_UART_RxCpltCallback+0x392>
						motorcurrent.centeroffset = -motorcurrent.centeroffset;
 8000ace:	427f      	negs	r7, r7
 8000ad0:	b27f      	sxtb	r7, r7
 8000ad2:	9701      	str	r7, [sp, #4]
 8000ad4:	e711      	b.n	80008fa <HAL_UART_RxCpltCallback+0x2c6>
						motorcurrent.target_cur = -motorcurrent.target_cur;
 8000ad6:	4264      	negs	r4, r4
 8000ad8:	b224      	sxth	r4, r4
 8000ada:	e705      	b.n	80008e8 <HAL_UART_RxCpltCallback+0x2b4>
				uint8_t s = i==UART4BYTE-1?0:i+1; //second byte  1xxx|xxxx
 8000adc:	2300      	movs	r3, #0
 8000ade:	e61e      	b.n	800071e <HAL_UART_RxCpltCallback+0xea>
 8000ae0:	20000034 	.word	0x20000034
 8000ae4:	20000036 	.word	0x20000036

08000ae8 <StartledblueTask>:
/* StartledblueTask function */
void StartledblueTask(void const * argument)
{
	for(;;)
	{
		HAL_GPIO_TogglePin(LEDBLUE_GPIO_Port,LEDBLUE_Pin);
 8000ae8:	4c05      	ldr	r4, [pc, #20]	; (8000b00 <StartledblueTask+0x18>)
{
 8000aea:	b508      	push	{r3, lr}
		HAL_GPIO_TogglePin(LEDBLUE_GPIO_Port,LEDBLUE_Pin);
 8000aec:	4620      	mov	r0, r4
 8000aee:	2104      	movs	r1, #4
 8000af0:	f002 fabe 	bl	8003070 <HAL_GPIO_TogglePin>
		osDelay(500);
 8000af4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000af8:	f004 fe06 	bl	8005708 <osDelay>
 8000afc:	e7f6      	b.n	8000aec <StartledblueTask+0x4>
 8000afe:	bf00      	nop
 8000b00:	40021000 	.word	0x40021000

08000b04 <StartledgreenTask>:
/* StartledgreenTask function */
void StartledgreenTask(void const * argument)
{
	for(;;)
	{
		HAL_GPIO_TogglePin(LEDGREEN_GPIO_Port,LEDGREEN_Pin);
 8000b04:	4c05      	ldr	r4, [pc, #20]	; (8000b1c <StartledgreenTask+0x18>)
{
 8000b06:	b508      	push	{r3, lr}
		HAL_GPIO_TogglePin(LEDGREEN_GPIO_Port,LEDGREEN_Pin);
 8000b08:	4620      	mov	r0, r4
 8000b0a:	2108      	movs	r1, #8
 8000b0c:	f002 fab0 	bl	8003070 <HAL_GPIO_TogglePin>
		osDelay(1000);
 8000b10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b14:	f004 fdf8 	bl	8005708 <osDelay>
 8000b18:	e7f6      	b.n	8000b08 <StartledgreenTask+0x4>
 8000b1a:	bf00      	nop
 8000b1c:	40021000 	.word	0x40021000

08000b20 <StartiwdgTask>:
	}
}

/* StartiwdgTask function */
void StartiwdgTask(void const * argument)
{
 8000b20:	b508      	push	{r3, lr}
	for(;;)
	{
		//feed the watchdog every 100 msec
//		HAL_IWDG_Refresh(&hiwdg);
		osDelay(50);
 8000b22:	2032      	movs	r0, #50	; 0x32
 8000b24:	f004 fdf0 	bl	8005708 <osDelay>
 8000b28:	e7fb      	b.n	8000b22 <StartiwdgTask+0x2>
 8000b2a:	bf00      	nop

08000b2c <StartbuzzerrythmTask>:
	}
}
void StartbuzzerrythmTask(void const * argument)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b0b4      	sub	sp, #208	; 0xd0
#define SONGNUM 2
#define SONGLENGTH 50
	uint16_t rythm[SONGNUM][SONGLENGTH]={{1013, 2013, 2015, 8000, 1015, 2015, 4000,
 8000b30:	22c8      	movs	r2, #200	; 0xc8
 8000b32:	2100      	movs	r1, #0
 8000b34:	f240 37f5 	movw	r7, #1013	; 0x3f5
 8000b38:	a802      	add	r0, sp, #8
 8000b3a:	f240 36f7 	movw	r6, #1015	; 0x3f7
 8000b3e:	f007 f8be 	bl	8007cbe <memset>
 8000b42:	f240 71dd 	movw	r1, #2013	; 0x7dd
 8000b46:	f240 72df 	movw	r2, #2015	; 0x7df
 8000b4a:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8000b4e:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8000b52:	f240 7edc 	movw	lr, #2012	; 0x7dc
 8000b56:	f8ad 7008 	strh.w	r7, [sp, #8]
 8000b5a:	f240 38f3 	movw	r8, #1011	; 0x3f3
 8000b5e:	f8ad 7016 	strh.w	r7, [sp, #22]
 8000b62:	f240 7cdb 	movw	ip, #2011	; 0x7db
 8000b66:	f8ad 7036 	strh.w	r7, [sp, #54]	; 0x36
 8000b6a:	f44f 777d 	mov.w	r7, #1012	; 0x3f4
 8000b6e:	f8ad 100a 	strh.w	r1, [sp, #10]
 8000b72:	f8ad 1018 	strh.w	r1, [sp, #24]
 8000b76:	f8ad 1028 	strh.w	r1, [sp, #40]	; 0x28
 8000b7a:	f8ad 1030 	strh.w	r1, [sp, #48]	; 0x30
 8000b7e:	f8ad 1038 	strh.w	r1, [sp, #56]	; 0x38
 8000b82:	f240 71e5 	movw	r1, #2021	; 0x7e5
 8000b86:	f8ad 200c 	strh.w	r2, [sp, #12]
 8000b8a:	f8ad 2012 	strh.w	r2, [sp, #18]
 8000b8e:	f8ad 202e 	strh.w	r2, [sp, #46]	; 0x2e
 8000b92:	f8ad 203a 	strh.w	r2, [sp, #58]	; 0x3a
 8000b96:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 8000b9a:	f240 32fd 	movw	r2, #1021	; 0x3fd
 8000b9e:	f8ad 6010 	strh.w	r6, [sp, #16]
 8000ba2:	f8ad 602c 	strh.w	r6, [sp, #44]	; 0x2c
 8000ba6:	f8ad 603e 	strh.w	r6, [sp, #62]	; 0x3e
 8000baa:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8000bae:	f8ad 0014 	strh.w	r0, [sp, #20]
 8000bb2:	f8ad 0022 	strh.w	r0, [sp, #34]	; 0x22
 8000bb6:	f8ad 0042 	strh.w	r0, [sp, #66]	; 0x42
 8000bba:	f240 70e6 	movw	r0, #2022	; 0x7e6
 8000bbe:	f8ad 300e 	strh.w	r3, [sp, #14]
 8000bc2:	f8ad 301c 	strh.w	r3, [sp, #28]
 8000bc6:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
 8000bca:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
 8000bce:	f8ad e01a 	strh.w	lr, [sp, #26]
 8000bd2:	f8ad e026 	strh.w	lr, [sp, #38]	; 0x26
 8000bd6:	f240 3eff 	movw	lr, #1023	; 0x3ff
 8000bda:	f8ad 7024 	strh.w	r7, [sp, #36]	; 0x24
 8000bde:	f8ad 7032 	strh.w	r7, [sp, #50]	; 0x32
 8000be2:	f240 77e7 	movw	r7, #2023	; 0x7e7
 8000be6:	f8ad 6034 	strh.w	r6, [sp, #52]	; 0x34
 8000bea:	f44f 66fa 	mov.w	r6, #2000	; 0x7d0
 8000bee:	f8ad 2044 	strh.w	r2, [sp, #68]	; 0x44
 8000bf2:	f8ad 1046 	strh.w	r1, [sp, #70]	; 0x46
 8000bf6:	f8ad 801e 	strh.w	r8, [sp, #30]
 8000bfa:	f8ad c020 	strh.w	ip, [sp, #32]
 8000bfe:	f8ad 0048 	strh.w	r0, [sp, #72]	; 0x48
 8000c02:	f8ad 304a 	strh.w	r3, [sp, #74]	; 0x4a
 8000c06:	f240 33fe 	movw	r3, #1022	; 0x3fe
 8000c0a:	f8ad 0054 	strh.w	r0, [sp, #84]	; 0x54
 8000c0e:	f44f 707e 	mov.w	r0, #1016	; 0x3f8
 8000c12:	f8ad 1056 	strh.w	r1, [sp, #86]	; 0x56
 8000c16:	f44f 617b 	mov.w	r1, #4016	; 0xfb0
 8000c1a:	f8ad 205e 	strh.w	r2, [sp, #94]	; 0x5e
 8000c1e:	f8ad 2060 	strh.w	r2, [sp, #96]	; 0x60
			1013, 2013, 2012, 8000, 1011, 2011, 4000, 1012, 2012, 2013, 8000, 1015, 2015, 2013, 1012, 1000,
			1013, 2013, 2015, 8000, 1015, 2015, 4000,
			1021, 2021, 2022, 8000, 1023, 2023, 2000,
			1022, 2022, 2021, 1022, 1016, 4016, 1021, 1021, 0},
			{}};
	volatile uint16_t i = 0;
 8000c22:	2200      	movs	r2, #0
 8000c24:	4c1f      	ldr	r4, [pc, #124]	; (8000ca4 <StartbuzzerrythmTask+0x178>)
 8000c26:	4d20      	ldr	r5, [pc, #128]	; (8000ca8 <StartbuzzerrythmTask+0x17c>)
	uint16_t rythm[SONGNUM][SONGLENGTH]={{1013, 2013, 2015, 8000, 1015, 2015, 4000,
 8000c28:	f8ad e04c 	strh.w	lr, [sp, #76]	; 0x4c
 8000c2c:	f8ad 704e 	strh.w	r7, [sp, #78]	; 0x4e
 8000c30:	f8ad 6050 	strh.w	r6, [sp, #80]	; 0x50
 8000c34:	f8ad 3052 	strh.w	r3, [sp, #82]	; 0x52
 8000c38:	f8ad 3058 	strh.w	r3, [sp, #88]	; 0x58
 8000c3c:	f8ad 005a 	strh.w	r0, [sp, #90]	; 0x5a
 8000c40:	f8ad 105c 	strh.w	r1, [sp, #92]	; 0x5c
	volatile uint16_t i = 0;
 8000c44:	f8ad 2006 	strh.w	r2, [sp, #6]
 8000c48:	e002      	b.n	8000c50 <StartbuzzerrythmTask+0x124>
			{
				i=i==SONGLENGTH-1?0:i+1;
			}
			xSemaphoreGive(buzzerMutexHandle);
		}
		osDelay(10);
 8000c4a:	200a      	movs	r0, #10
 8000c4c:	f004 fd5c 	bl	8005708 <osDelay>
		if(xSemaphoreTake(buzzerMutexHandle,0)==pdPASS)
 8000c50:	2300      	movs	r3, #0
 8000c52:	6820      	ldr	r0, [r4, #0]
 8000c54:	461a      	mov	r2, r3
 8000c56:	4619      	mov	r1, r3
 8000c58:	f005 fb24 	bl	80062a4 <xQueueGenericReceive>
 8000c5c:	2801      	cmp	r0, #1
 8000c5e:	d1f4      	bne.n	8000c4a <StartbuzzerrythmTask+0x11e>
			if(xQueueSend(buzzerQueueHandle,&rythm[0][i],0)==pdPASS)
 8000c60:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 8000c64:	2300      	movs	r3, #0
 8000c66:	ae02      	add	r6, sp, #8
 8000c68:	6828      	ldr	r0, [r5, #0]
 8000c6a:	b289      	uxth	r1, r1
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	eb06 0141 	add.w	r1, r6, r1, lsl #1
 8000c72:	f005 f90d 	bl	8005e90 <xQueueGenericSend>
 8000c76:	2801      	cmp	r0, #1
 8000c78:	d006      	beq.n	8000c88 <StartbuzzerrythmTask+0x15c>
			xSemaphoreGive(buzzerMutexHandle);
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6820      	ldr	r0, [r4, #0]
 8000c7e:	461a      	mov	r2, r3
 8000c80:	4619      	mov	r1, r3
 8000c82:	f005 f905 	bl	8005e90 <xQueueGenericSend>
 8000c86:	e7e0      	b.n	8000c4a <StartbuzzerrythmTask+0x11e>
				i=i==SONGLENGTH-1?0:i+1;
 8000c88:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8000c8c:	b29b      	uxth	r3, r3
 8000c8e:	2b31      	cmp	r3, #49	; 0x31
 8000c90:	d006      	beq.n	8000ca0 <StartbuzzerrythmTask+0x174>
 8000c92:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8000c96:	3301      	adds	r3, #1
 8000c98:	b29b      	uxth	r3, r3
 8000c9a:	f8ad 3006 	strh.w	r3, [sp, #6]
 8000c9e:	e7ec      	b.n	8000c7a <StartbuzzerrythmTask+0x14e>
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	e7fa      	b.n	8000c9a <StartbuzzerrythmTask+0x16e>
 8000ca4:	20003fc4 	.word	0x20003fc4
 8000ca8:	20003fb8 	.word	0x20003fb8
 8000cac:	00000000 	.word	0x00000000

08000cb0 <StartbuzzertoneTask>:
	}
}

void StartbuzzertoneTask(void const * argument)
{
 8000cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint16_t tonedata;
#define timebase 1000  //60 per min
	const float tonetable_white[7] = {261.63, 293.66, 329.63, 349.23,
 8000cb4:	4d5c      	ldr	r5, [pc, #368]	; (8000e28 <StartbuzzertoneTask+0x178>)
			392, 440, 493.88};
	const float tonetable_black[5] = {277.18, 311.13, 369.99,
			415.30/4, 466.16/4};
	volatile float tonefreq = 0, time = 0;;
 8000cb6:	f04f 0a00 	mov.w	sl, #0
 8000cba:	4c5c      	ldr	r4, [pc, #368]	; (8000e2c <StartbuzzertoneTask+0x17c>)
			//if all is 0 then no sound...
			//like 512 should be black[5-1] = 466.16/4   la+
			//013 should be white[3-1] = 329.63/4    mi
			//023 should be 2 * white[3-1] = 329.63/2
			xSemaphoreTake(buzzerMutexHandle,1);// take the mutex
			time = tonedata/1000;
 8000cbc:	4f5c      	ldr	r7, [pc, #368]	; (8000e30 <StartbuzzertoneTask+0x180>)
			black = (tonedata%1000)/100;
 8000cbe:	f8df 8180 	ldr.w	r8, [pc, #384]	; 8000e40 <StartbuzzertoneTask+0x190>
			num = (tonedata%100)/10;
 8000cc2:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8000e44 <StartbuzzertoneTask+0x194>
{
 8000cc6:	ed2d 8b04 	vpush	{d8-d9}
 8000cca:	b090      	sub	sp, #64	; 0x40
			{
				htim2.Instance->CCR1=htim2.Instance->CCR1 = 0;
				tonefreq = 0;
			}
			if(time!=0)
				osDelay(500/time); //time is used to shorter the sound..
 8000ccc:	ed9f 9a59 	vldr	s18, [pc, #356]	; 8000e34 <StartbuzzertoneTask+0x184>
	const float tonetable_white[7] = {261.63, 293.66, 329.63, 349.23,
 8000cd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cd2:	ae09      	add	r6, sp, #36	; 0x24
	const float tonetable_black[5] = {277.18, 311.13, 369.99,
 8000cd4:	f10d 0e10 	add.w	lr, sp, #16
	volatile float tonefreq = 0, time = 0;;
 8000cd8:	f8cd a008 	str.w	sl, [sp, #8]
 8000cdc:	f8cd a00c 	str.w	sl, [sp, #12]
	const float tonetable_white[7] = {261.63, 293.66, 329.63, 349.23,
 8000ce0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000ce2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
	const float tonetable_black[5] = {277.18, 311.13, 369.99,
 8000ce6:	350c      	adds	r5, #12
	const float tonetable_white[7] = {261.63, 293.66, 329.63, 349.23,
 8000ce8:	e886 0007 	stmia.w	r6, {r0, r1, r2}
	const float tonetable_black[5] = {277.18, 311.13, 369.99,
 8000cec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cee:	f8d5 c000 	ldr.w	ip, [r5]
 8000cf2:	4e51      	ldr	r6, [pc, #324]	; (8000e38 <StartbuzzertoneTask+0x188>)
 8000cf4:	4d51      	ldr	r5, [pc, #324]	; (8000e3c <StartbuzzertoneTask+0x18c>)
 8000cf6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
				SetbuzzerFreq(tonefreq);
 8000cfa:	ed9f 8b49 	vldr	d8, [pc, #292]	; 8000e20 <StartbuzzertoneTask+0x170>
	const float tonetable_black[5] = {277.18, 311.13, 369.99,
 8000cfe:	f8ce c000 	str.w	ip, [lr]
 8000d02:	e003      	b.n	8000d0c <StartbuzzertoneTask+0x5c>
			xSemaphoreGive(buzzerMutexHandle);
		}
		else
		{
			htim2.Instance->CCR1=htim2.Instance->CCR1 = 0;
 8000d04:	682b      	ldr	r3, [r5, #0]
 8000d06:	2200      	movs	r2, #0
 8000d08:	635a      	str	r2, [r3, #52]	; 0x34
 8000d0a:	635a      	str	r2, [r3, #52]	; 0x34
		if(xQueueReceive(buzzerQueueHandle,&tonedata,10)==pdPASS)
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	220a      	movs	r2, #10
 8000d10:	f10d 0106 	add.w	r1, sp, #6
 8000d14:	6820      	ldr	r0, [r4, #0]
 8000d16:	f005 fac5 	bl	80062a4 <xQueueGenericReceive>
 8000d1a:	2801      	cmp	r0, #1
 8000d1c:	d1f2      	bne.n	8000d04 <StartbuzzertoneTask+0x54>
			xSemaphoreTake(buzzerMutexHandle,1);// take the mutex
 8000d1e:	2300      	movs	r3, #0
 8000d20:	4602      	mov	r2, r0
 8000d22:	6830      	ldr	r0, [r6, #0]
 8000d24:	4619      	mov	r1, r3
 8000d26:	f005 fabd 	bl	80062a4 <xQueueGenericReceive>
			time = tonedata/1000;
 8000d2a:	f8bd 1006 	ldrh.w	r1, [sp, #6]
			black = (tonedata%1000)/100;
 8000d2e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
			time = tonedata/1000;
 8000d32:	fba7 0301 	umull	r0, r3, r7, r1
 8000d36:	099b      	lsrs	r3, r3, #6
 8000d38:	ee07 3a90 	vmov	s15, r3
			black = (tonedata%1000)/100;
 8000d3c:	fb02 1213 	mls	r2, r2, r3, r1
			time = tonedata/1000;
 8000d40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			black = (tonedata%1000)/100;
 8000d44:	b292      	uxth	r2, r2
			time = tonedata/1000;
 8000d46:	edcd 7a03 	vstr	s15, [sp, #12]
			if((tonedata%1000) != 0)
 8000d4a:	b3c2      	cbz	r2, 8000dbe <StartbuzzertoneTask+0x10e>
			num = (tonedata%100)/10;
 8000d4c:	fba8 0301 	umull	r0, r3, r8, r1
 8000d50:	2064      	movs	r0, #100	; 0x64
			black = (tonedata%1000)/100;
 8000d52:	fba8 e202 	umull	lr, r2, r8, r2
			num = (tonedata%100)/10;
 8000d56:	095b      	lsrs	r3, r3, #5
				if(black)
 8000d58:	0952      	lsrs	r2, r2, #5
			num = (tonedata%100)/10;
 8000d5a:	fb00 1313 	mls	r3, r0, r3, r1
 8000d5e:	b29b      	uxth	r3, r3
 8000d60:	fba9 0303 	umull	r0, r3, r9, r3
 8000d64:	ea4f 03d3 	mov.w	r3, r3, lsr #3
				if(black)
 8000d68:	d040      	beq.n	8000dec <StartbuzzertoneTask+0x13c>
					tonefreq = tonetable_black[black-1] * num *2 ;
 8000d6a:	ee07 3a90 	vmov	s15, r3
 8000d6e:	ab10      	add	r3, sp, #64	; 0x40
 8000d70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d74:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8000d78:	ed12 7a0d 	vldr	s14, [r2, #-52]	; 0xffffffcc
 8000d7c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000d80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d84:	edcd 7a02 	vstr	s15, [sp, #8]
				SetbuzzerFreq(tonefreq);
 8000d88:	ed9d 6a02 	vldr	s12, [sp, #8]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	682b      	ldr	r3, [r5, #0]
 8000d90:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 8000d94:	ee88 7b06 	vdiv.f64	d7, d8, d6
 8000d98:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 8000d9c:	ed83 7a0b 	vstr	s14, [r3, #44]	; 0x2c
 8000da0:	635a      	str	r2, [r3, #52]	; 0x34
			if(time!=0)
 8000da2:	eddd 7a03 	vldr	s15, [sp, #12]
 8000da6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dae:	d112      	bne.n	8000dd6 <StartbuzzertoneTask+0x126>
			xSemaphoreGive(buzzerMutexHandle);
 8000db0:	2300      	movs	r3, #0
 8000db2:	6830      	ldr	r0, [r6, #0]
 8000db4:	461a      	mov	r2, r3
 8000db6:	4619      	mov	r1, r3
 8000db8:	f005 f86a 	bl	8005e90 <xQueueGenericSend>
 8000dbc:	e7a6      	b.n	8000d0c <StartbuzzertoneTask+0x5c>
				htim2.Instance->CCR1=htim2.Instance->CCR1 = 0;
 8000dbe:	682b      	ldr	r3, [r5, #0]
 8000dc0:	635a      	str	r2, [r3, #52]	; 0x34
 8000dc2:	635a      	str	r2, [r3, #52]	; 0x34
				tonefreq = 0;
 8000dc4:	f8cd a008 	str.w	sl, [sp, #8]
			if(time!=0)
 8000dc8:	eddd 7a03 	vldr	s15, [sp, #12]
 8000dcc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dd4:	d0ec      	beq.n	8000db0 <StartbuzzertoneTask+0x100>
				osDelay(500/time); //time is used to shorter the sound..
 8000dd6:	ed9d 7a03 	vldr	s14, [sp, #12]
 8000dda:	eec9 7a07 	vdiv.f32	s15, s18, s14
 8000dde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000de2:	ee17 0a90 	vmov	r0, s15
 8000de6:	f004 fc8f 	bl	8005708 <osDelay>
 8000dea:	e7e1      	b.n	8000db0 <StartbuzzertoneTask+0x100>
			white  = tonedata%10;
 8000dec:	fba9 0201 	umull	r0, r2, r9, r1
					tonefreq = tonetable_white[white-1] * num *2;
 8000df0:	ee07 3a90 	vmov	s15, r3
			white  = tonedata%10;
 8000df4:	08d3      	lsrs	r3, r2, #3
					tonefreq = tonetable_white[white-1] * num *2;
 8000df6:	aa10      	add	r2, sp, #64	; 0x40
 8000df8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			white  = tonedata%10;
 8000dfc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000e00:	eba1 0343 	sub.w	r3, r1, r3, lsl #1
					tonefreq = tonetable_white[white-1] * num *2;
 8000e04:	b29b      	uxth	r3, r3
 8000e06:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000e0a:	ed13 7a08 	vldr	s14, [r3, #-32]	; 0xffffffe0
 8000e0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e12:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000e16:	edcd 7a02 	vstr	s15, [sp, #8]
 8000e1a:	e7b5      	b.n	8000d88 <StartbuzzertoneTask+0xd8>
 8000e1c:	f3af 8000 	nop.w
 8000e20:	00000000 	.word	0x00000000
 8000e24:	412e8480 	.word	0x412e8480
 8000e28:	08007ce8 	.word	0x08007ce8
 8000e2c:	20003fb8 	.word	0x20003fb8
 8000e30:	10624dd3 	.word	0x10624dd3
 8000e34:	43fa0000 	.word	0x43fa0000
 8000e38:	20003fc4 	.word	0x20003fc4
 8000e3c:	20004114 	.word	0x20004114
 8000e40:	51eb851f 	.word	0x51eb851f
 8000e44:	cccccccd 	.word	0xcccccccd

08000e48 <SystemInitialization>:
extern uint8_t order_buff[5];
//int32_t cur_u;
//int32_t cur_v;

void SystemInitialization(void)
{
 8000e48:	b510      	push	{r4, lr}
	 * thus if we consider the driver delay and blabla...
	 * we choose the dead time to be 300ns~...
	 * lookinto the tim.c file the dead time is calculated by
	 * 1/216mhz * DeadTime,  thus we choose DeadTime to be 66~
	 */
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8000e4a:	4c17      	ldr	r4, [pc, #92]	; (8000ea8 <SystemInitialization+0x60>)
	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	4817      	ldr	r0, [pc, #92]	; (8000eac <SystemInitialization+0x64>)
 8000e50:	f003 fb80 	bl	8004554 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8000e54:	4620      	mov	r0, r4
 8000e56:	2100      	movs	r1, #0
 8000e58:	f003 fb7c 	bl	8004554 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_1);
 8000e5c:	4620      	mov	r0, r4
 8000e5e:	2100      	movs	r1, #0
 8000e60:	f003 fdea 	bl	8004a38 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8000e64:	4620      	mov	r0, r4
 8000e66:	2104      	movs	r1, #4
 8000e68:	f003 fb74 	bl	8004554 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_2);
 8000e6c:	4620      	mov	r0, r4
 8000e6e:	2104      	movs	r1, #4
 8000e70:	f003 fde2 	bl	8004a38 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_3);
 8000e74:	4620      	mov	r0, r4
 8000e76:	2108      	movs	r1, #8
 8000e78:	f003 fb6c 	bl	8004554 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_3);
 8000e7c:	4620      	mov	r0, r4
 8000e7e:	2108      	movs	r1, #8
 8000e80:	f003 fdda 	bl	8004a38 <HAL_TIMEx_PWMN_Start>

	/*
	 * register the call back of uart4 transmit..
	 */
	//HAL_DMA_RegisterCallback(&hdma_uart4_rx,HAL_DMA_XFER_CPLTUART4_DMA2_Cplt_Callback);
	HAL_UART_Receive_DMA(&huart4,enchall_buff,5);
 8000e84:	2205      	movs	r2, #5
 8000e86:	490a      	ldr	r1, [pc, #40]	; (8000eb0 <SystemInitialization+0x68>)
 8000e88:	480a      	ldr	r0, [pc, #40]	; (8000eb4 <SystemInitialization+0x6c>)
 8000e8a:	f003 ffc7 	bl	8004e1c <HAL_UART_Receive_DMA>
	HAL_UART_Receive_DMA(&huart1,order_buff,6);
 8000e8e:	2206      	movs	r2, #6
 8000e90:	4909      	ldr	r1, [pc, #36]	; (8000eb8 <SystemInitialization+0x70>)
 8000e92:	480a      	ldr	r0, [pc, #40]	; (8000ebc <SystemInitialization+0x74>)
 8000e94:	f003 ffc2 	bl	8004e1c <HAL_UART_Receive_DMA>

	/*
	 * DFSDM initial
	 */
	//polling mode
	HAL_DFSDM_FilterRegularStart(&hdfsdm1_filter0);
 8000e98:	4809      	ldr	r0, [pc, #36]	; (8000ec0 <SystemInitialization+0x78>)
 8000e9a:	f001 fd87 	bl	80029ac <HAL_DFSDM_FilterRegularStart>
	HAL_DFSDM_FilterRegularStart(&hdfsdm1_filter1);
 8000e9e:	4809      	ldr	r0, [pc, #36]	; (8000ec4 <SystemInitialization+0x7c>)
}
 8000ea0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_DFSDM_FilterRegularStart(&hdfsdm1_filter1);
 8000ea4:	f001 bd82 	b.w	80029ac <HAL_DFSDM_FilterRegularStart>
 8000ea8:	200040d4 	.word	0x200040d4
 8000eac:	20004114 	.word	0x20004114
 8000eb0:	20003dc8 	.word	0x20003dc8
 8000eb4:	20004364 	.word	0x20004364
 8000eb8:	20003dd0 	.word	0x20003dd0
 8000ebc:	20004284 	.word	0x20004284
 8000ec0:	20003dd8 	.word	0x20003dd8
 8000ec4:	20003f24 	.word	0x20003f24

08000ec8 <StartenchallTask>:
#include "main.h"
extern osMessageQId enchallQueueHandle;
extern osMessageQId conresQueueHandle;

void StartenchallTask(void const * argument)
{
 8000ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		  vel = encdata.z_count - last_count<0?encdata.z_count - last_count+65535:
				  encdata.z_count - last_count;
		  vel *= 10;
		  last_count = encdata.z_count;
		  datatosend[++i] = 'V';datatosend[++i] = ':';
		  datatosend[++i] = vel%1000/100 + 0x30; //3bits
 8000ecc:	4f03      	ldr	r7, [pc, #12]	; (8000edc <StartenchallTask+0x14>)
{
 8000ece:	b0a3      	sub	sp, #140	; 0x8c
		  datatosend[++i] = vel%1000/100 + 0x30; //3bits
 8000ed0:	f8df a00c 	ldr.w	sl, [pc, #12]	; 8000ee0 <StartenchallTask+0x18>
		  datatosend[++i] = vel%100/10 + 0x30; //3bits
 8000ed4:	f8df b00c 	ldr.w	fp, [pc, #12]	; 8000ee4 <StartenchallTask+0x1c>
 8000ed8:	e02c      	b.n	8000f34 <StartenchallTask+0x6c>
 8000eda:	bf00      	nop
 8000edc:	10624dd3 	.word	0x10624dd3
 8000ee0:	51eb851f 	.word	0x51eb851f
 8000ee4:	cccccccd 	.word	0xcccccccd
 8000ee8:	2227      	movs	r2, #39	; 0x27
 8000eea:	2326      	movs	r3, #38	; 0x26
 8000eec:	2125      	movs	r1, #37	; 0x25
 8000eee:	4696      	mov	lr, r2
			  datatosend[++i] = conresdata.duty_c%1000/100 + 0x30;
			  datatosend[++i] = conresdata.duty_c%100/10 + 0x30;
			  datatosend[++i] = conresdata.duty_c%10 + 0x30;
		  }

		  datatosend[++i] = '\t';
 8000ef0:	a822      	add	r0, sp, #136	; 0x88
 8000ef2:	2409      	movs	r4, #9
		  datatosend[++i] = '\r';
		  datatosend[++i] = '\n';
 8000ef4:	250a      	movs	r5, #10
		  datatosend[++i] = '\r';
 8000ef6:	260d      	movs	r6, #13
		  datatosend[++i] = '\t';
 8000ef8:	4401      	add	r1, r0
		  datatosend[++i] = '\r';
 8000efa:	4403      	add	r3, r0
		  datatosend[++i] = '\n';
 8000efc:	4470      	add	r0, lr
		  datatosend[++i] = '\t';
 8000efe:	f801 4c50 	strb.w	r4, [r1, #-80]
		  __HAL_UNLOCK(&huart1);
 8000f02:	2400      	movs	r4, #0
		  datatosend[++i] = '\r';
 8000f04:	f803 6c50 	strb.w	r6, [r3, #-80]
		  HAL_UART_Transmit(&huart1,datatosend,i,50);
 8000f08:	a90e      	add	r1, sp, #56	; 0x38
		  datatosend[++i] = '\n';
 8000f0a:	f800 5c50 	strb.w	r5, [r0, #-80]
		  HAL_UART_Transmit(&huart1,datatosend,i,50);
 8000f0e:	2332      	movs	r3, #50	; 0x32
 8000f10:	48e9      	ldr	r0, [pc, #932]	; (80012b8 <StartenchallTask+0x3f0>)
		  __HAL_UNLOCK(&huart1);
 8000f12:	4605      	mov	r5, r0
 8000f14:	f880 4068 	strb.w	r4, [r0, #104]	; 0x68
		  HAL_UART_Transmit(&huart1,datatosend,i,50);
 8000f18:	f003 ff00 	bl	8004d1c <HAL_UART_Transmit>
		  __HAL_LOCK(&huart1);
 8000f1c:	f895 3068 	ldrb.w	r3, [r5, #104]	; 0x68
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	f000 8294 	beq.w	800144e <StartenchallTask+0x586>
 8000f26:	2301      	movs	r3, #1
		  last_count = encdata.z_count;
 8000f28:	9c00      	ldr	r4, [sp, #0]
		  __HAL_LOCK(&huart1);
 8000f2a:	f885 3068 	strb.w	r3, [r5, #104]	; 0x68
	  }
	  //every 100mini
	  osDelay(100);
 8000f2e:	2064      	movs	r0, #100	; 0x64
 8000f30:	f004 fbea 	bl	8005708 <osDelay>
	  if(xQueuePeek(enchallQueueHandle,&encdata,0)==pdPASS)
 8000f34:	48e1      	ldr	r0, [pc, #900]	; (80012bc <StartenchallTask+0x3f4>)
 8000f36:	2301      	movs	r3, #1
 8000f38:	2200      	movs	r2, #0
 8000f3a:	a90a      	add	r1, sp, #40	; 0x28
 8000f3c:	6800      	ldr	r0, [r0, #0]
 8000f3e:	f005 f9b1 	bl	80062a4 <xQueueGenericReceive>
 8000f42:	2801      	cmp	r0, #1
 8000f44:	d1f3      	bne.n	8000f2e <StartenchallTask+0x66>
		  datatosend[i] = 'H';datatosend[++i] = ':';
 8000f46:	213a      	movs	r1, #58	; 0x3a
		  datatosend[++i] = encdata.hole_in + 0x30; //3bits
 8000f48:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
		  datatosend[i] = 'H';datatosend[++i] = ':';
 8000f4c:	2048      	movs	r0, #72	; 0x48
		  datatosend[++i] = '\t';
 8000f4e:	2209      	movs	r2, #9
		  datatosend[++i] = encdata.hole_in + 0x30; //3bits
 8000f50:	3330      	adds	r3, #48	; 0x30
		  datatosend[i] = 'H';datatosend[++i] = ':';
 8000f52:	f88d 1039 	strb.w	r1, [sp, #57]	; 0x39
		  vel = encdata.z_count - last_count<0?encdata.z_count - last_count+65535:
 8000f56:	f8bd 1036 	ldrh.w	r1, [sp, #54]	; 0x36
		  datatosend[++i] = encdata.hole_in + 0x30; //3bits
 8000f5a:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
		  vel = encdata.z_count - last_count<0?encdata.z_count - last_count+65535:
 8000f5e:	1b0b      	subs	r3, r1, r4
		  datatosend[i] = 'H';datatosend[++i] = ':';
 8000f60:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
		  vel = encdata.z_count - last_count<0?encdata.z_count - last_count+65535:
 8000f64:	9100      	str	r1, [sp, #0]
		  datatosend[++i] = '\t';
 8000f66:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
		  vel = encdata.z_count - last_count<0?encdata.z_count - last_count+65535:
 8000f6a:	f100 826c 	bmi.w	8001446 <StartenchallTask+0x57e>
 8000f6e:	b29b      	uxth	r3, r3
		  vel *= 10;
 8000f70:	eb03 0383 	add.w	r3, r3, r3, lsl #2
		  datatosend[++i] = encdata.recon_counter/1000 + 0x30; //msb unit
 8000f74:	f8bd 9030 	ldrh.w	r9, [sp, #48]	; 0x30
		  datatosend[++i] = vel%1000/100 + 0x30; //3bits
 8000f78:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
		  datatosend[++i] = vel%100/10 + 0x30; //3bits
 8000f7c:	2564      	movs	r5, #100	; 0x64
		  vel *= 10;
 8000f7e:	005b      	lsls	r3, r3, #1
		  datatosend[++i] = encdata.recon_counter%100/10 + 0x30;
 8000f80:	fbaa 1209 	umull	r1, r2, sl, r9
		  datatosend[++i] = encdata.recon_counter/1000 + 0x30; //msb unit
 8000f84:	fba7 1809 	umull	r1, r8, r7, r9
		  datatosend[++i] = encdata.Kp/10 + 0x30;
 8000f88:	f89d c032 	ldrb.w	ip, [sp, #50]	; 0x32
		  vel *= 10;
 8000f8c:	b29b      	uxth	r3, r3
		  datatosend[++i] = encdata.Ki/10 + 0x30;
 8000f8e:	f89d e033 	ldrb.w	lr, [sp, #51]	; 0x33
		  datatosend[++i] = encdata.recon_counter%100/10 + 0x30;
 8000f92:	0952      	lsrs	r2, r2, #5
		  datatosend[++i] = vel%1000/100 + 0x30; //3bits
 8000f94:	fba7 1003 	umull	r1, r0, r7, r3
		  datatosend[++i] = encdata.recon_counter/1000 + 0x30; //msb unit
 8000f98:	ea4f 1898 	mov.w	r8, r8, lsr #6
		  datatosend[++i] = vel%100/10 + 0x30; //3bits
 8000f9c:	fbaa 6103 	umull	r6, r1, sl, r3
		  datatosend[++i] = vel%1000/100 + 0x30; //3bits
 8000fa0:	0980      	lsrs	r0, r0, #6
		  datatosend[++i] = encdata.recon_counter%100/10 + 0x30;
 8000fa2:	fb05 9212 	mls	r2, r5, r2, r9
		  datatosend[++i] = vel%100/10 + 0x30; //3bits
 8000fa6:	0949      	lsrs	r1, r1, #5
		  datatosend[++i] = vel%1000/100 + 0x30; //3bits
 8000fa8:	fb04 3010 	mls	r0, r4, r0, r3
		  datatosend[++i] = encdata.recon_counter%100/10 + 0x30;
 8000fac:	b292      	uxth	r2, r2
		  datatosend[++i] = vel%100/10 + 0x30; //3bits
 8000fae:	fb05 3111 	mls	r1, r5, r1, r3
		  datatosend[++i] = vel%1000/100 + 0x30; //3bits
 8000fb2:	b280      	uxth	r0, r0
		  datatosend[++i] = vel%10 + 0x30; //3bits
 8000fb4:	fbab 5603 	umull	r5, r6, fp, r3
		  datatosend[++i] = vel%100/10 + 0x30; //3bits
 8000fb8:	b289      	uxth	r1, r1
		  datatosend[++i] = encdata.recon_counter%100/10 + 0x30;
 8000fba:	fbab 5202 	umull	r5, r2, fp, r2
		  datatosend[++i] = vel%1000/100 + 0x30; //3bits
 8000fbe:	fbaa 5000 	umull	r5, r0, sl, r0
		  datatosend[++i] = vel%10 + 0x30; //3bits
 8000fc2:	08f6      	lsrs	r6, r6, #3
		  datatosend[++i] = encdata.recon_counter%1000/100 + 0x30;
 8000fc4:	fb04 9418 	mls	r4, r4, r8, r9
		  datatosend[++i] = encdata.recon_counter%100/10 + 0x30;
 8000fc8:	08d2      	lsrs	r2, r2, #3
		  datatosend[++i] = vel%100/10 + 0x30; //3bits
 8000fca:	fbab 5101 	umull	r5, r1, fp, r1
		  datatosend[++i] = vel%1000/100 + 0x30; //3bits
 8000fce:	0940      	lsrs	r0, r0, #5
		  datatosend[++i] = encdata.recon_counter%1000/100 + 0x30;
 8000fd0:	b2a4      	uxth	r4, r4
		  datatosend[++i] = encdata.recon_counter%100/10 + 0x30;
 8000fd2:	9201      	str	r2, [sp, #4]
		  datatosend[++i] = vel%1000/100 + 0x30; //3bits
 8000fd4:	3030      	adds	r0, #48	; 0x30
		  datatosend[++i] = vel%100/10 + 0x30; //3bits
 8000fd6:	08c9      	lsrs	r1, r1, #3
		  datatosend[++i] = vel%10 + 0x30; //3bits
 8000fd8:	eb06 0686 	add.w	r6, r6, r6, lsl #2
		  datatosend[++i] = encdata.recon_counter%1000/100 + 0x30;
 8000fdc:	fbaa 5404 	umull	r5, r4, sl, r4
		  datatosend[++i] = vel%100/10 + 0x30; //3bits
 8000fe0:	3130      	adds	r1, #48	; 0x30
		  datatosend[++i] = encdata.recon_counter%10 + 0x30;
 8000fe2:	fbab 2509 	umull	r2, r5, fp, r9
		  datatosend[++i] = vel%1000/100 + 0x30; //3bits
 8000fe6:	f88d 003e 	strb.w	r0, [sp, #62]	; 0x3e
		  datatosend[++i] = vel%10 + 0x30; //3bits
 8000fea:	eba3 0646 	sub.w	r6, r3, r6, lsl #1
		  datatosend[++i] = encdata.recon_counter%100/10 + 0x30;
 8000fee:	9a01      	ldr	r2, [sp, #4]
		  datatosend[++i] = encdata.Kp/10 + 0x30;
 8000ff0:	fbab 030c 	umull	r0, r3, fp, ip
		  datatosend[++i] = encdata.recon_counter%10 + 0x30;
 8000ff4:	08ed      	lsrs	r5, r5, #3
		  datatosend[++i] = vel%100/10 + 0x30; //3bits
 8000ff6:	f88d 103f 	strb.w	r1, [sp, #63]	; 0x3f
		  datatosend[++i] = encdata.Kp/10 + 0x30;
 8000ffa:	08d8      	lsrs	r0, r3, #3
		  datatosend[++i] = encdata.recon_counter%100/10 + 0x30;
 8000ffc:	3230      	adds	r2, #48	; 0x30
		  datatosend[++i] = encdata.Ki/10 + 0x30;
 8000ffe:	fbab 310e 	umull	r3, r1, fp, lr
		  datatosend[++i] = encdata.recon_counter%10 + 0x30;
 8001002:	eb05 0585 	add.w	r5, r5, r5, lsl #2
		  datatosend[++i] = encdata.recon_counter%100/10 + 0x30;
 8001006:	f88d 2046 	strb.w	r2, [sp, #70]	; 0x46
		  datatosend[++i] = encdata.Kp%10 + 0x30;
 800100a:	eb00 0280 	add.w	r2, r0, r0, lsl #2
		  datatosend[++i] = encdata.Ki/10 + 0x30;
 800100e:	08c9      	lsrs	r1, r1, #3
		  datatosend[++i] = encdata.Kp/10 + 0x30;
 8001010:	f100 0330 	add.w	r3, r0, #48	; 0x30
		  datatosend[++i] = encdata.Kp%10 + 0x30;
 8001014:	ebac 0c42 	sub.w	ip, ip, r2, lsl #1
		  datatosend[++i] = vel%10 + 0x30; //3bits
 8001018:	3630      	adds	r6, #48	; 0x30
		  datatosend[++i] = encdata.Ki%10 + 0x30;
 800101a:	eb01 0281 	add.w	r2, r1, r1, lsl #2
		  datatosend[++i] = encdata.Ki/10 + 0x30;
 800101e:	3130      	adds	r1, #48	; 0x30
		  datatosend[++i] = encdata.recon_counter%10 + 0x30;
 8001020:	eba9 0545 	sub.w	r5, r9, r5, lsl #1
		  datatosend[++i] = encdata.Kp%10 + 0x30;
 8001024:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
		  datatosend[++i] = encdata.Ki%10 + 0x30;
 8001028:	ebae 0e42 	sub.w	lr, lr, r2, lsl #1
		  datatosend[++i] = '\t';
 800102c:	2009      	movs	r0, #9
		  datatosend[++i] = encdata.recon_counter%10 + 0x30;
 800102e:	3530      	adds	r5, #48	; 0x30
		  datatosend[++i] = encdata.recon_counter%1000/100 + 0x30;
 8001030:	0964      	lsrs	r4, r4, #5
		  datatosend[++i] = encdata.Ki%10 + 0x30;
 8001032:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
		  datatosend[++i] = 'V';datatosend[++i] = ':';
 8001036:	223a      	movs	r2, #58	; 0x3a
		  datatosend[++i] = encdata.recon_counter%1000/100 + 0x30;
 8001038:	3430      	adds	r4, #48	; 0x30
		  datatosend[++i] = encdata.recon_counter%10 + 0x30;
 800103a:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
		  if(encdata.target_cur<0) //minus
 800103e:	f9bd 5034 	ldrsh.w	r5, [sp, #52]	; 0x34
		  datatosend[++i] = encdata.recon_counter/1000 + 0x30; //msb unit
 8001042:	f108 0830 	add.w	r8, r8, #48	; 0x30
		  datatosend[++i] = vel%10 + 0x30; //3bits
 8001046:	f88d 6040 	strb.w	r6, [sp, #64]	; 0x40
		  datatosend[++i] = 'V';datatosend[++i] = ':';
 800104a:	2656      	movs	r6, #86	; 0x56
		  datatosend[++i] = encdata.recon_counter%1000/100 + 0x30;
 800104c:	f88d 4045 	strb.w	r4, [sp, #69]	; 0x45
		  if(encdata.target_cur<0) //minus
 8001050:	2d00      	cmp	r5, #0
		  datatosend[++i] = encdata.Kp%10 + 0x30;
 8001052:	f88d c04c 	strb.w	ip, [sp, #76]	; 0x4c
		  datatosend[++i] = 'I';datatosend[++i] = ':';
 8001056:	f04f 0449 	mov.w	r4, #73	; 0x49
		  datatosend[++i] = encdata.Kp/10 + 0x30;
 800105a:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
		  datatosend[++i] = 'E';datatosend[++i] = ':';
 800105e:	f04f 0c45 	mov.w	ip, #69	; 0x45
		  datatosend[++i] = encdata.Ki%10 + 0x30;
 8001062:	f88d e051 	strb.w	lr, [sp, #81]	; 0x51
		  datatosend[++i] = 'T';datatosend[++i] = 'Q';datatosend[++i] = ':';
 8001066:	f04f 0351 	mov.w	r3, #81	; 0x51
		  datatosend[++i] = 'P';datatosend[++i] = ':';
 800106a:	f04f 0e50 	mov.w	lr, #80	; 0x50
		  datatosend[++i] = encdata.Ki/10 + 0x30;
 800106e:	f88d 1050 	strb.w	r1, [sp, #80]	; 0x50
		  datatosend[++i] = 'T';datatosend[++i] = 'Q';datatosend[++i] = ':';
 8001072:	f04f 0154 	mov.w	r1, #84	; 0x54
		  datatosend[++i] = encdata.recon_counter/1000 + 0x30; //msb unit
 8001076:	f88d 8044 	strb.w	r8, [sp, #68]	; 0x44
		  datatosend[++i] = 'V';datatosend[++i] = ':';
 800107a:	f88d 603c 	strb.w	r6, [sp, #60]	; 0x3c
 800107e:	f88d 203d 	strb.w	r2, [sp, #61]	; 0x3d
		  datatosend[++i] = 'E';datatosend[++i] = ':';
 8001082:	f88d 2043 	strb.w	r2, [sp, #67]	; 0x43
		  datatosend[++i] = 'P';datatosend[++i] = ':';
 8001086:	f88d 204a 	strb.w	r2, [sp, #74]	; 0x4a
		  datatosend[++i] = 'I';datatosend[++i] = ':';
 800108a:	f88d 204f 	strb.w	r2, [sp, #79]	; 0x4f
		  datatosend[++i] = 'T';datatosend[++i] = 'Q';datatosend[++i] = ':';
 800108e:	f88d 2055 	strb.w	r2, [sp, #85]	; 0x55
		  datatosend[++i] = '\t';
 8001092:	f88d 0041 	strb.w	r0, [sp, #65]	; 0x41
		  datatosend[++i] = '\t';
 8001096:	f88d 0048 	strb.w	r0, [sp, #72]	; 0x48
		  datatosend[++i] = '\t';
 800109a:	f88d 004d 	strb.w	r0, [sp, #77]	; 0x4d
		  datatosend[++i] = '\t';
 800109e:	f88d 0052 	strb.w	r0, [sp, #82]	; 0x52
		  datatosend[++i] = 'E';datatosend[++i] = ':';
 80010a2:	f88d c042 	strb.w	ip, [sp, #66]	; 0x42
		  datatosend[++i] = 'P';datatosend[++i] = ':';
 80010a6:	f88d e049 	strb.w	lr, [sp, #73]	; 0x49
		  datatosend[++i] = 'I';datatosend[++i] = ':';
 80010aa:	f88d 404e 	strb.w	r4, [sp, #78]	; 0x4e
		  datatosend[++i] = 'T';datatosend[++i] = 'Q';datatosend[++i] = ':';
 80010ae:	f88d 1053 	strb.w	r1, [sp, #83]	; 0x53
 80010b2:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
		  if(encdata.target_cur<0) //minus
 80010b6:	f2c0 81c0 	blt.w	800143a <StartenchallTask+0x572>
			  datatosend[++i] = '+';
 80010ba:	262b      	movs	r6, #43	; 0x2b
		  datatosend[++i] = encdata.target_cur/10000 + 0x30;
 80010bc:	4b80      	ldr	r3, [pc, #512]	; (80012c0 <StartenchallTask+0x3f8>)
 80010be:	17ec      	asrs	r4, r5, #31
		  datatosend[++i] = encdata.target_cur%10000/1000 + 0x30;
 80010c0:	f242 7110 	movw	r1, #10000	; 0x2710
 80010c4:	f88d 6056 	strb.w	r6, [sp, #86]	; 0x56
		  datatosend[++i] = encdata.target_cur/10000 + 0x30;
 80010c8:	fb83 3005 	smull	r3, r0, r3, r5
		  datatosend[++i] = encdata.target_cur%1000/100 + 0x30;
 80010cc:	fb87 3205 	smull	r3, r2, r7, r5
		  datatosend[++i] = encdata.target_cur%100/10 + 0x30;
 80010d0:	fb8a e305 	smull	lr, r3, sl, r5
		  datatosend[++i] = encdata.target_cur/10000 + 0x30;
 80010d4:	ebc4 3020 	rsb	r0, r4, r0, asr #12
		  datatosend[++i] = encdata.target_cur%1000/100 + 0x30;
 80010d8:	ebc4 12a2 	rsb	r2, r4, r2, asr #6
		  datatosend[++i] = encdata.target_cur%100/10 + 0x30;
 80010dc:	ebc4 1363 	rsb	r3, r4, r3, asr #5
		  datatosend[++i] = encdata.target_cur%1000/100 + 0x30;
 80010e0:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
		  datatosend[++i] = encdata.target_cur%10000/1000 + 0x30;
 80010e4:	fb01 5110 	mls	r1, r1, r0, r5
		  datatosend[++i] = encdata.target_cur/10000 + 0x30;
 80010e8:	3030      	adds	r0, #48	; 0x30
		  datatosend[++i] = encdata.target_cur%1000/100 + 0x30;
 80010ea:	fb04 5212 	mls	r2, r4, r2, r5
		  datatosend[++i] = encdata.target_cur%100/10 + 0x30;
 80010ee:	2464      	movs	r4, #100	; 0x64
		  datatosend[++i] = encdata.target_cur%10000/1000 + 0x30;
 80010f0:	b209      	sxth	r1, r1
		  datatosend[++i] = encdata.target_cur/10000 + 0x30;
 80010f2:	f88d 0057 	strb.w	r0, [sp, #87]	; 0x57
		  datatosend[++i] = encdata.target_cur%100/10 + 0x30;
 80010f6:	fb04 5313 	mls	r3, r4, r3, r5
		  datatosend[++i] = encdata.target_cur%1000/100 + 0x30;
 80010fa:	b212      	sxth	r2, r2
		  datatosend[++i] = encdata.target_cur%10000/1000 + 0x30;
 80010fc:	fb87 0401 	smull	r0, r4, r7, r1
 8001100:	17c8      	asrs	r0, r1, #31
		  datatosend[++i] = encdata.target_cur%100/10 + 0x30;
 8001102:	b21b      	sxth	r3, r3
		  datatosend[++i] = encdata.target_cur%1000/100 + 0x30;
 8001104:	fb8a 1502 	smull	r1, r5, sl, r2
		  datatosend[++i] = encdata.target_cur%100/10 + 0x30;
 8001108:	496e      	ldr	r1, [pc, #440]	; (80012c4 <StartenchallTask+0x3fc>)
		  datatosend[++i] = encdata.target_cur%10000/1000 + 0x30;
 800110a:	ebc0 10a4 	rsb	r0, r0, r4, asr #6
		  datatosend[++i] = encdata.target_cur%1000/100 + 0x30;
 800110e:	17d2      	asrs	r2, r2, #31
		  datatosend[++i] = encdata.target_cur%100/10 + 0x30;
 8001110:	fb81 1403 	smull	r1, r4, r1, r3
 8001114:	17d9      	asrs	r1, r3, #31
		  datatosend[++i] = encdata.target_cur%1000/100 + 0x30;
 8001116:	ebc2 1265 	rsb	r2, r2, r5, asr #5
		  datatosend[++i] = encdata.target_cur%10000/1000 + 0x30;
 800111a:	3030      	adds	r0, #48	; 0x30
		  datatosend[++i] = encdata.target_cur%100/10 + 0x30;
 800111c:	ebc1 01a4 	rsb	r1, r1, r4, asr #2
		  datatosend[++i] = '.';
 8001120:	252e      	movs	r5, #46	; 0x2e
		  datatosend[++i] = encdata.target_cur%1000/100 + 0x30;
 8001122:	3230      	adds	r2, #48	; 0x30
		  datatosend[++i] = encdata.target_cur%10000/1000 + 0x30;
 8001124:	f88d 0058 	strb.w	r0, [sp, #88]	; 0x58
		  datatosend[++i] = encdata.target_cur%100/10 + 0x30;
 8001128:	3130      	adds	r1, #48	; 0x30
		  if(xQueuePeek(conresQueueHandle,&conresdata,0)==pdPASS)
 800112a:	4867      	ldr	r0, [pc, #412]	; (80012c8 <StartenchallTask+0x400>)
		  datatosend[++i] = 'A';
 800112c:	2441      	movs	r4, #65	; 0x41
		  datatosend[++i] = encdata.target_cur%1000/100 + 0x30;
 800112e:	f88d 205a 	strb.w	r2, [sp, #90]	; 0x5a
		  datatosend[++i] = encdata.target_cur%100/10 + 0x30;
 8001132:	f88d 105b 	strb.w	r1, [sp, #91]	; 0x5b
		  if(xQueuePeek(conresQueueHandle,&conresdata,0)==pdPASS)
 8001136:	2301      	movs	r3, #1
 8001138:	2200      	movs	r2, #0
 800113a:	a907      	add	r1, sp, #28
 800113c:	6800      	ldr	r0, [r0, #0]
		  datatosend[++i] = '.';
 800113e:	f88d 5059 	strb.w	r5, [sp, #89]	; 0x59
		  datatosend[++i] = 'A';
 8001142:	f88d 405c 	strb.w	r4, [sp, #92]	; 0x5c
		  if(xQueuePeek(conresQueueHandle,&conresdata,0)==pdPASS)
 8001146:	f005 f8ad 	bl	80062a4 <xQueueGenericReceive>
 800114a:	2801      	cmp	r0, #1
 800114c:	f47f aecc 	bne.w	8000ee8 <StartenchallTask+0x20>
			  if(conresdata.feedback_cq<0) //minus
 8001150:	f9bd 501c 	ldrsh.w	r5, [sp, #28]
			  datatosend[++i] = '\t';
 8001154:	4b5d      	ldr	r3, [pc, #372]	; (80012cc <StartenchallTask+0x404>)
			  if(conresdata.feedback_cq<0) //minus
 8001156:	2d00      	cmp	r5, #0
			  datatosend[++i] = '\t';
 8001158:	f8cd 305d 	str.w	r3, [sp, #93]	; 0x5d
			  if(conresdata.feedback_cq<0) //minus
 800115c:	f2c0 8180 	blt.w	8001460 <StartenchallTask+0x598>
				  datatosend[++i] = '+';
 8001160:	262b      	movs	r6, #43	; 0x2b
			  datatosend[++i] = conresdata.feedback_cq/10000 + 0x30;
 8001162:	4b57      	ldr	r3, [pc, #348]	; (80012c0 <StartenchallTask+0x3f8>)
 8001164:	17ec      	asrs	r4, r5, #31
			  datatosend[++i] = conresdata.feedback_cq%10000/1000 + 0x30;
 8001166:	f242 7110 	movw	r1, #10000	; 0x2710
 800116a:	f88d 6061 	strb.w	r6, [sp, #97]	; 0x61
			  datatosend[++i] = conresdata.feedback_cq/10000 + 0x30;
 800116e:	fb83 3005 	smull	r3, r0, r3, r5
			  datatosend[++i] = conresdata.feedback_cq%1000/100 + 0x30;
 8001172:	fb87 3205 	smull	r3, r2, r7, r5
			  datatosend[++i] = conresdata.feedback_cq/10000 + 0x30;
 8001176:	ebc4 3020 	rsb	r0, r4, r0, asr #12
			  datatosend[++i] = conresdata.feedback_cq%100/10 + 0x30;
 800117a:	fb8a e305 	smull	lr, r3, sl, r5
			  datatosend[++i] = conresdata.feedback_cq%1000/100 + 0x30;
 800117e:	ebc4 12a2 	rsb	r2, r4, r2, asr #6
			  datatosend[++i] = conresdata.feedback_cq%10000/1000 + 0x30;
 8001182:	fb01 5110 	mls	r1, r1, r0, r5
			  datatosend[++i] = conresdata.feedback_cq%100/10 + 0x30;
 8001186:	ebc4 1363 	rsb	r3, r4, r3, asr #5
			  datatosend[++i] = conresdata.feedback_cq%1000/100 + 0x30;
 800118a:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
			  datatosend[++i] = conresdata.feedback_cq/10000 + 0x30;
 800118e:	3030      	adds	r0, #48	; 0x30
			  datatosend[++i] = conresdata.feedback_cq%10000/1000 + 0x30;
 8001190:	b209      	sxth	r1, r1
			  datatosend[++i] = conresdata.feedback_cq%1000/100 + 0x30;
 8001192:	fb04 5212 	mls	r2, r4, r2, r5
			  datatosend[++i] = conresdata.feedback_cq%100/10 + 0x30;
 8001196:	2464      	movs	r4, #100	; 0x64
			  datatosend[++i] = conresdata.feedback_cq/10000 + 0x30;
 8001198:	f88d 0062 	strb.w	r0, [sp, #98]	; 0x62
			  datatosend[++i] = conresdata.feedback_cq%100/10 + 0x30;
 800119c:	fb04 5313 	mls	r3, r4, r3, r5
			  datatosend[++i] = conresdata.feedback_cq%1000/100 + 0x30;
 80011a0:	b212      	sxth	r2, r2
			  datatosend[++i] = conresdata.feedback_cq%10000/1000 + 0x30;
 80011a2:	fb87 4001 	smull	r4, r0, r7, r1
 80011a6:	17c9      	asrs	r1, r1, #31
			  datatosend[++i] = conresdata.feedback_cq%100/10 + 0x30;
 80011a8:	b21b      	sxth	r3, r3
			  datatosend[++i] = conresdata.feedback_cq%1000/100 + 0x30;
 80011aa:	fb8a 5402 	smull	r5, r4, sl, r2
			  datatosend[++i] = conresdata.feedback_cq%10000/1000 + 0x30;
 80011ae:	ebc1 11a0 	rsb	r1, r1, r0, asr #6
			  datatosend[++i] = conresdata.feedback_cq%100/10 + 0x30;
 80011b2:	4844      	ldr	r0, [pc, #272]	; (80012c4 <StartenchallTask+0x3fc>)
			  datatosend[++i] = conresdata.feedback_cq%1000/100 + 0x30;
 80011b4:	17d2      	asrs	r2, r2, #31
			  datatosend[++i] = conresdata.feedback_cq%100/10 + 0x30;
 80011b6:	fb80 5003 	smull	r5, r0, r0, r3
 80011ba:	17db      	asrs	r3, r3, #31
			  datatosend[++i] = conresdata.feedback_cq%1000/100 + 0x30;
 80011bc:	ebc2 1264 	rsb	r2, r2, r4, asr #5
			  datatosend[++i] = conresdata.feedback_cq%10000/1000 + 0x30;
 80011c0:	3130      	adds	r1, #48	; 0x30
			  datatosend[++i] = conresdata.feedback_cq%100/10 + 0x30;
 80011c2:	ebc3 03a0 	rsb	r3, r3, r0, asr #2
			  datatosend[++i] = 'A';
 80011c6:	2041      	movs	r0, #65	; 0x41
			  datatosend[++i] = conresdata.feedback_cq%1000/100 + 0x30;
 80011c8:	3230      	adds	r2, #48	; 0x30
			  datatosend[++i] = '.';
 80011ca:	252e      	movs	r5, #46	; 0x2e
			  datatosend[++i] = conresdata.feedback_cq%100/10 + 0x30;
 80011cc:	3330      	adds	r3, #48	; 0x30
			  datatosend[++i] = 'A';
 80011ce:	f88d 0067 	strb.w	r0, [sp, #103]	; 0x67
			  if(conresdata.feedback_cd<0) //minus
 80011d2:	f9bd 001e 	ldrsh.w	r0, [sp, #30]
			  datatosend[++i] = '\t';
 80011d6:	2409      	movs	r4, #9
			  datatosend[++i] = conresdata.feedback_cq%10000/1000 + 0x30;
 80011d8:	f88d 1063 	strb.w	r1, [sp, #99]	; 0x63
			  datatosend[++i] = 'F';datatosend[++i] = 'D';datatosend[++i] = ':';
 80011dc:	2146      	movs	r1, #70	; 0x46
			  datatosend[++i] = conresdata.feedback_cq%1000/100 + 0x30;
 80011de:	f88d 2065 	strb.w	r2, [sp, #101]	; 0x65
			  if(conresdata.feedback_cd<0) //minus
 80011e2:	2800      	cmp	r0, #0
			  datatosend[++i] = conresdata.feedback_cq%100/10 + 0x30;
 80011e4:	f88d 3066 	strb.w	r3, [sp, #102]	; 0x66
			  datatosend[++i] = 'F';datatosend[++i] = 'D';datatosend[++i] = ':';
 80011e8:	f04f 0244 	mov.w	r2, #68	; 0x44
 80011ec:	f04f 033a 	mov.w	r3, #58	; 0x3a
			  datatosend[++i] = '.';
 80011f0:	f88d 5064 	strb.w	r5, [sp, #100]	; 0x64
			  datatosend[++i] = '\t';
 80011f4:	f88d 4068 	strb.w	r4, [sp, #104]	; 0x68
			  datatosend[++i] = 'F';datatosend[++i] = 'D';datatosend[++i] = ':';
 80011f8:	f88d 1069 	strb.w	r1, [sp, #105]	; 0x69
 80011fc:	f88d 206a 	strb.w	r2, [sp, #106]	; 0x6a
 8001200:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
			  if(conresdata.feedback_cd<0) //minus
 8001204:	f2c0 8126 	blt.w	8001454 <StartenchallTask+0x58c>
				  datatosend[++i] = '+';
 8001208:	212b      	movs	r1, #43	; 0x2b
			  datatosend[++i] = conresdata.duty_b/1000 + 0x30;
 800120a:	f8bd 3022 	ldrh.w	r3, [sp, #34]	; 0x22
			  datatosend[++i] = conresdata.feedback_cd/10000 + 0x30;
 800120e:	17c2      	asrs	r2, r0, #31
			  datatosend[++i] = conresdata.duty_a/1000 + 0x30;
 8001210:	f9bd 4020 	ldrsh.w	r4, [sp, #32]
			  datatosend[++i] = conresdata.duty_a%1000/100 + 0x30;
 8001214:	f44f 7e7a 	mov.w	lr, #1000	; 0x3e8
			  datatosend[++i] = conresdata.duty_b/1000 + 0x30;
 8001218:	9301      	str	r3, [sp, #4]
			  datatosend[++i] = conresdata.feedback_cd/10000 + 0x30;
 800121a:	4615      	mov	r5, r2
			  datatosend[++i] = conresdata.duty_a/1000 + 0x30;
 800121c:	ea4f 79e4 	mov.w	r9, r4, asr #31
 8001220:	fb87 3c04 	smull	r3, ip, r7, r4
 8001224:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
			  datatosend[++i] = conresdata.duty_b/1000 + 0x30;
 8001228:	9901      	ldr	r1, [sp, #4]
			  datatosend[++i] = conresdata.duty_a/1000 + 0x30;
 800122a:	ebc9 1cac 	rsb	ip, r9, ip, asr #6
			  datatosend[++i] = conresdata.duty_c/1000 + 0x30;
 800122e:	f8bd 6024 	ldrh.w	r6, [sp, #36]	; 0x24
			  datatosend[++i] = conresdata.duty_a%100/10 + 0x30;
 8001232:	fb8a 3204 	smull	r3, r2, sl, r4
			  datatosend[++i] = conresdata.duty_b/1000 + 0x30;
 8001236:	fba7 3101 	umull	r3, r1, r7, r1
			  datatosend[++i] = conresdata.duty_b%100/10 + 0x30;
 800123a:	9b01      	ldr	r3, [sp, #4]
			  datatosend[++i] = conresdata.duty_a%1000/100 + 0x30;
 800123c:	fb0e 4e1c 	mls	lr, lr, ip, r4
			  datatosend[++i] = conresdata.duty_a/1000 + 0x30;
 8001240:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
			  datatosend[++i] = conresdata.duty_b/1000 + 0x30;
 8001244:	0989      	lsrs	r1, r1, #6
			  datatosend[++i] = conresdata.duty_c/1000 + 0x30;
 8001246:	9602      	str	r6, [sp, #8]
			  datatosend[++i] = conresdata.duty_a%1000/100 + 0x30;
 8001248:	fa0f fe8e 	sxth.w	lr, lr
			  datatosend[++i] = conresdata.duty_a/1000 + 0x30;
 800124c:	f88d c079 	strb.w	ip, [sp, #121]	; 0x79
			  datatosend[++i] = conresdata.duty_b/1000 + 0x30;
 8001250:	9105      	str	r1, [sp, #20]
			  datatosend[++i] = conresdata.duty_a%100/10 + 0x30;
 8001252:	ebc9 1262 	rsb	r2, r9, r2, asr #5
			  datatosend[++i] = conresdata.duty_b%100/10 + 0x30;
 8001256:	fbaa 3103 	umull	r3, r1, sl, r3
			  datatosend[++i] = conresdata.duty_a%1000/100 + 0x30;
 800125a:	ea4f 7cee 	mov.w	ip, lr, asr #31
			  datatosend[++i] = conresdata.duty_c/1000 + 0x30;
 800125e:	fba7 3806 	umull	r3, r8, r7, r6
			  datatosend[++i] = conresdata.duty_a%1000/100 + 0x30;
 8001262:	fb8a 6e0e 	smull	r6, lr, sl, lr
			  datatosend[++i] = conresdata.duty_b%100/10 + 0x30;
 8001266:	0949      	lsrs	r1, r1, #5
			  datatosend[++i] = conresdata.duty_c/1000 + 0x30;
 8001268:	ea4f 1398 	mov.w	r3, r8, lsr #6
			  datatosend[++i] = conresdata.feedback_cd%1000/100 + 0x30;
 800126c:	fb87 6800 	smull	r6, r8, r7, r0
			  datatosend[++i] = conresdata.duty_a%1000/100 + 0x30;
 8001270:	ebcc 1c6e 	rsb	ip, ip, lr, asr #5
			  datatosend[++i] = conresdata.feedback_cd%1000/100 + 0x30;
 8001274:	f44f 7e7a 	mov.w	lr, #1000	; 0x3e8
 8001278:	ebc5 18a8 	rsb	r8, r5, r8, asr #6
			  datatosend[++i] = conresdata.duty_b%100/10 + 0x30;
 800127c:	9e01      	ldr	r6, [sp, #4]
			  datatosend[++i] = conresdata.feedback_cd%1000/100 + 0x30;
 800127e:	9503      	str	r5, [sp, #12]
			  datatosend[++i] = conresdata.duty_a%1000/100 + 0x30;
 8001280:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
			  datatosend[++i] = conresdata.feedback_cd%1000/100 + 0x30;
 8001284:	fb0e 0818 	mls	r8, lr, r8, r0
			  datatosend[++i] = conresdata.duty_a%10 + 0x30;
 8001288:	4d0e      	ldr	r5, [pc, #56]	; (80012c4 <StartenchallTask+0x3fc>)
			  datatosend[++i] = conresdata.feedback_cd%100/10 + 0x30;
 800128a:	f04f 0e64 	mov.w	lr, #100	; 0x64
			  datatosend[++i] = conresdata.duty_a%1000/100 + 0x30;
 800128e:	f88d c07a 	strb.w	ip, [sp, #122]	; 0x7a
			  datatosend[++i] = conresdata.feedback_cd%1000/100 + 0x30;
 8001292:	fa0f f888 	sxth.w	r8, r8
			  datatosend[++i] = conresdata.duty_b%100/10 + 0x30;
 8001296:	fb0e 6111 	mls	r1, lr, r1, r6
			  datatosend[++i] = conresdata.duty_a%10 + 0x30;
 800129a:	fb85 6c04 	smull	r6, ip, r5, r4
			  datatosend[++i] = conresdata.duty_c%100/10 + 0x30;
 800129e:	9d02      	ldr	r5, [sp, #8]
			  datatosend[++i] = conresdata.feedback_cd%1000/100 + 0x30;
 80012a0:	f8cd 8010 	str.w	r8, [sp, #16]
			  datatosend[++i] = conresdata.duty_b%100/10 + 0x30;
 80012a4:	b289      	uxth	r1, r1
			  datatosend[++i] = conresdata.duty_c%100/10 + 0x30;
 80012a6:	fbaa 6805 	umull	r6, r8, sl, r5
			  datatosend[++i] = conresdata.duty_a%10 + 0x30;
 80012aa:	ebc9 09ac 	rsb	r9, r9, ip, asr #2
			  datatosend[++i] = conresdata.duty_a%100/10 + 0x30;
 80012ae:	fb0e 4212 	mls	r2, lr, r2, r4
			  datatosend[++i] = conresdata.duty_c%100/10 + 0x30;
 80012b2:	ea4f 1858 	mov.w	r8, r8, lsr #5
 80012b6:	e00b      	b.n	80012d0 <StartenchallTask+0x408>
 80012b8:	20004284 	.word	0x20004284
 80012bc:	20003fc8 	.word	0x20003fc8
 80012c0:	68db8bad 	.word	0x68db8bad
 80012c4:	66666667 	.word	0x66666667
 80012c8:	20003fb0 	.word	0x20003fb0
 80012cc:	3a514609 	.word	0x3a514609
			  datatosend[++i] = conresdata.duty_b%100/10 + 0x30;
 80012d0:	fbab 6101 	umull	r6, r1, fp, r1
			  datatosend[++i] = conresdata.duty_a%10 + 0x30;
 80012d4:	eb09 0989 	add.w	r9, r9, r9, lsl #2
			  datatosend[++i] = 'd';datatosend[++i] = 'u';
 80012d8:	f88d e074 	strb.w	lr, [sp, #116]	; 0x74
			  datatosend[++i] = conresdata.duty_c%100/10 + 0x30;
 80012dc:	fb0e 5818 	mls	r8, lr, r8, r5
			  datatosend[++i] = conresdata.feedback_cd%100/10 + 0x30;
 80012e0:	9d03      	ldr	r5, [sp, #12]
			  datatosend[++i] = conresdata.duty_a%10 + 0x30;
 80012e2:	eba4 0949 	sub.w	r9, r4, r9, lsl #1
			  datatosend[++i] = conresdata.feedback_cd%100/10 + 0x30;
 80012e6:	fb8a 6400 	smull	r6, r4, sl, r0
			  datatosend[++i] = conresdata.duty_a%100/10 + 0x30;
 80012ea:	b212      	sxth	r2, r2
			  datatosend[++i] = conresdata.feedback_cd%100/10 + 0x30;
 80012ec:	ebc5 1c64 	rsb	ip, r5, r4, asr #5
			  datatosend[++i] = conresdata.duty_a%10 + 0x30;
 80012f0:	f109 0930 	add.w	r9, r9, #48	; 0x30
			  datatosend[++i] = conresdata.duty_a%100/10 + 0x30;
 80012f4:	4d5d      	ldr	r5, [pc, #372]	; (800146c <StartenchallTask+0x5a4>)
			  datatosend[++i] = conresdata.duty_b%100/10 + 0x30;
 80012f6:	08c9      	lsrs	r1, r1, #3
			  datatosend[++i] = conresdata.feedback_cd%100/10 + 0x30;
 80012f8:	fb0e 041c 	mls	r4, lr, ip, r0
			  datatosend[++i] = conresdata.duty_c%100/10 + 0x30;
 80012fc:	fa1f f888 	uxth.w	r8, r8
			  datatosend[++i] = conresdata.duty_a%10 + 0x30;
 8001300:	f88d 907c 	strb.w	r9, [sp, #124]	; 0x7c
			  datatosend[++i] = conresdata.duty_b%100/10 + 0x30;
 8001304:	3130      	adds	r1, #48	; 0x30
			  datatosend[++i] = conresdata.feedback_cd%100/10 + 0x30;
 8001306:	fa0f f984 	sxth.w	r9, r4
			  datatosend[++i] = conresdata.feedback_cd/10000 + 0x30;
 800130a:	4c59      	ldr	r4, [pc, #356]	; (8001470 <StartenchallTask+0x5a8>)
			  datatosend[++i] = conresdata.duty_a%100/10 + 0x30;
 800130c:	fb85 6c02 	smull	r6, ip, r5, r2
			  datatosend[++i] = conresdata.feedback_cd/10000 + 0x30;
 8001310:	9d03      	ldr	r5, [sp, #12]
 8001312:	fb84 6400 	smull	r6, r4, r4, r0
			  datatosend[++i] = conresdata.feedback_cd%10000/1000 + 0x30;
 8001316:	f242 7e10 	movw	lr, #10000	; 0x2710
			  datatosend[++i] = conresdata.duty_c%100/10 + 0x30;
 800131a:	fbab 6808 	umull	r6, r8, fp, r8
			  datatosend[++i] = conresdata.duty_a%100/10 + 0x30;
 800131e:	17d2      	asrs	r2, r2, #31
			  datatosend[++i] = conresdata.feedback_cd/10000 + 0x30;
 8001320:	ebc5 3424 	rsb	r4, r5, r4, asr #12
			  datatosend[++i] = conresdata.duty_c%1000/100 + 0x30;
 8001324:	461e      	mov	r6, r3
			  datatosend[++i] = conresdata.duty_b%1000/100 + 0x30;
 8001326:	9d05      	ldr	r5, [sp, #20]
			  datatosend[++i] = conresdata.duty_a%100/10 + 0x30;
 8001328:	ebc2 02ac 	rsb	r2, r2, ip, asr #2
			  datatosend[++i] = conresdata.feedback_cd%10000/1000 + 0x30;
 800132c:	fb0e 0014 	mls	r0, lr, r4, r0
			  datatosend[++i] = conresdata.duty_c%1000/100 + 0x30;
 8001330:	9b02      	ldr	r3, [sp, #8]
			  datatosend[++i] = conresdata.duty_b%1000/100 + 0x30;
 8001332:	f44f 7e7a 	mov.w	lr, #1000	; 0x3e8
			  datatosend[++i] = conresdata.duty_b%100/10 + 0x30;
 8001336:	f88d 1080 	strb.w	r1, [sp, #128]	; 0x80
			  datatosend[++i] = conresdata.duty_c%100/10 + 0x30;
 800133a:	ea4f 08d8 	mov.w	r8, r8, lsr #3
			  datatosend[++i] = conresdata.duty_b%1000/100 + 0x30;
 800133e:	9901      	ldr	r1, [sp, #4]
			  datatosend[++i] = conresdata.duty_c%1000/100 + 0x30;
 8001340:	fb0e 3316 	mls	r3, lr, r6, r3
			  datatosend[++i] = conresdata.feedback_cd/10000 + 0x30;
 8001344:	f104 0c30 	add.w	ip, r4, #48	; 0x30
			  datatosend[++i] = conresdata.duty_b%1000/100 + 0x30;
 8001348:	fb0e 1115 	mls	r1, lr, r5, r1
			  datatosend[++i] = conresdata.duty_c%100/10 + 0x30;
 800134c:	f108 0830 	add.w	r8, r8, #48	; 0x30
			  datatosend[++i] = conresdata.duty_a%100/10 + 0x30;
 8001350:	3230      	adds	r2, #48	; 0x30
			  datatosend[++i] = conresdata.duty_b/1000 + 0x30;
 8001352:	462c      	mov	r4, r5
			  datatosend[++i] = conresdata.duty_c%10 + 0x30;
 8001354:	9d02      	ldr	r5, [sp, #8]
			  datatosend[++i] = conresdata.duty_b%1000/100 + 0x30;
 8001356:	fa1f fe81 	uxth.w	lr, r1
			  datatosend[++i] = conresdata.duty_c%100/10 + 0x30;
 800135a:	f88d 8085 	strb.w	r8, [sp, #133]	; 0x85
			  datatosend[++i] = conresdata.duty_c%1000/100 + 0x30;
 800135e:	b29b      	uxth	r3, r3
			  datatosend[++i] = conresdata.duty_c/1000 + 0x30;
 8001360:	f106 0830 	add.w	r8, r6, #48	; 0x30
			  datatosend[++i] = conresdata.duty_b%10 + 0x30;
 8001364:	9901      	ldr	r1, [sp, #4]
			  datatosend[++i] = conresdata.duty_a%100/10 + 0x30;
 8001366:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
			  datatosend[++i] = conresdata.duty_b/1000 + 0x30;
 800136a:	3430      	adds	r4, #48	; 0x30
			  datatosend[++i] = conresdata.duty_c%10 + 0x30;
 800136c:	fbab 6205 	umull	r6, r2, fp, r5
			  datatosend[++i] = conresdata.feedback_cd%10000/1000 + 0x30;
 8001370:	b200      	sxth	r0, r0
			  datatosend[++i] = conresdata.duty_b%10 + 0x30;
 8001372:	fbab 6101 	umull	r6, r1, fp, r1
			  datatosend[++i] = conresdata.duty_c%1000/100 + 0x30;
 8001376:	fbaa 6303 	umull	r6, r3, sl, r3
			  datatosend[++i] = conresdata.duty_c%10 + 0x30;
 800137a:	08d2      	lsrs	r2, r2, #3
			  datatosend[++i] = conresdata.duty_b%10 + 0x30;
 800137c:	08c9      	lsrs	r1, r1, #3
			  datatosend[++i] = conresdata.duty_b/1000 + 0x30;
 800137e:	f88d 407e 	strb.w	r4, [sp, #126]	; 0x7e
			  datatosend[++i] = conresdata.duty_c%1000/100 + 0x30;
 8001382:	095b      	lsrs	r3, r3, #5
			  datatosend[++i] = conresdata.duty_b%10 + 0x30;
 8001384:	9c01      	ldr	r4, [sp, #4]
			  datatosend[++i] = conresdata.duty_c%10 + 0x30;
 8001386:	eb02 0282 	add.w	r2, r2, r2, lsl #2
			  datatosend[++i] = conresdata.duty_b%1000/100 + 0x30;
 800138a:	fbaa 6e0e 	umull	r6, lr, sl, lr
			  datatosend[++i] = conresdata.duty_c%1000/100 + 0x30;
 800138e:	3330      	adds	r3, #48	; 0x30
			  datatosend[++i] = conresdata.duty_b%10 + 0x30;
 8001390:	eb01 0181 	add.w	r1, r1, r1, lsl #2
			  datatosend[++i] = conresdata.duty_c%10 + 0x30;
 8001394:	eba5 0242 	sub.w	r2, r5, r2, lsl #1
			  datatosend[++i] = conresdata.feedback_cd%1000/100 + 0x30;
 8001398:	9d04      	ldr	r5, [sp, #16]
			  datatosend[++i] = conresdata.duty_b%10 + 0x30;
 800139a:	eba4 0141 	sub.w	r1, r4, r1, lsl #1
			  datatosend[++i] = conresdata.duty_c%1000/100 + 0x30;
 800139e:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
			  datatosend[++i] = conresdata.feedback_cd%10000/1000 + 0x30;
 80013a2:	fb87 6400 	smull	r6, r4, r7, r0
 80013a6:	17c0      	asrs	r0, r0, #31
			  datatosend[++i] = conresdata.feedback_cd%1000/100 + 0x30;
 80013a8:	fb8a 6305 	smull	r6, r3, sl, r5
 80013ac:	17ee      	asrs	r6, r5, #31
			  datatosend[++i] = conresdata.duty_c%10 + 0x30;
 80013ae:	f102 0530 	add.w	r5, r2, #48	; 0x30
			  datatosend[++i] = conresdata.feedback_cd%100/10 + 0x30;
 80013b2:	4a2e      	ldr	r2, [pc, #184]	; (800146c <StartenchallTask+0x5a4>)
			  datatosend[++i] = conresdata.feedback_cd%10000/1000 + 0x30;
 80013b4:	ebc0 10a4 	rsb	r0, r0, r4, asr #6
			  datatosend[++i] = conresdata.duty_b%10 + 0x30;
 80013b8:	3130      	adds	r1, #48	; 0x30
			  datatosend[++i] = conresdata.feedback_cd%100/10 + 0x30;
 80013ba:	fb82 4209 	smull	r4, r2, r2, r9
 80013be:	ea4f 74e9 	mov.w	r4, r9, asr #31
			  datatosend[++i] = conresdata.feedback_cd%1000/100 + 0x30;
 80013c2:	ebc6 1663 	rsb	r6, r6, r3, asr #5
			  datatosend[++i] = conresdata.feedback_cd%10000/1000 + 0x30;
 80013c6:	3030      	adds	r0, #48	; 0x30
			  datatosend[++i] = conresdata.feedback_cd%100/10 + 0x30;
 80013c8:	ebc4 04a2 	rsb	r4, r4, r2, asr #2
			  datatosend[++i] = '.';
 80013cc:	222e      	movs	r2, #46	; 0x2e
			  datatosend[++i] = conresdata.duty_b%1000/100 + 0x30;
 80013ce:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
			  datatosend[++i] = conresdata.feedback_cd%1000/100 + 0x30;
 80013d2:	3630      	adds	r6, #48	; 0x30
			  datatosend[++i] = conresdata.feedback_cd%100/10 + 0x30;
 80013d4:	3430      	adds	r4, #48	; 0x30
			  datatosend[++i] = '\t';
 80013d6:	2309      	movs	r3, #9
			  datatosend[++i] = conresdata.duty_b%1000/100 + 0x30;
 80013d8:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 80013dc:	f88d e07f 	strb.w	lr, [sp, #127]	; 0x7f
			  datatosend[++i] = 'd';datatosend[++i] = 'u';
 80013e0:	f04f 0e75 	mov.w	lr, #117	; 0x75
			  datatosend[++i] = conresdata.duty_c/1000 + 0x30;
 80013e4:	f88d 8083 	strb.w	r8, [sp, #131]	; 0x83
			  datatosend[++i] = 'A';
 80013e8:	f04f 0841 	mov.w	r8, #65	; 0x41
			  datatosend[++i] = conresdata.feedback_cd%10000/1000 + 0x30;
 80013ec:	f88d 006e 	strb.w	r0, [sp, #110]	; 0x6e
			  datatosend[++i] = 't';datatosend[++i] = 'y';datatosend[++i] = ':';
 80013f0:	203a      	movs	r0, #58	; 0x3a
			  datatosend[++i] = conresdata.feedback_cd%1000/100 + 0x30;
 80013f2:	f88d 6070 	strb.w	r6, [sp, #112]	; 0x70
			  datatosend[++i] = 't';datatosend[++i] = 'y';datatosend[++i] = ':';
 80013f6:	2674      	movs	r6, #116	; 0x74
			  datatosend[++i] = conresdata.feedback_cd%100/10 + 0x30;
 80013f8:	f88d 4071 	strb.w	r4, [sp, #113]	; 0x71
			  datatosend[++i] = 't';datatosend[++i] = 'y';datatosend[++i] = ':';
 80013fc:	2479      	movs	r4, #121	; 0x79
			  datatosend[++i] = conresdata.duty_c%10 + 0x30;
 80013fe:	f88d 5086 	strb.w	r5, [sp, #134]	; 0x86
			  datatosend[++i] = ',';
 8001402:	252c      	movs	r5, #44	; 0x2c
			  datatosend[++i] = '.';
 8001404:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
			  datatosend[++i] = conresdata.duty_c%10 + 0x30;
 8001408:	2251      	movs	r2, #81	; 0x51
			  datatosend[++i] = conresdata.duty_b%10 + 0x30;
 800140a:	f88d 1081 	strb.w	r1, [sp, #129]	; 0x81
			  datatosend[++i] = conresdata.duty_c%10 + 0x30;
 800140e:	214f      	movs	r1, #79	; 0x4f
			  datatosend[++i] = '\t';
 8001410:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
			  datatosend[++i] = conresdata.duty_c%10 + 0x30;
 8001414:	2350      	movs	r3, #80	; 0x50
			  datatosend[++i] = 'd';datatosend[++i] = 'u';
 8001416:	f88d e075 	strb.w	lr, [sp, #117]	; 0x75
			  datatosend[++i] = conresdata.duty_c%10 + 0x30;
 800141a:	4696      	mov	lr, r2
			  datatosend[++i] = conresdata.feedback_cd/10000 + 0x30;
 800141c:	f88d c06d 	strb.w	ip, [sp, #109]	; 0x6d
			  datatosend[++i] = 'A';
 8001420:	f88d 8072 	strb.w	r8, [sp, #114]	; 0x72
			  datatosend[++i] = 't';datatosend[++i] = 'y';datatosend[++i] = ':';
 8001424:	f88d 6076 	strb.w	r6, [sp, #118]	; 0x76
 8001428:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
 800142c:	f88d 0078 	strb.w	r0, [sp, #120]	; 0x78
			  datatosend[++i] = ',';
 8001430:	f88d 507d 	strb.w	r5, [sp, #125]	; 0x7d
			  datatosend[++i] = ',';
 8001434:	f88d 5082 	strb.w	r5, [sp, #130]	; 0x82
 8001438:	e55a      	b.n	8000ef0 <StartenchallTask+0x28>
			  encdata.target_cur = ~(encdata.target_cur - 1);
 800143a:	426b      	negs	r3, r5
			  datatosend[++i] = '-';
 800143c:	262d      	movs	r6, #45	; 0x2d
			  encdata.target_cur = ~(encdata.target_cur - 1);
 800143e:	b21d      	sxth	r5, r3
 8001440:	f8ad 5034 	strh.w	r5, [sp, #52]	; 0x34
 8001444:	e63a      	b.n	80010bc <StartenchallTask+0x1f4>
		  vel = encdata.z_count - last_count<0?encdata.z_count - last_count+65535:
 8001446:	1e4b      	subs	r3, r1, #1
 8001448:	1b1b      	subs	r3, r3, r4
 800144a:	b29b      	uxth	r3, r3
 800144c:	e590      	b.n	8000f70 <StartenchallTask+0xa8>
  }
}
 800144e:	b023      	add	sp, #140	; 0x8c
 8001450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				  conresdata.feedback_cd = ~(conresdata.feedback_cd - 1);
 8001454:	4240      	negs	r0, r0
				  datatosend[++i] = '-';
 8001456:	212d      	movs	r1, #45	; 0x2d
				  conresdata.feedback_cd = ~(conresdata.feedback_cd - 1);
 8001458:	b200      	sxth	r0, r0
 800145a:	f8ad 001e 	strh.w	r0, [sp, #30]
 800145e:	e6d4      	b.n	800120a <StartenchallTask+0x342>
				  conresdata.feedback_cq = ~(conresdata.feedback_cq - 1);
 8001460:	426b      	negs	r3, r5
				  datatosend[++i] = '-';
 8001462:	262d      	movs	r6, #45	; 0x2d
				  conresdata.feedback_cq = ~(conresdata.feedback_cq - 1);
 8001464:	b21d      	sxth	r5, r3
 8001466:	f8ad 501c 	strh.w	r5, [sp, #28]
 800146a:	e67a      	b.n	8001162 <StartenchallTask+0x29a>
 800146c:	66666667 	.word	0x66666667
 8001470:	68db8bad 	.word	0x68db8bad

08001474 <MX_DFSDM1_Init>:

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{

  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8001474:	4b32      	ldr	r3, [pc, #200]	; (8001540 <MX_DFSDM1_Init+0xcc>)
 8001476:	4a33      	ldr	r2, [pc, #204]	; (8001544 <MX_DFSDM1_Init+0xd0>)
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 256;
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 2;
  HAL_DFSDM_FilterInit(&hdfsdm1_filter0);
 8001478:	4618      	mov	r0, r3
{
 800147a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 800147e:	2400      	movs	r4, #0
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8001480:	2501      	movs	r5, #1
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 2;
 8001482:	2602      	movs	r6, #2
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8001484:	f04f 48c0 	mov.w	r8, #1610612736	; 0x60000000
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 256;
 8001488:	f44f 7780 	mov.w	r7, #256	; 0x100
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 800148c:	721d      	strb	r5, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 800148e:	725d      	strb	r5, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8001490:	f8c3 801c 	str.w	r8, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 256;
 8001494:	621f      	str	r7, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 2;
 8001496:	625e      	str	r6, [r3, #36]	; 0x24
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8001498:	e883 0014 	stmia.w	r3, {r2, r4}
  HAL_DFSDM_FilterInit(&hdfsdm1_filter0);
 800149c:	f001 f9e6 	bl	800286c <HAL_DFSDM_FilterInit>

  hdfsdm1_filter1.Instance = DFSDM1_Filter1;
 80014a0:	4b29      	ldr	r3, [pc, #164]	; (8001548 <MX_DFSDM1_Init+0xd4>)
 80014a2:	4a2a      	ldr	r2, [pc, #168]	; (800154c <MX_DFSDM1_Init+0xd8>)
  hdfsdm1_filter1.Init.RegularParam.FastMode = ENABLE;
  hdfsdm1_filter1.Init.RegularParam.DmaMode = ENABLE;
  hdfsdm1_filter1.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
  hdfsdm1_filter1.Init.FilterParam.Oversampling = 256;
  hdfsdm1_filter1.Init.FilterParam.IntOversampling = 2;
  HAL_DFSDM_FilterInit(&hdfsdm1_filter1);
 80014a4:	4618      	mov	r0, r3
  hdfsdm1_filter1.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 80014a6:	f8c3 801c 	str.w	r8, [r3, #28]
  hdfsdm1_filter1.Instance = DFSDM1_Filter1;
 80014aa:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter1.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 80014ac:	605c      	str	r4, [r3, #4]
  hdfsdm1_filter1.Init.RegularParam.FastMode = ENABLE;
 80014ae:	721d      	strb	r5, [r3, #8]
  hdfsdm1_filter1.Init.RegularParam.DmaMode = ENABLE;
 80014b0:	725d      	strb	r5, [r3, #9]
  hdfsdm1_filter1.Init.FilterParam.Oversampling = 256;
 80014b2:	621f      	str	r7, [r3, #32]
  hdfsdm1_filter1.Init.FilterParam.IntOversampling = 2;
 80014b4:	625e      	str	r6, [r3, #36]	; 0x24
  HAL_DFSDM_FilterInit(&hdfsdm1_filter1);
 80014b6:	f001 f9d9 	bl	800286c <HAL_DFSDM_FilterInit>

  hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 80014ba:	4b25      	ldr	r3, [pc, #148]	; (8001550 <MX_DFSDM1_Init+0xdc>)
  hdfsdm1_channel0.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
  hdfsdm1_channel0.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
  hdfsdm1_channel0.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
  hdfsdm1_channel0.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
  hdfsdm1_channel0.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
  hdfsdm1_channel0.Init.Awd.FilterOrder = DFSDM_CHANNEL_SINC3_ORDER;
 80014bc:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
  hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 80014c0:	4924      	ldr	r1, [pc, #144]	; (8001554 <MX_DFSDM1_Init+0xe0>)
  hdfsdm1_channel0.Init.Awd.Oversampling = 1;
  hdfsdm1_channel0.Init.Offset = 0;
  hdfsdm1_channel0.Init.RightBitShift = 0x00;
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel0) != HAL_OK)
 80014c2:	4618      	mov	r0, r3
  hdfsdm1_channel0.Init.OutputClock.Divider = 2;
 80014c4:	60de      	str	r6, [r3, #12]
  hdfsdm1_channel0.Init.OutputClock.Activation = DISABLE;
 80014c6:	711c      	strb	r4, [r3, #4]
  hdfsdm1_channel0.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80014c8:	609c      	str	r4, [r3, #8]
  hdfsdm1_channel0.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80014ca:	611c      	str	r4, [r3, #16]
  hdfsdm1_channel0.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80014cc:	615c      	str	r4, [r3, #20]
  hdfsdm1_channel0.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80014ce:	619c      	str	r4, [r3, #24]
  hdfsdm1_channel0.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80014d0:	61dc      	str	r4, [r3, #28]
  hdfsdm1_channel0.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 80014d2:	621c      	str	r4, [r3, #32]
  hdfsdm1_channel0.Init.Awd.Oversampling = 1;
 80014d4:	629d      	str	r5, [r3, #40]	; 0x28
  hdfsdm1_channel0.Init.Offset = 0;
 80014d6:	62dc      	str	r4, [r3, #44]	; 0x2c
  hdfsdm1_channel0.Init.RightBitShift = 0x00;
 80014d8:	631c      	str	r4, [r3, #48]	; 0x30
  hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 80014da:	6019      	str	r1, [r3, #0]
  hdfsdm1_channel0.Init.Awd.FilterOrder = DFSDM_CHANNEL_SINC3_ORDER;
 80014dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel0) != HAL_OK)
 80014de:	f001 f8fb 	bl	80026d8 <HAL_DFSDM_ChannelInit>
 80014e2:	bb38      	cbnz	r0, 8001534 <MX_DFSDM1_Init+0xc0>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  hdfsdm1_channel3.Instance = DFSDM1_Channel3;
 80014e4:	4b1c      	ldr	r3, [pc, #112]	; (8001558 <MX_DFSDM1_Init+0xe4>)
  hdfsdm1_channel3.Init.OutputClock.Activation = DISABLE;
 80014e6:	2200      	movs	r2, #0
  hdfsdm1_channel3.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
  hdfsdm1_channel3.Init.OutputClock.Divider = 2;
 80014e8:	2502      	movs	r5, #2
  hdfsdm1_channel3.Instance = DFSDM1_Channel3;
 80014ea:	4e1c      	ldr	r6, [pc, #112]	; (800155c <MX_DFSDM1_Init+0xe8>)
  hdfsdm1_channel3.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
  hdfsdm1_channel3.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
  hdfsdm1_channel3.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
  hdfsdm1_channel3.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
  hdfsdm1_channel3.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
  hdfsdm1_channel3.Init.Awd.FilterOrder = DFSDM_CHANNEL_SINC3_ORDER;
 80014ec:	f44f 0440 	mov.w	r4, #12582912	; 0xc00000
  hdfsdm1_channel3.Init.Awd.Oversampling = 1;
 80014f0:	2101      	movs	r1, #1
  hdfsdm1_channel3.Init.Offset = 0;
  hdfsdm1_channel3.Init.RightBitShift = 0x00;
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel3) != HAL_OK)
 80014f2:	4618      	mov	r0, r3
  hdfsdm1_channel3.Instance = DFSDM1_Channel3;
 80014f4:	601e      	str	r6, [r3, #0]
  hdfsdm1_channel3.Init.OutputClock.Divider = 2;
 80014f6:	60dd      	str	r5, [r3, #12]
  hdfsdm1_channel3.Init.Awd.FilterOrder = DFSDM_CHANNEL_SINC3_ORDER;
 80014f8:	625c      	str	r4, [r3, #36]	; 0x24
  hdfsdm1_channel3.Init.Awd.Oversampling = 1;
 80014fa:	6299      	str	r1, [r3, #40]	; 0x28
  hdfsdm1_channel3.Init.OutputClock.Activation = DISABLE;
 80014fc:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel3.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80014fe:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel3.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001500:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel3.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8001502:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel3.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8001504:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel3.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8001506:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel3.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 8001508:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel3.Init.Offset = 0;
 800150a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel3.Init.RightBitShift = 0x00;
 800150c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel3) != HAL_OK)
 800150e:	f001 f8e3 	bl	80026d8 <HAL_DFSDM_ChannelInit>
 8001512:	b118      	cbz	r0, 800151c <MX_DFSDM1_Init+0xa8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001514:	217a      	movs	r1, #122	; 0x7a
 8001516:	4812      	ldr	r0, [pc, #72]	; (8001560 <MX_DFSDM1_Init+0xec>)
 8001518:	f000 fbba 	bl	8001c90 <_Error_Handler>
  }

  HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_0, DFSDM_CONTINUOUS_CONV_ON);
 800151c:	2201      	movs	r2, #1
 800151e:	4808      	ldr	r0, [pc, #32]	; (8001540 <MX_DFSDM1_Init+0xcc>)
 8001520:	4611      	mov	r1, r2
 8001522:	f001 fa19 	bl	8002958 <HAL_DFSDM_FilterConfigRegChannel>

  HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter1, DFSDM_CHANNEL_3, DFSDM_CONTINUOUS_CONV_ON);
 8001526:	2201      	movs	r2, #1
 8001528:	490e      	ldr	r1, [pc, #56]	; (8001564 <MX_DFSDM1_Init+0xf0>)
 800152a:	4807      	ldr	r0, [pc, #28]	; (8001548 <MX_DFSDM1_Init+0xd4>)

}
 800152c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter1, DFSDM_CHANNEL_3, DFSDM_CONTINUOUS_CONV_ON);
 8001530:	f001 ba12 	b.w	8002958 <HAL_DFSDM_FilterConfigRegChannel>
    _Error_Handler(__FILE__, __LINE__);
 8001534:	2168      	movs	r1, #104	; 0x68
 8001536:	480a      	ldr	r0, [pc, #40]	; (8001560 <MX_DFSDM1_Init+0xec>)
 8001538:	f000 fbaa 	bl	8001c90 <_Error_Handler>
 800153c:	e7d2      	b.n	80014e4 <MX_DFSDM1_Init+0x70>
 800153e:	bf00      	nop
 8001540:	20003dd8 	.word	0x20003dd8
 8001544:	40017500 	.word	0x40017500
 8001548:	20003f24 	.word	0x20003f24
 800154c:	40017580 	.word	0x40017580
 8001550:	20003f78 	.word	0x20003f78
 8001554:	40017400 	.word	0x40017400
 8001558:	20003e2c 	.word	0x20003e2c
 800155c:	40017460 	.word	0x40017460
 8001560:	08007de8 	.word	0x08007de8
 8001564:	00030008 	.word	0x00030008

08001568 <HAL_DFSDM_FilterMspInit>:
static uint32_t HAL_RCC_DFSDM1_CLK_ENABLED=0;

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* dfsdm_filterHandle)
{
 8001568:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(DFSDM1_Init == 0)
 800156a:	4c46      	ldr	r4, [pc, #280]	; (8001684 <HAL_DFSDM_FilterMspInit+0x11c>)
{
 800156c:	b087      	sub	sp, #28
 800156e:	4605      	mov	r5, r0
  if(DFSDM1_Init == 0)
 8001570:	6823      	ldr	r3, [r4, #0]
 8001572:	bb03      	cbnz	r3, 80015b6 <HAL_DFSDM_FilterMspInit+0x4e>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8001574:	4a44      	ldr	r2, [pc, #272]	; (8001688 <HAL_DFSDM_FilterMspInit+0x120>)
 8001576:	6813      	ldr	r3, [r2, #0]
 8001578:	3301      	adds	r3, #1
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 800157a:	2b01      	cmp	r3, #1
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800157c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 800157e:	d023      	beq.n	80015c8 <HAL_DFSDM_FilterMspInit+0x60>
    PD3     ------> DFSDM1_DATIN0
    PD4     ------> DFSDM1_CKIN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001582:	2230      	movs	r2, #48	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_DFSDM1;
 8001584:	230a      	movs	r3, #10
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001586:	2702      	movs	r7, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001588:	a901      	add	r1, sp, #4
 800158a:	4840      	ldr	r0, [pc, #256]	; (800168c <HAL_DFSDM_FilterMspInit+0x124>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800158c:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF10_DFSDM1;
 800158e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001590:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001594:	9604      	str	r6, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001596:	f001 fc3d 	bl	8002e14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800159a:	2306      	movs	r3, #6
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800159c:	2218      	movs	r2, #24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800159e:	a901      	add	r1, sp, #4
 80015a0:	483b      	ldr	r0, [pc, #236]	; (8001690 <HAL_DFSDM_FilterMspInit+0x128>)
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80015a2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a4:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a6:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a8:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80015aa:	9201      	str	r2, [sp, #4]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015ac:	f001 fc32 	bl	8002e14 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80015b0:	6823      	ldr	r3, [r4, #0]
 80015b2:	3301      	adds	r3, #1
 80015b4:	6023      	str	r3, [r4, #0]
  }
  
    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(dfsdm_filterHandle->Instance == DFSDM1_Filter0){
 80015b6:	682b      	ldr	r3, [r5, #0]
 80015b8:	4a36      	ldr	r2, [pc, #216]	; (8001694 <HAL_DFSDM_FilterMspInit+0x12c>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d034      	beq.n	8001628 <HAL_DFSDM_FilterMspInit+0xc0>
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt0);
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt0);
  }

    /* DFSDM1_FLT1 Init */
  if(dfsdm_filterHandle->Instance == DFSDM1_Filter1){
 80015be:	4a36      	ldr	r2, [pc, #216]	; (8001698 <HAL_DFSDM_FilterMspInit+0x130>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d00c      	beq.n	80015de <HAL_DFSDM_FilterMspInit+0x76>
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt1);
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt1);
  }

}
 80015c4:	b007      	add	sp, #28
 80015c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 80015c8:	4b34      	ldr	r3, [pc, #208]	; (800169c <HAL_DFSDM_FilterMspInit+0x134>)
 80015ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80015cc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80015d0:	645a      	str	r2, [r3, #68]	; 0x44
 80015d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80015d8:	9300      	str	r3, [sp, #0]
 80015da:	9b00      	ldr	r3, [sp, #0]
 80015dc:	e7d0      	b.n	8001580 <HAL_DFSDM_FilterMspInit+0x18>
    hdma_dfsdm1_flt1.Instance = DMA2_Stream1;
 80015de:	f502 426e 	add.w	r2, r2, #60928	; 0xee00
 80015e2:	4c2f      	ldr	r4, [pc, #188]	; (80016a0 <HAL_DFSDM_FilterMspInit+0x138>)
    hdma_dfsdm1_flt1.Init.Channel = DMA_CHANNEL_8;
 80015e4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    hdma_dfsdm1_flt1.Init.MemInc = DMA_MINC_ENABLE;
 80015e8:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_dfsdm1_flt1.Instance = DMA2_Stream1;
 80015ec:	32a8      	adds	r2, #168	; 0xa8
    hdma_dfsdm1_flt1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015ee:	f44f 5780 	mov.w	r7, #4096	; 0x1000
    hdma_dfsdm1_flt1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015f2:	f44f 4680 	mov.w	r6, #16384	; 0x4000
    hdma_dfsdm1_flt1.Init.Mode = DMA_CIRCULAR;
 80015f6:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_dfsdm1_flt1.Instance = DMA2_Stream1;
 80015fa:	6022      	str	r2, [r4, #0]
    hdma_dfsdm1_flt1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80015fc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    hdma_dfsdm1_flt1.Init.Channel = DMA_CHANNEL_8;
 8001600:	6063      	str	r3, [r4, #4]
    hdma_dfsdm1_flt1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001602:	2300      	movs	r3, #0
    hdma_dfsdm1_flt1.Init.MemInc = DMA_MINC_ENABLE;
 8001604:	6120      	str	r0, [r4, #16]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt1) != HAL_OK)
 8001606:	4620      	mov	r0, r4
    hdma_dfsdm1_flt1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001608:	6167      	str	r7, [r4, #20]
    hdma_dfsdm1_flt1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800160a:	61a6      	str	r6, [r4, #24]
    hdma_dfsdm1_flt1.Init.Mode = DMA_CIRCULAR;
 800160c:	61e1      	str	r1, [r4, #28]
    hdma_dfsdm1_flt1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800160e:	6222      	str	r2, [r4, #32]
    hdma_dfsdm1_flt1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001610:	60a3      	str	r3, [r4, #8]
    hdma_dfsdm1_flt1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001612:	60e3      	str	r3, [r4, #12]
    hdma_dfsdm1_flt1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001614:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dfsdm1_flt1) != HAL_OK)
 8001616:	f001 fa47 	bl	8002aa8 <HAL_DMA_Init>
 800161a:	2800      	cmp	r0, #0
 800161c:	d12d      	bne.n	800167a <HAL_DFSDM_FilterMspInit+0x112>
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt1);
 800161e:	62ec      	str	r4, [r5, #44]	; 0x2c
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt1);
 8001620:	62ac      	str	r4, [r5, #40]	; 0x28
 8001622:	63a5      	str	r5, [r4, #56]	; 0x38
}
 8001624:	b007      	add	sp, #28
 8001626:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma_dfsdm1_flt0.Instance = DMA2_Stream0;
 8001628:	f502 426f 	add.w	r2, r2, #61184	; 0xef00
 800162c:	4c1d      	ldr	r4, [pc, #116]	; (80016a4 <HAL_DFSDM_FilterMspInit+0x13c>)
    hdma_dfsdm1_flt0.Init.Channel = DMA_CHANNEL_8;
 800162e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8001632:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_dfsdm1_flt0.Instance = DMA2_Stream0;
 8001636:	3210      	adds	r2, #16
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001638:	f44f 5780 	mov.w	r7, #4096	; 0x1000
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800163c:	f44f 4680 	mov.w	r6, #16384	; 0x4000
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 8001640:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_dfsdm1_flt0.Instance = DMA2_Stream0;
 8001644:	6022      	str	r2, [r4, #0]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001646:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    hdma_dfsdm1_flt0.Init.Channel = DMA_CHANNEL_8;
 800164a:	6063      	str	r3, [r4, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800164c:	2300      	movs	r3, #0
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 800164e:	6120      	str	r0, [r4, #16]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8001650:	4620      	mov	r0, r4
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001652:	6167      	str	r7, [r4, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001654:	61a6      	str	r6, [r4, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 8001656:	61e1      	str	r1, [r4, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001658:	6222      	str	r2, [r4, #32]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800165a:	60a3      	str	r3, [r4, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 800165c:	60e3      	str	r3, [r4, #12]
    hdma_dfsdm1_flt0.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800165e:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8001660:	f001 fa22 	bl	8002aa8 <HAL_DMA_Init>
 8001664:	b920      	cbnz	r0, 8001670 <HAL_DFSDM_FilterMspInit+0x108>
 8001666:	682b      	ldr	r3, [r5, #0]
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt0);
 8001668:	62ec      	str	r4, [r5, #44]	; 0x2c
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt0);
 800166a:	62ac      	str	r4, [r5, #40]	; 0x28
 800166c:	63a5      	str	r5, [r4, #56]	; 0x38
 800166e:	e7a6      	b.n	80015be <HAL_DFSDM_FilterMspInit+0x56>
      _Error_Handler(__FILE__, __LINE__);
 8001670:	21bf      	movs	r1, #191	; 0xbf
 8001672:	480d      	ldr	r0, [pc, #52]	; (80016a8 <HAL_DFSDM_FilterMspInit+0x140>)
 8001674:	f000 fb0c 	bl	8001c90 <_Error_Handler>
 8001678:	e7f5      	b.n	8001666 <HAL_DFSDM_FilterMspInit+0xfe>
      _Error_Handler(__FILE__, __LINE__);
 800167a:	21d6      	movs	r1, #214	; 0xd6
 800167c:	480a      	ldr	r0, [pc, #40]	; (80016a8 <HAL_DFSDM_FilterMspInit+0x140>)
 800167e:	f000 fb07 	bl	8001c90 <_Error_Handler>
 8001682:	e7cc      	b.n	800161e <HAL_DFSDM_FilterMspInit+0xb6>
 8001684:	20000050 	.word	0x20000050
 8001688:	20000054 	.word	0x20000054
 800168c:	40021000 	.word	0x40021000
 8001690:	40020c00 	.word	0x40020c00
 8001694:	40017500 	.word	0x40017500
 8001698:	40017580 	.word	0x40017580
 800169c:	40023800 	.word	0x40023800
 80016a0:	20003e64 	.word	0x20003e64
 80016a4:	20003ec4 	.word	0x20003ec4
 80016a8:	08007de8 	.word	0x08007de8

080016ac <HAL_DFSDM_ChannelMspInit>:

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 80016ac:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(DFSDM1_Init == 0)
 80016ae:	4c19      	ldr	r4, [pc, #100]	; (8001714 <HAL_DFSDM_ChannelMspInit+0x68>)
{
 80016b0:	b086      	sub	sp, #24
  if(DFSDM1_Init == 0)
 80016b2:	6823      	ldr	r3, [r4, #0]
 80016b4:	bb03      	cbnz	r3, 80016f8 <HAL_DFSDM_ChannelMspInit+0x4c>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 80016b6:	4a18      	ldr	r2, [pc, #96]	; (8001718 <HAL_DFSDM_ChannelMspInit+0x6c>)
 80016b8:	6813      	ldr	r3, [r2, #0]
 80016ba:	3301      	adds	r3, #1
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80016bc:	2b01      	cmp	r3, #1
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 80016be:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80016c0:	d01c      	beq.n	80016fc <HAL_DFSDM_ChannelMspInit+0x50>
    PD3     ------> DFSDM1_DATIN0
    PD4     ------> DFSDM1_CKIN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c2:	2500      	movs	r5, #0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80016c4:	2230      	movs	r2, #48	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_DFSDM1;
 80016c6:	230a      	movs	r3, #10
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c8:	2602      	movs	r6, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016ca:	a901      	add	r1, sp, #4
 80016cc:	4813      	ldr	r0, [pc, #76]	; (800171c <HAL_DFSDM_ChannelMspInit+0x70>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80016ce:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF10_DFSDM1;
 80016d0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d2:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d6:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016d8:	f001 fb9c 	bl	8002e14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80016dc:	2306      	movs	r3, #6
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80016de:	2218      	movs	r2, #24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016e0:	a901      	add	r1, sp, #4
 80016e2:	480f      	ldr	r0, [pc, #60]	; (8001720 <HAL_DFSDM_ChannelMspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80016e4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e6:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ea:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80016ec:	9201      	str	r2, [sp, #4]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016ee:	f001 fb91 	bl	8002e14 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80016f2:	6823      	ldr	r3, [r4, #0]
 80016f4:	3301      	adds	r3, #1
 80016f6:	6023      	str	r3, [r4, #0]
  }
}
 80016f8:	b006      	add	sp, #24
 80016fa:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 80016fc:	4b09      	ldr	r3, [pc, #36]	; (8001724 <HAL_DFSDM_ChannelMspInit+0x78>)
 80016fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001700:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001704:	645a      	str	r2, [r3, #68]	; 0x44
 8001706:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001708:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800170c:	9300      	str	r3, [sp, #0]
 800170e:	9b00      	ldr	r3, [sp, #0]
 8001710:	e7d7      	b.n	80016c2 <HAL_DFSDM_ChannelMspInit+0x16>
 8001712:	bf00      	nop
 8001714:	20000050 	.word	0x20000050
 8001718:	20000054 	.word	0x20000054
 800171c:	40021000 	.word	0x40021000
 8001720:	40020c00 	.word	0x40020c00
 8001724:	40023800 	.word	0x40023800

08001728 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001728:	4b1b      	ldr	r3, [pc, #108]	; (8001798 <MX_DMA_Init+0x70>)
  __HAL_RCC_DMA1_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 800172a:	2200      	movs	r2, #0
 800172c:	2105      	movs	r1, #5
 800172e:	200d      	movs	r0, #13
{
 8001730:	b510      	push	{r4, lr}
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001732:	6b1c      	ldr	r4, [r3, #48]	; 0x30
{
 8001734:	b082      	sub	sp, #8
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001736:	f444 0480 	orr.w	r4, r4, #4194304	; 0x400000
 800173a:	631c      	str	r4, [r3, #48]	; 0x30
 800173c:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 800173e:	f404 0480 	and.w	r4, r4, #4194304	; 0x400000
 8001742:	9400      	str	r4, [sp, #0]
 8001744:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001746:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8001748:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
 800174c:	631c      	str	r4, [r3, #48]	; 0x30
 800174e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001750:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001754:	9301      	str	r3, [sp, #4]
 8001756:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8001758:	f000 ff54 	bl	8002604 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800175c:	200d      	movs	r0, #13
 800175e:	f000 ff8b 	bl	8002678 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001762:	2200      	movs	r2, #0
 8001764:	2105      	movs	r1, #5
 8001766:	2038      	movs	r0, #56	; 0x38
 8001768:	f000 ff4c 	bl	8002604 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800176c:	2038      	movs	r0, #56	; 0x38
 800176e:	f000 ff83 	bl	8002678 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8001772:	2200      	movs	r2, #0
 8001774:	2105      	movs	r1, #5
 8001776:	2039      	movs	r0, #57	; 0x39
 8001778:	f000 ff44 	bl	8002604 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800177c:	2039      	movs	r0, #57	; 0x39
 800177e:	f000 ff7b 	bl	8002678 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001782:	2200      	movs	r2, #0
 8001784:	2105      	movs	r1, #5
 8001786:	203a      	movs	r0, #58	; 0x3a
 8001788:	f000 ff3c 	bl	8002604 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800178c:	203a      	movs	r0, #58	; 0x3a
 800178e:	f000 ff73 	bl	8002678 <HAL_NVIC_EnableIRQ>

}
 8001792:	b002      	add	sp, #8
 8001794:	bd10      	pop	{r4, pc}
 8001796:	bf00      	nop
 8001798:	40023800 	.word	0x40023800

0800179c <MX_FREERTOS_Init>:

/* Hook prototypes */

/* Init FreeRTOS */

void MX_FREERTOS_Init(void) {
 800179c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800179e:	b0af      	sub	sp, #188	; 0xbc
       
  /* USER CODE END Init */

  /* Create the mutex(es) */
  /* definition and creation of buzzerMutex */
  osMutexDef(buzzerMutex);
 80017a0:	2500      	movs	r5, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the thread(s) */
  /* definition and creation of enchallTask */
  osThreadDef(enchallTask, StartenchallTask, osPriorityNormal, 0, 128);
 80017a2:	4c52      	ldr	r4, [pc, #328]	; (80018ec <MX_FREERTOS_Init+0x150>)
  osMutexDef(buzzerMutex);
 80017a4:	a82e      	add	r0, sp, #184	; 0xb8
  osThreadDef(enchallTask, StartenchallTask, osPriorityNormal, 0, 128);
 80017a6:	ae0b      	add	r6, sp, #44	; 0x2c
 80017a8:	4627      	mov	r7, r4
  osMutexDef(buzzerMutex);
 80017aa:	f840 5db8 	str.w	r5, [r0, #-184]!
  buzzerMutexHandle = osMutexCreate(osMutex(buzzerMutex));
 80017ae:	f003 ffb3 	bl	8005718 <osMutexCreate>
 80017b2:	4b4f      	ldr	r3, [pc, #316]	; (80018f0 <MX_FREERTOS_Init+0x154>)
 80017b4:	6018      	str	r0, [r3, #0]
  osThreadDef(enchallTask, StartenchallTask, osPriorityNormal, 0, 128);
 80017b6:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80017b8:	683f      	ldr	r7, [r7, #0]
 80017ba:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  enchallTaskHandle = osThreadCreate(osThread(enchallTask), NULL);
 80017bc:	4629      	mov	r1, r5
 80017be:	a80b      	add	r0, sp, #44	; 0x2c
  osThreadDef(enchallTask, StartenchallTask, osPriorityNormal, 0, 128);
 80017c0:	6037      	str	r7, [r6, #0]
  enchallTaskHandle = osThreadCreate(osThread(enchallTask), NULL);
 80017c2:	f003 ff89 	bl	80056d8 <osThreadCreate>

  /* definition and creation of controlTask */
  osThreadDef(controlTask, StartcontrolTask, osPriorityAboveNormal, 0, 128);
 80017c6:	f104 0714 	add.w	r7, r4, #20
  enchallTaskHandle = osThreadCreate(osThread(enchallTask), NULL);
 80017ca:	4b4a      	ldr	r3, [pc, #296]	; (80018f4 <MX_FREERTOS_Init+0x158>)
  osThreadDef(controlTask, StartcontrolTask, osPriorityAboveNormal, 0, 128);
 80017cc:	ae10      	add	r6, sp, #64	; 0x40
  enchallTaskHandle = osThreadCreate(osThread(enchallTask), NULL);
 80017ce:	6018      	str	r0, [r3, #0]
  osThreadDef(controlTask, StartcontrolTask, osPriorityAboveNormal, 0, 128);
 80017d0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80017d2:	683f      	ldr	r7, [r7, #0]
 80017d4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  controlTaskHandle = osThreadCreate(osThread(controlTask), NULL);
 80017d6:	4629      	mov	r1, r5
 80017d8:	a810      	add	r0, sp, #64	; 0x40
  osThreadDef(controlTask, StartcontrolTask, osPriorityAboveNormal, 0, 128);
 80017da:	6037      	str	r7, [r6, #0]
  controlTaskHandle = osThreadCreate(osThread(controlTask), NULL);
 80017dc:	f003 ff7c 	bl	80056d8 <osThreadCreate>

  /* definition and creation of ledblueTask */
  osThreadDef(ledblueTask, StartledblueTask, osPriorityIdle, 0, 128);
 80017e0:	f104 0728 	add.w	r7, r4, #40	; 0x28
  controlTaskHandle = osThreadCreate(osThread(controlTask), NULL);
 80017e4:	4b44      	ldr	r3, [pc, #272]	; (80018f8 <MX_FREERTOS_Init+0x15c>)
  osThreadDef(ledblueTask, StartledblueTask, osPriorityIdle, 0, 128);
 80017e6:	ae15      	add	r6, sp, #84	; 0x54
  controlTaskHandle = osThreadCreate(osThread(controlTask), NULL);
 80017e8:	6018      	str	r0, [r3, #0]
  osThreadDef(ledblueTask, StartledblueTask, osPriorityIdle, 0, 128);
 80017ea:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80017ec:	683f      	ldr	r7, [r7, #0]
 80017ee:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  ledblueTaskHandle = osThreadCreate(osThread(ledblueTask), NULL);
 80017f0:	4629      	mov	r1, r5
 80017f2:	a815      	add	r0, sp, #84	; 0x54
  osThreadDef(ledblueTask, StartledblueTask, osPriorityIdle, 0, 128);
 80017f4:	6037      	str	r7, [r6, #0]
  ledblueTaskHandle = osThreadCreate(osThread(ledblueTask), NULL);
 80017f6:	f003 ff6f 	bl	80056d8 <osThreadCreate>

  /* definition and creation of ledgreenTask */
  osThreadDef(ledgreenTask, StartledgreenTask, osPriorityIdle, 0, 128);
 80017fa:	f104 073c 	add.w	r7, r4, #60	; 0x3c
  ledblueTaskHandle = osThreadCreate(osThread(ledblueTask), NULL);
 80017fe:	4b3f      	ldr	r3, [pc, #252]	; (80018fc <MX_FREERTOS_Init+0x160>)
  osThreadDef(ledgreenTask, StartledgreenTask, osPriorityIdle, 0, 128);
 8001800:	ae1a      	add	r6, sp, #104	; 0x68
  ledblueTaskHandle = osThreadCreate(osThread(ledblueTask), NULL);
 8001802:	6018      	str	r0, [r3, #0]
  osThreadDef(ledgreenTask, StartledgreenTask, osPriorityIdle, 0, 128);
 8001804:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8001806:	683f      	ldr	r7, [r7, #0]
 8001808:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  ledgreenTaskHandle = osThreadCreate(osThread(ledgreenTask), NULL);
 800180a:	4629      	mov	r1, r5
 800180c:	a81a      	add	r0, sp, #104	; 0x68
  osThreadDef(ledgreenTask, StartledgreenTask, osPriorityIdle, 0, 128);
 800180e:	6037      	str	r7, [r6, #0]
  ledgreenTaskHandle = osThreadCreate(osThread(ledgreenTask), NULL);
 8001810:	f003 ff62 	bl	80056d8 <osThreadCreate>

  /* definition and creation of iwdgTask */
  osThreadDef(iwdgTask, StartiwdgTask, osPriorityIdle, 0, 128);
 8001814:	f104 0750 	add.w	r7, r4, #80	; 0x50
  ledgreenTaskHandle = osThreadCreate(osThread(ledgreenTask), NULL);
 8001818:	4b39      	ldr	r3, [pc, #228]	; (8001900 <MX_FREERTOS_Init+0x164>)
  osThreadDef(iwdgTask, StartiwdgTask, osPriorityIdle, 0, 128);
 800181a:	ae1f      	add	r6, sp, #124	; 0x7c
  ledgreenTaskHandle = osThreadCreate(osThread(ledgreenTask), NULL);
 800181c:	6018      	str	r0, [r3, #0]
  osThreadDef(iwdgTask, StartiwdgTask, osPriorityIdle, 0, 128);
 800181e:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8001820:	683f      	ldr	r7, [r7, #0]
 8001822:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  iwdgTaskHandle = osThreadCreate(osThread(iwdgTask), NULL);
 8001824:	4629      	mov	r1, r5
 8001826:	a81f      	add	r0, sp, #124	; 0x7c
  osThreadDef(iwdgTask, StartiwdgTask, osPriorityIdle, 0, 128);
 8001828:	6037      	str	r7, [r6, #0]
  iwdgTaskHandle = osThreadCreate(osThread(iwdgTask), NULL);
 800182a:	f003 ff55 	bl	80056d8 <osThreadCreate>

  /* definition and creation of buzzertoneTask */
  osThreadDef(buzzertoneTask, StartbuzzertoneTask, osPriorityIdle, 0, 128);
 800182e:	f104 0764 	add.w	r7, r4, #100	; 0x64
  iwdgTaskHandle = osThreadCreate(osThread(iwdgTask), NULL);
 8001832:	4b34      	ldr	r3, [pc, #208]	; (8001904 <MX_FREERTOS_Init+0x168>)
  osThreadDef(buzzertoneTask, StartbuzzertoneTask, osPriorityIdle, 0, 128);
 8001834:	ae24      	add	r6, sp, #144	; 0x90
  iwdgTaskHandle = osThreadCreate(osThread(iwdgTask), NULL);
 8001836:	6018      	str	r0, [r3, #0]
  osThreadDef(buzzertoneTask, StartbuzzertoneTask, osPriorityIdle, 0, 128);
 8001838:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800183a:	683f      	ldr	r7, [r7, #0]
 800183c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  buzzertoneTaskHandle = osThreadCreate(osThread(buzzertoneTask), NULL);
 800183e:	4629      	mov	r1, r5
 8001840:	a824      	add	r0, sp, #144	; 0x90
  osThreadDef(buzzertoneTask, StartbuzzertoneTask, osPriorityIdle, 0, 128);
 8001842:	6037      	str	r7, [r6, #0]
  buzzertoneTaskHandle = osThreadCreate(osThread(buzzertoneTask), NULL);
 8001844:	f003 ff48 	bl	80056d8 <osThreadCreate>

  /* definition and creation of buzzerrythmTask */
  osThreadDef(buzzerrythmTask, StartbuzzerrythmTask, osPriorityIdle, 0, 128);
 8001848:	f104 0778 	add.w	r7, r4, #120	; 0x78
  buzzertoneTaskHandle = osThreadCreate(osThread(buzzertoneTask), NULL);
 800184c:	4b2e      	ldr	r3, [pc, #184]	; (8001908 <MX_FREERTOS_Init+0x16c>)
  osThreadDef(buzzerrythmTask, StartbuzzerrythmTask, osPriorityIdle, 0, 128);
 800184e:	ae29      	add	r6, sp, #164	; 0xa4
  buzzertoneTaskHandle = osThreadCreate(osThread(buzzertoneTask), NULL);
 8001850:	6018      	str	r0, [r3, #0]
  osThreadDef(buzzerrythmTask, StartbuzzerrythmTask, osPriorityIdle, 0, 128);
 8001852:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8001854:	683f      	ldr	r7, [r7, #0]
 8001856:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  buzzerrythmTaskHandle = osThreadCreate(osThread(buzzerrythmTask), NULL);
 8001858:	4629      	mov	r1, r5
 800185a:	a829      	add	r0, sp, #164	; 0xa4
  osThreadDef(buzzerrythmTask, StartbuzzerrythmTask, osPriorityIdle, 0, 128);
 800185c:	6037      	str	r7, [r6, #0]
  buzzerrythmTaskHandle = osThreadCreate(osThread(buzzerrythmTask), NULL);
 800185e:	f003 ff3b 	bl	80056d8 <osThreadCreate>
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the queue(s) */
  /* definition and creation of buzzerQueue */
  osMessageQDef(buzzerQueue, 1, uint16_t);
 8001862:	f104 028c 	add.w	r2, r4, #140	; 0x8c
  buzzerrythmTaskHandle = osThreadCreate(osThread(buzzerrythmTask), NULL);
 8001866:	4929      	ldr	r1, [pc, #164]	; (800190c <MX_FREERTOS_Init+0x170>)
  osMessageQDef(buzzerQueue, 1, uint16_t);
 8001868:	ab01      	add	r3, sp, #4
  buzzerrythmTaskHandle = osThreadCreate(osThread(buzzerrythmTask), NULL);
 800186a:	6008      	str	r0, [r1, #0]
  osMessageQDef(buzzerQueue, 1, uint16_t);
 800186c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001870:	e883 0003 	stmia.w	r3, {r0, r1}
  buzzerQueueHandle = osMessageCreate(osMessageQ(buzzerQueue), NULL);
 8001874:	4629      	mov	r1, r5
 8001876:	4618      	mov	r0, r3
 8001878:	f003 ff52 	bl	8005720 <osMessageCreate>

  /* definition and creation of rythmQueue */
  osMessageQDef(rythmQueue, 32, uint16_t);
 800187c:	f104 0294 	add.w	r2, r4, #148	; 0x94
  buzzerQueueHandle = osMessageCreate(osMessageQ(buzzerQueue), NULL);
 8001880:	4923      	ldr	r1, [pc, #140]	; (8001910 <MX_FREERTOS_Init+0x174>)
  osMessageQDef(rythmQueue, 32, uint16_t);
 8001882:	ab03      	add	r3, sp, #12
  buzzerQueueHandle = osMessageCreate(osMessageQ(buzzerQueue), NULL);
 8001884:	6008      	str	r0, [r1, #0]
  osMessageQDef(rythmQueue, 32, uint16_t);
 8001886:	e892 0003 	ldmia.w	r2, {r0, r1}
 800188a:	e883 0003 	stmia.w	r3, {r0, r1}
  rythmQueueHandle = osMessageCreate(osMessageQ(rythmQueue), NULL);
 800188e:	4629      	mov	r1, r5
 8001890:	4618      	mov	r0, r3
 8001892:	f003 ff45 	bl	8005720 <osMessageCreate>

  /* definition and creation of enchallQueue */
  osMessageQDef(enchallQueue, 1, ENCHD);
 8001896:	f104 029c 	add.w	r2, r4, #156	; 0x9c
  rythmQueueHandle = osMessageCreate(osMessageQ(rythmQueue), NULL);
 800189a:	491e      	ldr	r1, [pc, #120]	; (8001914 <MX_FREERTOS_Init+0x178>)
  osMessageQDef(enchallQueue, 1, ENCHD);
 800189c:	ab05      	add	r3, sp, #20
  rythmQueueHandle = osMessageCreate(osMessageQ(rythmQueue), NULL);
 800189e:	6008      	str	r0, [r1, #0]
  osMessageQDef(enchallQueue, 1, ENCHD);
 80018a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018a4:	e883 0003 	stmia.w	r3, {r0, r1}
  enchallQueueHandle = osMessageCreate(osMessageQ(enchallQueue), NULL);
 80018a8:	4629      	mov	r1, r5
 80018aa:	4618      	mov	r0, r3
 80018ac:	f003 ff38 	bl	8005720 <osMessageCreate>

  /* definition and creation of shuntQueue */
  osMessageQDef(shuntQueue, 1, CURDATA);
 80018b0:	f104 02a4 	add.w	r2, r4, #164	; 0xa4
  enchallQueueHandle = osMessageCreate(osMessageQ(enchallQueue), NULL);
 80018b4:	4918      	ldr	r1, [pc, #96]	; (8001918 <MX_FREERTOS_Init+0x17c>)
  osMessageQDef(shuntQueue, 1, CURDATA);
 80018b6:	ab07      	add	r3, sp, #28
  shuntQueueHandle = osMessageCreate(osMessageQ(shuntQueue), NULL);

  /* definition and creation of conresQueue */
  osMessageQDef(conresQueue, 1, CONRES);
 80018b8:	34ac      	adds	r4, #172	; 0xac
  enchallQueueHandle = osMessageCreate(osMessageQ(enchallQueue), NULL);
 80018ba:	6008      	str	r0, [r1, #0]
  osMessageQDef(shuntQueue, 1, CURDATA);
 80018bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018c0:	e883 0003 	stmia.w	r3, {r0, r1}
  shuntQueueHandle = osMessageCreate(osMessageQ(shuntQueue), NULL);
 80018c4:	4629      	mov	r1, r5
 80018c6:	4618      	mov	r0, r3
 80018c8:	f003 ff2a 	bl	8005720 <osMessageCreate>
 80018cc:	4a13      	ldr	r2, [pc, #76]	; (800191c <MX_FREERTOS_Init+0x180>)
  osMessageQDef(conresQueue, 1, CONRES);
 80018ce:	ab09      	add	r3, sp, #36	; 0x24
  shuntQueueHandle = osMessageCreate(osMessageQ(shuntQueue), NULL);
 80018d0:	6010      	str	r0, [r2, #0]
  osMessageQDef(conresQueue, 1, CONRES);
 80018d2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80018d6:	e883 0003 	stmia.w	r3, {r0, r1}
  conresQueueHandle = osMessageCreate(osMessageQ(conresQueue), NULL);
 80018da:	4629      	mov	r1, r5
 80018dc:	4618      	mov	r0, r3
 80018de:	f003 ff1f 	bl	8005720 <osMessageCreate>
 80018e2:	4b0f      	ldr	r3, [pc, #60]	; (8001920 <MX_FREERTOS_Init+0x184>)
 80018e4:	6018      	str	r0, [r3, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */

  /* USER CODE END RTOS_QUEUES */
}
 80018e6:	b02f      	add	sp, #188	; 0xbc
 80018e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018ea:	bf00      	nop
 80018ec:	08007d18 	.word	0x08007d18
 80018f0:	20003fc4 	.word	0x20003fc4
 80018f4:	20003fc0 	.word	0x20003fc0
 80018f8:	20003fcc 	.word	0x20003fcc
 80018fc:	20003fd4 	.word	0x20003fd4
 8001900:	20003fd0 	.word	0x20003fd0
 8001904:	20003fdc 	.word	0x20003fdc
 8001908:	20003fb4 	.word	0x20003fb4
 800190c:	20003fe0 	.word	0x20003fe0
 8001910:	20003fb8 	.word	0x20003fb8
 8001914:	20003fbc 	.word	0x20003fbc
 8001918:	20003fc8 	.word	0x20003fc8
 800191c:	20003fd8 	.word	0x20003fd8
 8001920:	20003fb0 	.word	0x20003fb0

08001924 <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001924:	4b38      	ldr	r3, [pc, #224]	; (8001a08 <MX_GPIO_Init+0xe4>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LEDBLUE_Pin|LEDGREEN_Pin, GPIO_PIN_RESET);
 8001926:	2200      	movs	r2, #0
 8001928:	210c      	movs	r1, #12
{
 800192a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800192e:	6b1c      	ldr	r4, [r3, #48]	; 0x30
{
 8001930:	b08c      	sub	sp, #48	; 0x30
  HAL_GPIO_WritePin(GPIOE, LEDBLUE_Pin|LEDGREEN_Pin, GPIO_PIN_RESET);
 8001932:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8001a14 <MX_GPIO_Init+0xf0>
  HAL_GPIO_WritePin(IMUCS_GPIO_Port, IMUCS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LEDBLUE_Pin|LEDGREEN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	4615      	mov	r5, r2
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001938:	f044 0410 	orr.w	r4, r4, #16
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 800193c:	4f33      	ldr	r7, [pc, #204]	; (8001a0c <MX_GPIO_Init+0xe8>)
  HAL_GPIO_WritePin(GPIOE, LEDBLUE_Pin|LEDGREEN_Pin, GPIO_PIN_RESET);
 800193e:	4640      	mov	r0, r8
  HAL_GPIO_WritePin(IMUCS_GPIO_Port, IMUCS_Pin, GPIO_PIN_RESET);
 8001940:	4e33      	ldr	r6, [pc, #204]	; (8001a10 <MX_GPIO_Init+0xec>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001942:	631c      	str	r4, [r3, #48]	; 0x30
 8001944:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8001946:	f004 0410 	and.w	r4, r4, #16
 800194a:	9401      	str	r4, [sp, #4]
 800194c:	9c01      	ldr	r4, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800194e:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8001950:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8001954:	631c      	str	r4, [r3, #48]	; 0x30
 8001956:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8001958:	f004 0480 	and.w	r4, r4, #128	; 0x80
 800195c:	9402      	str	r4, [sp, #8]
 800195e:	9c02      	ldr	r4, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001960:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8001962:	f044 0404 	orr.w	r4, r4, #4
 8001966:	631c      	str	r4, [r3, #48]	; 0x30
 8001968:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 800196a:	f004 0404 	and.w	r4, r4, #4
 800196e:	9403      	str	r4, [sp, #12]
 8001970:	9c03      	ldr	r4, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001972:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8001974:	f044 0401 	orr.w	r4, r4, #1
 8001978:	631c      	str	r4, [r3, #48]	; 0x30
 800197a:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 800197c:	f004 0401 	and.w	r4, r4, #1
 8001980:	9404      	str	r4, [sp, #16]
 8001982:	9c04      	ldr	r4, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001984:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8001986:	f044 0402 	orr.w	r4, r4, #2
 800198a:	631c      	str	r4, [r3, #48]	; 0x30
 800198c:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 800198e:	f004 0402 	and.w	r4, r4, #2
 8001992:	9405      	str	r4, [sp, #20]
 8001994:	9c05      	ldr	r4, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001996:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8001998:	f044 0408 	orr.w	r4, r4, #8
 800199c:	631c      	str	r4, [r3, #48]	; 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800199e:	2401      	movs	r4, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	f003 0308 	and.w	r3, r3, #8
 80019a6:	9306      	str	r3, [sp, #24]
 80019a8:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, LEDBLUE_Pin|LEDGREEN_Pin, GPIO_PIN_RESET);
 80019aa:	f001 fb5d 	bl	8003068 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 80019ae:	4638      	mov	r0, r7
 80019b0:	462a      	mov	r2, r5
 80019b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019b6:	f001 fb57 	bl	8003068 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IMUCS_GPIO_Port, IMUCS_Pin, GPIO_PIN_RESET);
 80019ba:	4630      	mov	r0, r6
 80019bc:	462a      	mov	r2, r5
 80019be:	2140      	movs	r1, #64	; 0x40
 80019c0:	f001 fb52 	bl	8003068 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LEDBLUE_Pin|LEDGREEN_Pin;
 80019c4:	220c      	movs	r2, #12
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80019c6:	2311      	movs	r3, #17
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019c8:	4640      	mov	r0, r8
 80019ca:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin = LEDBLUE_Pin|LEDGREEN_Pin;
 80019cc:	9207      	str	r2, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80019ce:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d0:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d2:	950a      	str	r5, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019d4:	f001 fa1e 	bl	8002e14 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80019d8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80019dc:	2302      	movs	r3, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019de:	4638      	mov	r0, r7
 80019e0:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80019e2:	9207      	str	r2, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80019e4:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e6:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e8:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ea:	f001 fa13 	bl	8002e14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IMUCS_Pin;
 80019ee:	2340      	movs	r3, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(IMUCS_GPIO_Port, &GPIO_InitStruct);
 80019f0:	a907      	add	r1, sp, #28
 80019f2:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f4:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019f6:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80019f8:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = IMUCS_Pin;
 80019fa:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(IMUCS_GPIO_Port, &GPIO_InitStruct);
 80019fc:	f001 fa0a 	bl	8002e14 <HAL_GPIO_Init>

}
 8001a00:	b00c      	add	sp, #48	; 0x30
 8001a02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001a06:	bf00      	nop
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	40020800 	.word	0x40020800
 8001a10:	40020400 	.word	0x40020400
 8001a14:	40021000 	.word	0x40021000

08001a18 <MX_I2C4_Init>:

I2C_HandleTypeDef hi2c4;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8001a18:	b538      	push	{r3, r4, r5, lr}

  hi2c4.Instance = I2C4;
 8001a1a:	4b16      	ldr	r3, [pc, #88]	; (8001a74 <MX_I2C4_Init+0x5c>)
  hi2c4.Init.Timing = 0x20404768;
  hi2c4.Init.OwnAddress1 = 0;
 8001a1c:	2200      	movs	r2, #0
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a1e:	2101      	movs	r1, #1
  hi2c4.Instance = I2C4;
 8001a20:	4d15      	ldr	r5, [pc, #84]	; (8001a78 <MX_I2C4_Init+0x60>)
  hi2c4.Init.Timing = 0x20404768;
 8001a22:	4c16      	ldr	r4, [pc, #88]	; (8001a7c <MX_I2C4_Init+0x64>)
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c4.Init.OwnAddress2 = 0;
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8001a24:	4618      	mov	r0, r3
  hi2c4.Instance = I2C4;
 8001a26:	601d      	str	r5, [r3, #0]
  hi2c4.Init.Timing = 0x20404768;
 8001a28:	605c      	str	r4, [r3, #4]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a2a:	60d9      	str	r1, [r3, #12]
  hi2c4.Init.OwnAddress1 = 0;
 8001a2c:	609a      	str	r2, [r3, #8]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a2e:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8001a30:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a32:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a34:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a36:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8001a38:	f001 fb1e 	bl	8003078 <HAL_I2C_Init>
 8001a3c:	b9a8      	cbnz	r0, 8001a6a <MX_I2C4_Init+0x52>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a3e:	2100      	movs	r1, #0
 8001a40:	480c      	ldr	r0, [pc, #48]	; (8001a74 <MX_I2C4_Init+0x5c>)
 8001a42:	f001 fb6f 	bl	8003124 <HAL_I2CEx_ConfigAnalogFilter>
 8001a46:	b958      	cbnz	r0, 8001a60 <MX_I2C4_Init+0x48>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8001a48:	2100      	movs	r1, #0
 8001a4a:	480a      	ldr	r0, [pc, #40]	; (8001a74 <MX_I2C4_Init+0x5c>)
 8001a4c:	f001 fb92 	bl	8003174 <HAL_I2CEx_ConfigDigitalFilter>
 8001a50:	b900      	cbnz	r0, 8001a54 <MX_I2C4_Init+0x3c>
 8001a52:	bd38      	pop	{r3, r4, r5, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8001a54:	215a      	movs	r1, #90	; 0x5a
 8001a56:	480a      	ldr	r0, [pc, #40]	; (8001a80 <MX_I2C4_Init+0x68>)
  }

}
 8001a58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    _Error_Handler(__FILE__, __LINE__);
 8001a5c:	f000 b918 	b.w	8001c90 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8001a60:	2153      	movs	r1, #83	; 0x53
 8001a62:	4807      	ldr	r0, [pc, #28]	; (8001a80 <MX_I2C4_Init+0x68>)
 8001a64:	f000 f914 	bl	8001c90 <_Error_Handler>
 8001a68:	e7ee      	b.n	8001a48 <MX_I2C4_Init+0x30>
    _Error_Handler(__FILE__, __LINE__);
 8001a6a:	214c      	movs	r1, #76	; 0x4c
 8001a6c:	4804      	ldr	r0, [pc, #16]	; (8001a80 <MX_I2C4_Init+0x68>)
 8001a6e:	f000 f90f 	bl	8001c90 <_Error_Handler>
 8001a72:	e7e4      	b.n	8001a3e <MX_I2C4_Init+0x26>
 8001a74:	20003fe4 	.word	0x20003fe4
 8001a78:	40006000 	.word	0x40006000
 8001a7c:	20404768 	.word	0x20404768
 8001a80:	08007e60 	.word	0x08007e60

08001a84 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C4)
 8001a84:	6802      	ldr	r2, [r0, #0]
 8001a86:	4b11      	ldr	r3, [pc, #68]	; (8001acc <HAL_I2C_MspInit+0x48>)
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d000      	beq.n	8001a8e <HAL_I2C_MspInit+0xa>
 8001a8c:	4770      	bx	lr
{
 8001a8e:	b570      	push	{r4, r5, r6, lr}
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001a90:	2304      	movs	r3, #4
{
 8001a92:	b086      	sub	sp, #24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a94:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001a96:	f44f 5640 	mov.w	r6, #12288	; 0x3000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a9a:	2512      	movs	r5, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a9c:	2401      	movs	r4, #1
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a9e:	eb0d 0103 	add.w	r1, sp, r3
 8001aa2:	480b      	ldr	r0, [pc, #44]	; (8001ad0 <HAL_I2C_MspInit+0x4c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa4:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001aa6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001aa8:	9601      	str	r6, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001aaa:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aac:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001aae:	f001 f9b1 	bl	8002e14 <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001ab2:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <HAL_I2C_MspInit+0x50>)
 8001ab4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ab6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001aba:	641a      	str	r2, [r3, #64]	; 0x40
 8001abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ac2:	9300      	str	r3, [sp, #0]
 8001ac4:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8001ac6:	b006      	add	sp, #24
 8001ac8:	bd70      	pop	{r4, r5, r6, pc}
 8001aca:	bf00      	nop
 8001acc:	40006000 	.word	0x40006000
 8001ad0:	40020c00 	.word	0x40020c00
 8001ad4:	40023800 	.word	0x40023800

08001ad8 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ad8:	4a34      	ldr	r2, [pc, #208]	; (8001bac <SystemClock_Config+0xd4>)
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001ada:	21d8      	movs	r1, #216	; 0xd8
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001adc:	4b34      	ldr	r3, [pc, #208]	; (8001bb0 <SystemClock_Config+0xd8>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ade:	6c10      	ldr	r0, [r2, #64]	; 0x40
 8001ae0:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
{
 8001ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ae6:	6410      	str	r0, [r2, #64]	; 0x40
{
 8001ae8:	b0b9      	sub	sp, #228	; 0xe4
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aea:	6c12      	ldr	r2, [r2, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aec:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001aee:	2404      	movs	r4, #4
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001af0:	2601      	movs	r6, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 8001af2:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001af6:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001afa:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001afe:	a807      	add	r0, sp, #28
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b00:	9200      	str	r2, [sp, #0]
 8001b02:	9a00      	ldr	r2, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001b0a:	601a      	str	r2, [r3, #0]
 8001b0c:	681b      	ldr	r3, [r3, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b0e:	9607      	str	r6, [sp, #28]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b10:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b14:	f8cd e020 	str.w	lr, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b18:	950d      	str	r5, [sp, #52]	; 0x34
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b1a:	9301      	str	r3, [sp, #4]
 8001b1c:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b1e:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b20:	970e      	str	r7, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b22:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b24:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001b26:	9110      	str	r1, [sp, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b28:	f001 fdba 	bl	80036a0 <HAL_RCC_OscConfig>
 8001b2c:	b100      	cbz	r0, 8001b30 <SystemClock_Config+0x58>
 8001b2e:	e7fe      	b.n	8001b2e <SystemClock_Config+0x56>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001b30:	f001 fd7a 	bl	8003628 <HAL_PWREx_EnableOverDrive>
 8001b34:	4603      	mov	r3, r0
 8001b36:	b100      	cbz	r0, 8001b3a <SystemClock_Config+0x62>
 8001b38:	e7fe      	b.n	8001b38 <SystemClock_Config+0x60>
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b3a:	f44f 5ea0 	mov.w	lr, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b3e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b42:	270f      	movs	r7, #15

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001b44:	2107      	movs	r1, #7
 8001b46:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b48:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b4a:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b4c:	9702      	str	r7, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b4e:	f8cd e014 	str.w	lr, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b52:	9206      	str	r2, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001b54:	f001 ff7c 	bl	8003a50 <HAL_RCC_ClockConfig>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	b100      	cbz	r0, 8001b5e <SystemClock_Config+0x86>
 8001b5c:	e7fe      	b.n	8001b5c <SystemClock_Config+0x84>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1|RCC_PERIPHCLK_USART1
 8001b5e:	f8df e058 	ldr.w	lr, [pc, #88]	; 8001bb8 <SystemClock_Config+0xe0>
                              |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_UART4
                              |RCC_PERIPHCLK_UART8|RCC_PERIPHCLK_I2C4;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 8001b62:	2510      	movs	r5, #16
  PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_SYSCLK;
 8001b64:	2140      	movs	r1, #64	; 0x40
  PeriphClkInitStruct.Uart8ClockSelection = RCC_UART8CLKSOURCE_SYSCLK;
 8001b66:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
  PeriphClkInitStruct.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b6a:	a814      	add	r0, sp, #80	; 0x50
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 8001b6c:	9527      	str	r5, [sp, #156]	; 0x9c
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 8001b6e:	9625      	str	r6, [sp, #148]	; 0x94
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001b70:	9330      	str	r3, [sp, #192]	; 0xc0
  PeriphClkInitStruct.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001b72:	9336      	str	r3, [sp, #216]	; 0xd8
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1|RCC_PERIPHCLK_USART1
 8001b74:	f8cd e050 	str.w	lr, [sp, #80]	; 0x50
  PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_SYSCLK;
 8001b78:	9128      	str	r1, [sp, #160]	; 0xa0
  PeriphClkInitStruct.Uart8ClockSelection = RCC_UART8CLKSOURCE_SYSCLK;
 8001b7a:	922c      	str	r2, [sp, #176]	; 0xb0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b7c:	f002 f88e 	bl	8003c9c <HAL_RCCEx_PeriphCLKConfig>
 8001b80:	4605      	mov	r5, r0
 8001b82:	b100      	cbz	r0, 8001b86 <SystemClock_Config+0xae>
 8001b84:	e7fe      	b.n	8001b84 <SystemClock_Config+0xac>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001b86:	f002 f841 	bl	8003c0c <HAL_RCC_GetHCLKFreq>
 8001b8a:	4b0a      	ldr	r3, [pc, #40]	; (8001bb4 <SystemClock_Config+0xdc>)
 8001b8c:	fba3 3000 	umull	r3, r0, r3, r0
 8001b90:	0980      	lsrs	r0, r0, #6
 8001b92:	f000 fd7d 	bl	8002690 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001b96:	4620      	mov	r0, r4
 8001b98:	f000 fd92 	bl	80026c0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8001b9c:	462a      	mov	r2, r5
 8001b9e:	4639      	mov	r1, r7
 8001ba0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ba4:	f000 fd2e 	bl	8002604 <HAL_NVIC_SetPriority>
}
 8001ba8:	b039      	add	sp, #228	; 0xe4
 8001baa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bac:	40023800 	.word	0x40023800
 8001bb0:	40007000 	.word	0x40007000
 8001bb4:	10624dd3 	.word	0x10624dd3
 8001bb8:	08022340 	.word	0x08022340

08001bbc <main>:
{
 8001bbc:	b580      	push	{r7, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001bbe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001bc2:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001bc6:	482c      	ldr	r0, [pc, #176]	; (8001c78 <main+0xbc>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001bce:	6943      	ldr	r3, [r0, #20]
 8001bd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bd4:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001bd6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001bda:	f3bf 8f6f 	isb	sy
  #if (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
 8001bde:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001be2:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001be6:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8001bea:	f643 7ee0 	movw	lr, #16352	; 0x3fe0
 8001bee:	f3c3 06c9 	ubfx	r6, r3, #3, #10

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001bf2:	f3c3 334e 	ubfx	r3, r3, #13, #15
 8001bf6:	07b7      	lsls	r7, r6, #30
 8001bf8:	015d      	lsls	r5, r3, #5
 8001bfa:	ea05 040e 	and.w	r4, r5, lr
 8001bfe:	4639      	mov	r1, r7
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001c00:	4632      	mov	r2, r6
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001c02:	ea44 0301 	orr.w	r3, r4, r1
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways--);
 8001c06:	3a01      	subs	r2, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001c08:	f101 4140 	add.w	r1, r1, #3221225472	; 0xc0000000
 8001c0c:	f8c0 3260 	str.w	r3, [r0, #608]	; 0x260
      } while (ways--);
 8001c10:	1c53      	adds	r3, r2, #1
 8001c12:	d1f6      	bne.n	8001c02 <main+0x46>
 8001c14:	3d20      	subs	r5, #32
    } while(sets--);
 8001c16:	f115 0f20 	cmn.w	r5, #32
 8001c1a:	d1ee      	bne.n	8001bfa <main+0x3e>
 8001c1c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001c20:	6943      	ldr	r3, [r0, #20]
 8001c22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c26:	6143      	str	r3, [r0, #20]
 8001c28:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001c2c:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8001c30:	f000 fca6 	bl	8002580 <HAL_Init>
  SystemClock_Config();
 8001c34:	f7ff ff50 	bl	8001ad8 <SystemClock_Config>
  MX_GPIO_Init();
 8001c38:	f7ff fe74 	bl	8001924 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c3c:	f7ff fd74 	bl	8001728 <MX_DMA_Init>
  MX_DFSDM1_Init();
 8001c40:	f7ff fc18 	bl	8001474 <MX_DFSDM1_Init>
  MX_I2C4_Init();
 8001c44:	f7ff fee8 	bl	8001a18 <MX_I2C4_Init>
  MX_SPI1_Init();
 8001c48:	f000 f824 	bl	8001c94 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001c4c:	f000 f91a 	bl	8001e84 <MX_TIM1_Init>
  MX_UART4_Init();
 8001c50:	f000 fa92 	bl	8002178 <MX_UART4_Init>
  MX_UART8_Init();
 8001c54:	f000 faba 	bl	80021cc <MX_UART8_Init>
  MX_USART1_UART_Init();
 8001c58:	f000 fade 	bl	8002218 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001c5c:	f000 fb02 	bl	8002264 <MX_USART3_UART_Init>
  MX_USB_OTG_HS_PCD_Init();
 8001c60:	f000 fbfa 	bl	8002458 <MX_USB_OTG_HS_PCD_Init>
  MX_TIM2_Init();
 8001c64:	f000 f9d6 	bl	8002014 <MX_TIM2_Init>
  SystemInitialization();
 8001c68:	f7ff f8ee 	bl	8000e48 <SystemInitialization>
  MX_FREERTOS_Init();
 8001c6c:	f7ff fd96 	bl	800179c <MX_FREERTOS_Init>
  osKernelStart();
 8001c70:	f003 fd2c 	bl	80056cc <osKernelStart>
 8001c74:	e7fe      	b.n	8001c74 <main+0xb8>
 8001c76:	bf00      	nop
 8001c78:	e000ed00 	.word	0xe000ed00

08001c7c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
/* USER CODE BEGIN Callback 0 */

/* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8001c7c:	6802      	ldr	r2, [r0, #0]
 8001c7e:	4b03      	ldr	r3, [pc, #12]	; (8001c8c <HAL_TIM_PeriodElapsedCallback+0x10>)
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d000      	beq.n	8001c86 <HAL_TIM_PeriodElapsedCallback+0xa>
 8001c84:	4770      	bx	lr
    HAL_IncTick();
 8001c86:	f000 bc8d 	b.w	80025a4 <HAL_IncTick>
 8001c8a:	bf00      	nop
 8001c8c:	40000800 	.word	0x40000800

08001c90 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8001c90:	e7fe      	b.n	8001c90 <_Error_Handler>
 8001c92:	bf00      	nop

08001c94 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  hspi1.Instance = SPI1;
 8001c96:	4a12      	ldr	r2, [pc, #72]	; (8001ce0 <MX_SPI1_Init+0x4c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c98:	f44f 7082 	mov.w	r0, #260	; 0x104
  hspi1.Instance = SPI1;
 8001c9c:	4b11      	ldr	r3, [pc, #68]	; (8001ce4 <MX_SPI1_Init+0x50>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c9e:	f44f 67e0 	mov.w	r7, #1792	; 0x700
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ca2:	f44f 7600 	mov.w	r6, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001ca6:	2530      	movs	r5, #48	; 0x30
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 8001ca8:	2407      	movs	r4, #7
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001caa:	2108      	movs	r1, #8
  hspi1.Instance = SPI1;
 8001cac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001cae:	2200      	movs	r2, #0
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001cb0:	6058      	str	r0, [r3, #4]
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001cb2:	4618      	mov	r0, r3
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cb4:	60df      	str	r7, [r3, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001cb6:	619e      	str	r6, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001cb8:	61dd      	str	r5, [r3, #28]
  hspi1.Init.CRCPolynomial = 7;
 8001cba:	62dc      	str	r4, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001cbc:	6359      	str	r1, [r3, #52]	; 0x34
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001cbe:	609a      	str	r2, [r3, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cc0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cc2:	615a      	str	r2, [r3, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cc4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cc6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cc8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001cca:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ccc:	f002 fa86 	bl	80041dc <HAL_SPI_Init>
 8001cd0:	b900      	cbnz	r0, 8001cd4 <MX_SPI1_Init+0x40>
 8001cd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8001cd4:	2151      	movs	r1, #81	; 0x51
 8001cd6:	4804      	ldr	r0, [pc, #16]	; (8001ce8 <MX_SPI1_Init+0x54>)
  }

}
 8001cd8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    _Error_Handler(__FILE__, __LINE__);
 8001cdc:	f7ff bfd8 	b.w	8001c90 <_Error_Handler>
 8001ce0:	40013000 	.word	0x40013000
 8001ce4:	20004030 	.word	0x20004030
 8001ce8:	08007e74 	.word	0x08007e74

08001cec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI1)
 8001cec:	6802      	ldr	r2, [r0, #0]
 8001cee:	4b15      	ldr	r3, [pc, #84]	; (8001d44 <HAL_SPI_MspInit+0x58>)
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d000      	beq.n	8001cf6 <HAL_SPI_MspInit+0xa>
 8001cf4:	4770      	bx	lr
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cf6:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
    /**SPI1 GPIO Configuration    
    PD7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001cfa:	2080      	movs	r0, #128	; 0x80
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cfc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001cfe:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
{
 8001d02:	b5f0      	push	{r4, r5, r6, r7, lr}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d04:	645a      	str	r2, [r3, #68]	; 0x44
{
 8001d06:	b087      	sub	sp, #28
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0a:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0c:	2600      	movs	r6, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0e:	2503      	movs	r5, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d10:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d14:	2405      	movs	r4, #5
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d16:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d18:	9001      	str	r0, [sp, #4]
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d1a:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d1c:	480a      	ldr	r0, [pc, #40]	; (8001d48 <HAL_SPI_MspInit+0x5c>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d1e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d20:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d22:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d24:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d26:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d28:	f001 f874 	bl	8002e14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001d2c:	2318      	movs	r3, #24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d2e:	a901      	add	r1, sp, #4
 8001d30:	4806      	ldr	r0, [pc, #24]	; (8001d4c <HAL_SPI_MspInit+0x60>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d32:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d34:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d36:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d38:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001d3a:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d3c:	f001 f86a 	bl	8002e14 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001d40:	b007      	add	sp, #28
 8001d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d44:	40013000 	.word	0x40013000
 8001d48:	40020c00 	.word	0x40020c00
 8001d4c:	40020400 	.word	0x40020400

08001d50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d50:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d52:	2003      	movs	r0, #3
 8001d54:	f000 fc42 	bl	80025dc <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001d58:	2200      	movs	r2, #0
 8001d5a:	f06f 000b 	mvn.w	r0, #11
 8001d5e:	4611      	mov	r1, r2
 8001d60:	f000 fc50 	bl	8002604 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001d64:	2200      	movs	r2, #0
 8001d66:	f06f 000a 	mvn.w	r0, #10
 8001d6a:	4611      	mov	r1, r2
 8001d6c:	f000 fc4a 	bl	8002604 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001d70:	2200      	movs	r2, #0
 8001d72:	f06f 0009 	mvn.w	r0, #9
 8001d76:	4611      	mov	r1, r2
 8001d78:	f000 fc44 	bl	8002604 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	f06f 0004 	mvn.w	r0, #4
 8001d82:	4611      	mov	r1, r2
 8001d84:	f000 fc3e 	bl	8002604 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f06f 0003 	mvn.w	r0, #3
 8001d8e:	4611      	mov	r1, r2
 8001d90:	f000 fc38 	bl	8002604 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d94:	2200      	movs	r2, #0
 8001d96:	210f      	movs	r1, #15
 8001d98:	f06f 0001 	mvn.w	r0, #1
 8001d9c:	f000 fc32 	bl	8002604 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8001da0:	2200      	movs	r2, #0
 8001da2:	210f      	movs	r1, #15
 8001da4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001da8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8001dac:	f000 bc2a 	b.w	8002604 <HAL_NVIC_SetPriority>

08001db0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001db0:	b570      	push	{r4, r5, r6, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 8001db2:	4601      	mov	r1, r0
{
 8001db4:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 8001db6:	2200      	movs	r2, #0
 8001db8:	201e      	movs	r0, #30
 8001dba:	f000 fc23 	bl	8002604 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn); 
 8001dbe:	201e      	movs	r0, #30
 8001dc0:	f000 fc5a 	bl	8002678 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001dc4:	4b15      	ldr	r3, [pc, #84]	; (8001e1c <HAL_InitTick+0x6c>)
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001dc6:	a901      	add	r1, sp, #4
 8001dc8:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001dca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  
  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
   
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001dcc:	4e14      	ldr	r6, [pc, #80]	; (8001e20 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001dce:	f042 0204 	orr.w	r2, r2, #4
  
  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001dd2:	4c14      	ldr	r4, [pc, #80]	; (8001e24 <HAL_InitTick+0x74>)
 8001dd4:	4d14      	ldr	r5, [pc, #80]	; (8001e28 <HAL_InitTick+0x78>)
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001dd6:	641a      	str	r2, [r3, #64]	; 0x40
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dda:	f003 0304 	and.w	r3, r3, #4
 8001dde:	9302      	str	r3, [sp, #8]
 8001de0:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001de2:	f001 ff39 	bl	8003c58 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001de6:	f001 ff17 	bl	8003c18 <HAL_RCC_GetPCLK1Freq>
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
  htim4.Init.Prescaler = uwPrescalerValue;
  htim4.Init.ClockDivision = 0;
 8001dea:	2200      	movs	r2, #0
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001dec:	0043      	lsls	r3, r0, #1
  htim4.Init.Period = (1000000 / 1000) - 1;
 8001dee:	f240 31e7 	movw	r1, #999	; 0x3e7
  htim4.Instance = TIM4;
 8001df2:	6025      	str	r5, [r4, #0]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001df4:	fba6 0303 	umull	r0, r3, r6, r3
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8001df8:	4620      	mov	r0, r4
  htim4.Init.Period = (1000000 / 1000) - 1;
 8001dfa:	60e1      	str	r1, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001dfc:	0c9b      	lsrs	r3, r3, #18
  htim4.Init.ClockDivision = 0;
 8001dfe:	6122      	str	r2, [r4, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e00:	60a2      	str	r2, [r4, #8]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001e02:	3b01      	subs	r3, #1
  htim4.Init.Prescaler = uwPrescalerValue;
 8001e04:	6063      	str	r3, [r4, #4]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8001e06:	f002 fa4b 	bl	80042a0 <HAL_TIM_Base_Init>
 8001e0a:	b110      	cbz	r0, 8001e12 <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001e0c:	2001      	movs	r0, #1
}
 8001e0e:	b008      	add	sp, #32
 8001e10:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_TIM_Base_Start_IT(&htim4);
 8001e12:	4620      	mov	r0, r4
 8001e14:	f002 faea 	bl	80043ec <HAL_TIM_Base_Start_IT>
}
 8001e18:	b008      	add	sp, #32
 8001e1a:	bd70      	pop	{r4, r5, r6, pc}
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	431bde83 	.word	0x431bde83
 8001e24:	20004094 	.word	0x20004094
 8001e28:	40000800 	.word	0x40000800

08001e2c <NMI_Handler>:
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop

08001e30 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001e30:	e7fe      	b.n	8001e30 <HardFault_Handler>
 8001e32:	bf00      	nop

08001e34 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001e34:	e7fe      	b.n	8001e34 <MemManage_Handler>
 8001e36:	bf00      	nop

08001e38 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001e38:	e7fe      	b.n	8001e38 <BusFault_Handler>
 8001e3a:	bf00      	nop

08001e3c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001e3c:	e7fe      	b.n	8001e3c <UsageFault_Handler>
 8001e3e:	bf00      	nop

08001e40 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop

08001e44 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 8001e44:	f003 bc70 	b.w	8005728 <osSystickHandler>

08001e48 <DMA1_Stream2_IRQHandler>:
void DMA1_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001e48:	4801      	ldr	r0, [pc, #4]	; (8001e50 <DMA1_Stream2_IRQHandler+0x8>)
 8001e4a:	f000 bf0f 	b.w	8002c6c <HAL_DMA_IRQHandler>
 8001e4e:	bf00      	nop
 8001e50:	20004154 	.word	0x20004154

08001e54 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001e54:	4801      	ldr	r0, [pc, #4]	; (8001e5c <TIM4_IRQHandler+0x8>)
 8001e56:	f002 bc71 	b.w	800473c <HAL_TIM_IRQHandler>
 8001e5a:	bf00      	nop
 8001e5c:	20004094 	.word	0x20004094

08001e60 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8001e60:	4801      	ldr	r0, [pc, #4]	; (8001e68 <DMA2_Stream0_IRQHandler+0x8>)
 8001e62:	f000 bf03 	b.w	8002c6c <HAL_DMA_IRQHandler>
 8001e66:	bf00      	nop
 8001e68:	20003ec4 	.word	0x20003ec4

08001e6c <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt1);
 8001e6c:	4801      	ldr	r0, [pc, #4]	; (8001e74 <DMA2_Stream1_IRQHandler+0x8>)
 8001e6e:	f000 befd 	b.w	8002c6c <HAL_DMA_IRQHandler>
 8001e72:	bf00      	nop
 8001e74:	20003e64 	.word	0x20003e64

08001e78 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001e78:	4801      	ldr	r0, [pc, #4]	; (8001e80 <DMA2_Stream2_IRQHandler+0x8>)
 8001e7a:	f000 bef7 	b.w	8002c6c <HAL_DMA_IRQHandler>
 8001e7e:	bf00      	nop
 8001e80:	20004224 	.word	0x20004224

08001e84 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e84:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

  htim1.Instance = TIM1;
 8001e86:	4c5e      	ldr	r4, [pc, #376]	; (8002000 <MX_TIM1_Init+0x17c>)
  htim1.Init.Prescaler = 0;
 8001e88:	2300      	movs	r3, #0
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001e8a:	2120      	movs	r1, #32
  htim1.Instance = TIM1;
 8001e8c:	4d5d      	ldr	r5, [pc, #372]	; (8002004 <MX_TIM1_Init+0x180>)
  htim1.Init.Period = 2160;
 8001e8e:	f44f 6207 	mov.w	r2, #2160	; 0x870
{
 8001e92:	b09f      	sub	sp, #124	; 0x7c
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e94:	4620      	mov	r0, r4
  htim1.Instance = TIM1;
 8001e96:	6025      	str	r5, [r4, #0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001e98:	60a1      	str	r1, [r4, #8]
  htim1.Init.Period = 2160;
 8001e9a:	60e2      	str	r2, [r4, #12]
  htim1.Init.Prescaler = 0;
 8001e9c:	6063      	str	r3, [r4, #4]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e9e:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ea0:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ea2:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ea4:	f002 f9fc 	bl	80042a0 <HAL_TIM_Base_Init>
 8001ea8:	2800      	cmp	r0, #0
 8001eaa:	d17c      	bne.n	8001fa6 <MX_TIM1_Init+0x122>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001eb0:	a91e      	add	r1, sp, #120	; 0x78
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001eb2:	4853      	ldr	r0, [pc, #332]	; (8002000 <MX_TIM1_Init+0x17c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eb4:	f841 3d6c 	str.w	r3, [r1, #-108]!
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001eb8:	f002 fb70 	bl	800459c <HAL_TIM_ConfigClockSource>
 8001ebc:	2800      	cmp	r0, #0
 8001ebe:	d16d      	bne.n	8001f9c <MX_TIM1_Init+0x118>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ec0:	484f      	ldr	r0, [pc, #316]	; (8002000 <MX_TIM1_Init+0x17c>)
 8001ec2:	f002 faa1 	bl	8004408 <HAL_TIM_PWM_Init>
 8001ec6:	2800      	cmp	r0, #0
 8001ec8:	d163      	bne.n	8001f92 <MX_TIM1_Init+0x10e>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eca:	2300      	movs	r3, #0
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ecc:	4669      	mov	r1, sp
 8001ece:	484c      	ldr	r0, [pc, #304]	; (8002000 <MX_TIM1_Init+0x17c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ed0:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ed2:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ed4:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ed6:	f002 fdc7 	bl	8004a68 <HAL_TIMEx_MasterConfigSynchronization>
 8001eda:	2800      	cmp	r0, #0
 8001edc:	d154      	bne.n	8001f88 <MX_TIM1_Init+0x104>
    _Error_Handler(__FILE__, __LINE__);
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = 580;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ede:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ee0:	2660      	movs	r6, #96	; 0x60
  sConfigOC.Pulse = 580;
 8001ee2:	f44f 7511 	mov.w	r5, #580	; 0x244
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ee6:	a90c      	add	r1, sp, #48	; 0x30
 8001ee8:	461a      	mov	r2, r3
 8001eea:	4845      	ldr	r0, [pc, #276]	; (8002000 <MX_TIM1_Init+0x17c>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001eec:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001eee:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ef0:	9310      	str	r3, [sp, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ef2:	9311      	str	r3, [sp, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ef4:	9312      	str	r3, [sp, #72]	; 0x48
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ef6:	960c      	str	r6, [sp, #48]	; 0x30
  sConfigOC.Pulse = 580;
 8001ef8:	950d      	str	r5, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001efa:	f002 fe31 	bl	8004b60 <HAL_TIM_PWM_ConfigChannel>
 8001efe:	2800      	cmp	r0, #0
 8001f00:	d13d      	bne.n	8001f7e <MX_TIM1_Init+0xfa>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sConfigOC.Pulse = 0;
 8001f02:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f04:	2204      	movs	r2, #4
 8001f06:	a90c      	add	r1, sp, #48	; 0x30
 8001f08:	483d      	ldr	r0, [pc, #244]	; (8002000 <MX_TIM1_Init+0x17c>)
  sConfigOC.Pulse = 0;
 8001f0a:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f0c:	f002 fe28 	bl	8004b60 <HAL_TIM_PWM_ConfigChannel>
 8001f10:	2800      	cmp	r0, #0
 8001f12:	d12f      	bne.n	8001f74 <MX_TIM1_Init+0xf0>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f14:	a90c      	add	r1, sp, #48	; 0x30
 8001f16:	2208      	movs	r2, #8
 8001f18:	4839      	ldr	r0, [pc, #228]	; (8002000 <MX_TIM1_Init+0x17c>)
 8001f1a:	f002 fe21 	bl	8004b60 <HAL_TIM_PWM_ConfigChannel>
 8001f1e:	bb20      	cbnz	r0, 8001f6a <MX_TIM1_Init+0xe6>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f20:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  sBreakDeadTimeConfig.DeadTime = 66;
 8001f22:	2742      	movs	r7, #66	; 0x42
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f24:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  sBreakDeadTimeConfig.BreakFilter = 0;
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001f28:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
  sBreakDeadTimeConfig.Break2Filter = 0;
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8001f2c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f30:	a913      	add	r1, sp, #76	; 0x4c
 8001f32:	4833      	ldr	r0, [pc, #204]	; (8002000 <MX_TIM1_Init+0x17c>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f34:	9313      	str	r3, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f36:	9314      	str	r3, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f38:	9315      	str	r3, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f3a:	9317      	str	r3, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001f3c:	9319      	str	r3, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001f3e:	931a      	str	r3, [sp, #104]	; 0x68
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001f40:	931c      	str	r3, [sp, #112]	; 0x70
  sBreakDeadTimeConfig.DeadTime = 66;
 8001f42:	9716      	str	r7, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f44:	9618      	str	r6, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001f46:	951b      	str	r5, [sp, #108]	; 0x6c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8001f48:	921d      	str	r2, [sp, #116]	; 0x74
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f4a:	f002 fdb9 	bl	8004ac0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001f4e:	b118      	cbz	r0, 8001f58 <MX_TIM1_Init+0xd4>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001f50:	2187      	movs	r1, #135	; 0x87
 8001f52:	482d      	ldr	r0, [pc, #180]	; (8002008 <MX_TIM1_Init+0x184>)
 8001f54:	f7ff fe9c 	bl	8001c90 <_Error_Handler>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 8001f58:	6823      	ldr	r3, [r4, #0]
 8001f5a:	4a2a      	ldr	r2, [pc, #168]	; (8002004 <MX_TIM1_Init+0x180>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d036      	beq.n	8001fce <MX_TIM1_Init+0x14a>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM2)
 8001f60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f64:	d024      	beq.n	8001fb0 <MX_TIM1_Init+0x12c>
}
 8001f66:	b01f      	add	sp, #124	; 0x7c
 8001f68:	bdf0      	pop	{r4, r5, r6, r7, pc}
    _Error_Handler(__FILE__, __LINE__);
 8001f6a:	2177      	movs	r1, #119	; 0x77
 8001f6c:	4826      	ldr	r0, [pc, #152]	; (8002008 <MX_TIM1_Init+0x184>)
 8001f6e:	f7ff fe8f 	bl	8001c90 <_Error_Handler>
 8001f72:	e7d5      	b.n	8001f20 <MX_TIM1_Init+0x9c>
    _Error_Handler(__FILE__, __LINE__);
 8001f74:	2172      	movs	r1, #114	; 0x72
 8001f76:	4824      	ldr	r0, [pc, #144]	; (8002008 <MX_TIM1_Init+0x184>)
 8001f78:	f7ff fe8a 	bl	8001c90 <_Error_Handler>
 8001f7c:	e7ca      	b.n	8001f14 <MX_TIM1_Init+0x90>
    _Error_Handler(__FILE__, __LINE__);
 8001f7e:	216c      	movs	r1, #108	; 0x6c
 8001f80:	4821      	ldr	r0, [pc, #132]	; (8002008 <MX_TIM1_Init+0x184>)
 8001f82:	f7ff fe85 	bl	8001c90 <_Error_Handler>
 8001f86:	e7bc      	b.n	8001f02 <MX_TIM1_Init+0x7e>
    _Error_Handler(__FILE__, __LINE__);
 8001f88:	2160      	movs	r1, #96	; 0x60
 8001f8a:	481f      	ldr	r0, [pc, #124]	; (8002008 <MX_TIM1_Init+0x184>)
 8001f8c:	f7ff fe80 	bl	8001c90 <_Error_Handler>
 8001f90:	e7a5      	b.n	8001ede <MX_TIM1_Init+0x5a>
    _Error_Handler(__FILE__, __LINE__);
 8001f92:	2158      	movs	r1, #88	; 0x58
 8001f94:	481c      	ldr	r0, [pc, #112]	; (8002008 <MX_TIM1_Init+0x184>)
 8001f96:	f7ff fe7b 	bl	8001c90 <_Error_Handler>
 8001f9a:	e796      	b.n	8001eca <MX_TIM1_Init+0x46>
    _Error_Handler(__FILE__, __LINE__);
 8001f9c:	2153      	movs	r1, #83	; 0x53
 8001f9e:	481a      	ldr	r0, [pc, #104]	; (8002008 <MX_TIM1_Init+0x184>)
 8001fa0:	f7ff fe76 	bl	8001c90 <_Error_Handler>
 8001fa4:	e78c      	b.n	8001ec0 <MX_TIM1_Init+0x3c>
    _Error_Handler(__FILE__, __LINE__);
 8001fa6:	214d      	movs	r1, #77	; 0x4d
 8001fa8:	4817      	ldr	r0, [pc, #92]	; (8002008 <MX_TIM1_Init+0x184>)
 8001faa:	f7ff fe71 	bl	8001c90 <_Error_Handler>
 8001fae:	e77d      	b.n	8001eac <MX_TIM1_Init+0x28>
    PA15     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001fb0:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001fb2:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb6:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb8:	2200      	movs	r2, #0
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fba:	a907      	add	r1, sp, #28
 8001fbc:	4813      	ldr	r0, [pc, #76]	; (800200c <MX_TIM1_Init+0x188>)
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001fbe:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc0:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc2:	9209      	str	r2, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001fc4:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001fc6:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc8:	f000 ff24 	bl	8002e14 <HAL_GPIO_Init>
}
 8001fcc:	e7cb      	b.n	8001f66 <MX_TIM1_Init+0xe2>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fce:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001fd0:	2380      	movs	r3, #128	; 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd2:	2602      	movs	r6, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001fd4:	2501      	movs	r5, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd6:	a907      	add	r1, sp, #28
 8001fd8:	480c      	ldr	r0, [pc, #48]	; (800200c <MX_TIM1_Init+0x188>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001fda:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fdc:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fde:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe0:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001fe2:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe4:	f000 ff16 	bl	8002e14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12 
 8001fe8:	f44f 5378 	mov.w	r3, #15872	; 0x3e00
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fec:	a907      	add	r1, sp, #28
 8001fee:	4808      	ldr	r0, [pc, #32]	; (8002010 <MX_TIM1_Init+0x18c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff0:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff2:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff4:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ff6:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12 
 8001ff8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ffa:	f000 ff0b 	bl	8002e14 <HAL_GPIO_Init>
 8001ffe:	e7b2      	b.n	8001f66 <MX_TIM1_Init+0xe2>
 8002000:	200040d4 	.word	0x200040d4
 8002004:	40010000 	.word	0x40010000
 8002008:	08007e88 	.word	0x08007e88
 800200c:	40020000 	.word	0x40020000
 8002010:	40021000 	.word	0x40021000

08002014 <MX_TIM2_Init>:
{
 8002014:	b570      	push	{r4, r5, r6, lr}
  htim2.Instance = TIM2;
 8002016:	4c3f      	ldr	r4, [pc, #252]	; (8002114 <MX_TIM2_Init+0x100>)
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002018:	2300      	movs	r3, #0
  htim2.Instance = TIM2;
 800201a:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 107;
 800201e:	256b      	movs	r5, #107	; 0x6b
  htim2.Init.Period = 50000;
 8002020:	f24c 3150 	movw	r1, #50000	; 0xc350
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002024:	2280      	movs	r2, #128	; 0x80
{
 8002026:	b094      	sub	sp, #80	; 0x50
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002028:	4620      	mov	r0, r4
  htim2.Instance = TIM2;
 800202a:	6026      	str	r6, [r4, #0]
  htim2.Init.Prescaler = 107;
 800202c:	6065      	str	r5, [r4, #4]
  htim2.Init.Period = 50000;
 800202e:	60e1      	str	r1, [r4, #12]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002030:	61a2      	str	r2, [r4, #24]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002032:	60a3      	str	r3, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002034:	6123      	str	r3, [r4, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002036:	f002 f933 	bl	80042a0 <HAL_TIM_Base_Init>
 800203a:	2800      	cmp	r0, #0
 800203c:	d13d      	bne.n	80020ba <MX_TIM2_Init+0xa6>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800203e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002042:	a914      	add	r1, sp, #80	; 0x50
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002044:	4833      	ldr	r0, [pc, #204]	; (8002114 <MX_TIM2_Init+0x100>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002046:	f841 3d40 	str.w	r3, [r1, #-64]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800204a:	f002 faa7 	bl	800459c <HAL_TIM_ConfigClockSource>
 800204e:	2800      	cmp	r0, #0
 8002050:	d12e      	bne.n	80020b0 <MX_TIM2_Init+0x9c>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002052:	4830      	ldr	r0, [pc, #192]	; (8002114 <MX_TIM2_Init+0x100>)
 8002054:	f002 f9d8 	bl	8004408 <HAL_TIM_PWM_Init>
 8002058:	bb28      	cbnz	r0, 80020a6 <MX_TIM2_Init+0x92>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800205a:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800205c:	a901      	add	r1, sp, #4
 800205e:	482d      	ldr	r0, [pc, #180]	; (8002114 <MX_TIM2_Init+0x100>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002060:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002062:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002064:	f002 fd00 	bl	8004a68 <HAL_TIMEx_MasterConfigSynchronization>
 8002068:	b9c0      	cbnz	r0, 800209c <MX_TIM2_Init+0x88>
  sConfigOC.Pulse = 0;
 800206a:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800206c:	2560      	movs	r5, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800206e:	a90d      	add	r1, sp, #52	; 0x34
 8002070:	4828      	ldr	r0, [pc, #160]	; (8002114 <MX_TIM2_Init+0x100>)
 8002072:	461a      	mov	r2, r3
  sConfigOC.Pulse = 0;
 8002074:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002076:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002078:	9311      	str	r3, [sp, #68]	; 0x44
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800207a:	950d      	str	r5, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800207c:	f002 fd70 	bl	8004b60 <HAL_TIM_PWM_ConfigChannel>
 8002080:	b118      	cbz	r0, 800208a <MX_TIM2_Init+0x76>
    _Error_Handler(__FILE__, __LINE__);
 8002082:	21b7      	movs	r1, #183	; 0xb7
 8002084:	4824      	ldr	r0, [pc, #144]	; (8002118 <MX_TIM2_Init+0x104>)
 8002086:	f7ff fe03 	bl	8001c90 <_Error_Handler>
  if(timHandle->Instance==TIM1)
 800208a:	6823      	ldr	r3, [r4, #0]
 800208c:	4a23      	ldr	r2, [pc, #140]	; (800211c <MX_TIM2_Init+0x108>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d027      	beq.n	80020e2 <MX_TIM2_Init+0xce>
  else if(timHandle->Instance==TIM2)
 8002092:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002096:	d015      	beq.n	80020c4 <MX_TIM2_Init+0xb0>
}
 8002098:	b014      	add	sp, #80	; 0x50
 800209a:	bd70      	pop	{r4, r5, r6, pc}
    _Error_Handler(__FILE__, __LINE__);
 800209c:	21ae      	movs	r1, #174	; 0xae
 800209e:	481e      	ldr	r0, [pc, #120]	; (8002118 <MX_TIM2_Init+0x104>)
 80020a0:	f7ff fdf6 	bl	8001c90 <_Error_Handler>
 80020a4:	e7e1      	b.n	800206a <MX_TIM2_Init+0x56>
    _Error_Handler(__FILE__, __LINE__);
 80020a6:	21a7      	movs	r1, #167	; 0xa7
 80020a8:	481b      	ldr	r0, [pc, #108]	; (8002118 <MX_TIM2_Init+0x104>)
 80020aa:	f7ff fdf1 	bl	8001c90 <_Error_Handler>
 80020ae:	e7d4      	b.n	800205a <MX_TIM2_Init+0x46>
    _Error_Handler(__FILE__, __LINE__);
 80020b0:	21a2      	movs	r1, #162	; 0xa2
 80020b2:	4819      	ldr	r0, [pc, #100]	; (8002118 <MX_TIM2_Init+0x104>)
 80020b4:	f7ff fdec 	bl	8001c90 <_Error_Handler>
 80020b8:	e7cb      	b.n	8002052 <MX_TIM2_Init+0x3e>
    _Error_Handler(__FILE__, __LINE__);
 80020ba:	219c      	movs	r1, #156	; 0x9c
 80020bc:	4816      	ldr	r0, [pc, #88]	; (8002118 <MX_TIM2_Init+0x104>)
 80020be:	f7ff fde7 	bl	8001c90 <_Error_Handler>
 80020c2:	e7bc      	b.n	800203e <MX_TIM2_Init+0x2a>
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80020c4:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80020c6:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ca:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020cc:	2200      	movs	r2, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ce:	a908      	add	r1, sp, #32
 80020d0:	4813      	ldr	r0, [pc, #76]	; (8002120 <MX_TIM2_Init+0x10c>)
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80020d2:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d4:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d6:	920a      	str	r2, [sp, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80020d8:	930b      	str	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020da:	930c      	str	r3, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020dc:	f000 fe9a 	bl	8002e14 <HAL_GPIO_Init>
}
 80020e0:	e7da      	b.n	8002098 <MX_TIM2_Init+0x84>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e2:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80020e4:	2380      	movs	r3, #128	; 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e6:	2602      	movs	r6, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80020e8:	2501      	movs	r5, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ea:	a908      	add	r1, sp, #32
 80020ec:	480c      	ldr	r0, [pc, #48]	; (8002120 <MX_TIM2_Init+0x10c>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80020ee:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f0:	9609      	str	r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f4:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80020f6:	950c      	str	r5, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020f8:	f000 fe8c 	bl	8002e14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12 
 80020fc:	f44f 5378 	mov.w	r3, #15872	; 0x3e00
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002100:	a908      	add	r1, sp, #32
 8002102:	4808      	ldr	r0, [pc, #32]	; (8002124 <MX_TIM2_Init+0x110>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002104:	9609      	str	r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002106:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002108:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800210a:	950c      	str	r5, [sp, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12 
 800210c:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800210e:	f000 fe81 	bl	8002e14 <HAL_GPIO_Init>
 8002112:	e7c1      	b.n	8002098 <MX_TIM2_Init+0x84>
 8002114:	20004114 	.word	0x20004114
 8002118:	08007e88 	.word	0x08007e88
 800211c:	40010000 	.word	0x40010000
 8002120:	40020000 	.word	0x40020000
 8002124:	40021000 	.word	0x40021000

08002128 <HAL_TIM_Base_MspInit>:
  if(tim_baseHandle->Instance==TIM1)
 8002128:	6803      	ldr	r3, [r0, #0]
{
 800212a:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM1)
 800212c:	4a10      	ldr	r2, [pc, #64]	; (8002170 <HAL_TIM_Base_MspInit+0x48>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d011      	beq.n	8002156 <HAL_TIM_Base_MspInit+0x2e>
  else if(tim_baseHandle->Instance==TIM2)
 8002132:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002136:	d001      	beq.n	800213c <HAL_TIM_Base_MspInit+0x14>
}
 8002138:	b002      	add	sp, #8
 800213a:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 800213c:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8002140:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002142:	f042 0201 	orr.w	r2, r2, #1
 8002146:	641a      	str	r2, [r3, #64]	; 0x40
 8002148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214a:	f003 0301 	and.w	r3, r3, #1
 800214e:	9301      	str	r3, [sp, #4]
 8002150:	9b01      	ldr	r3, [sp, #4]
}
 8002152:	b002      	add	sp, #8
 8002154:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002156:	4b07      	ldr	r3, [pc, #28]	; (8002174 <HAL_TIM_Base_MspInit+0x4c>)
 8002158:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800215a:	f042 0201 	orr.w	r2, r2, #1
 800215e:	645a      	str	r2, [r3, #68]	; 0x44
 8002160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	9300      	str	r3, [sp, #0]
 8002168:	9b00      	ldr	r3, [sp, #0]
}
 800216a:	b002      	add	sp, #8
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	40010000 	.word	0x40010000
 8002174:	40023800 	.word	0x40023800

08002178 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_uart4_rx;
DMA_HandleTypeDef hdma_usart1_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  huart4.Instance = UART4;
 800217a:	4810      	ldr	r0, [pc, #64]	; (80021bc <MX_UART4_Init+0x44>)
  huart4.Init.BaudRate = 8000000;
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800217c:	2200      	movs	r2, #0
  huart4.Instance = UART4;
 800217e:	4b10      	ldr	r3, [pc, #64]	; (80021c0 <MX_UART4_Init+0x48>)
  huart4.Init.StopBits = UART_STOPBITS_1;
  huart4.Init.Parity = UART_PARITY_NONE;
  huart4.Init.Mode = UART_MODE_RX;
 8002180:	2604      	movs	r6, #4
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_MSBFIRST_INIT;
 8002182:	2590      	movs	r5, #144	; 0x90
  huart4.Init.BaudRate = 8000000;
 8002184:	4f0f      	ldr	r7, [pc, #60]	; (80021c4 <MX_UART4_Init+0x4c>)
  huart4.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8002186:	f44f 5480 	mov.w	r4, #4096	; 0x1000
  huart4.AdvancedInit.MSBFirst = UART_ADVFEATURE_MSBFIRST_ENABLE;
 800218a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  huart4.Instance = UART4;
 800218e:	6018      	str	r0, [r3, #0]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002190:	4618      	mov	r0, r3
  huart4.Init.BaudRate = 8000000;
 8002192:	605f      	str	r7, [r3, #4]
  huart4.Init.Mode = UART_MODE_RX;
 8002194:	615e      	str	r6, [r3, #20]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_MSBFIRST_INIT;
 8002196:	625d      	str	r5, [r3, #36]	; 0x24
  huart4.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8002198:	639c      	str	r4, [r3, #56]	; 0x38
  huart4.AdvancedInit.MSBFirst = UART_ADVFEATURE_MSBFIRST_ENABLE;
 800219a:	6499      	str	r1, [r3, #72]	; 0x48
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800219c:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800219e:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80021a0:	611a      	str	r2, [r3, #16]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021a2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80021a4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021a6:	621a      	str	r2, [r3, #32]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80021a8:	f002 ff6a 	bl	8005080 <HAL_UART_Init>
 80021ac:	b900      	cbnz	r0, 80021b0 <MX_UART4_Init+0x38>
 80021ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 80021b0:	2155      	movs	r1, #85	; 0x55
 80021b2:	4805      	ldr	r0, [pc, #20]	; (80021c8 <MX_UART4_Init+0x50>)
  }

}
 80021b4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    _Error_Handler(__FILE__, __LINE__);
 80021b8:	f7ff bd6a 	b.w	8001c90 <_Error_Handler>
 80021bc:	40004c00 	.word	0x40004c00
 80021c0:	20004364 	.word	0x20004364
 80021c4:	007a1200 	.word	0x007a1200
 80021c8:	08007e9c 	.word	0x08007e9c

080021cc <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{

  huart8.Instance = UART8;
 80021cc:	4b0e      	ldr	r3, [pc, #56]	; (8002208 <MX_UART8_Init+0x3c>)
  huart8.Init.BaudRate = 26666666;
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80021ce:	2200      	movs	r2, #0
  huart8.Init.StopBits = UART_STOPBITS_1;
  huart8.Init.Parity = UART_PARITY_NONE;
  huart8.Init.Mode = UART_MODE_TX_RX;
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart8.Init.OverSampling = UART_OVERSAMPLING_8;
 80021d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart8) != HAL_OK)
 80021d4:	4618      	mov	r0, r3
{
 80021d6:	b570      	push	{r4, r5, r6, lr}
  huart8.Init.Mode = UART_MODE_TX_RX;
 80021d8:	240c      	movs	r4, #12
  huart8.Instance = UART8;
 80021da:	4e0c      	ldr	r6, [pc, #48]	; (800220c <MX_UART8_Init+0x40>)
  huart8.Init.BaudRate = 26666666;
 80021dc:	4d0c      	ldr	r5, [pc, #48]	; (8002210 <MX_UART8_Init+0x44>)
  huart8.Instance = UART8;
 80021de:	601e      	str	r6, [r3, #0]
  huart8.Init.BaudRate = 26666666;
 80021e0:	605d      	str	r5, [r3, #4]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80021e2:	615c      	str	r4, [r3, #20]
  huart8.Init.OverSampling = UART_OVERSAMPLING_8;
 80021e4:	61d9      	str	r1, [r3, #28]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80021e6:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80021e8:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80021ea:	611a      	str	r2, [r3, #16]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021ec:	619a      	str	r2, [r3, #24]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021ee:	621a      	str	r2, [r3, #32]
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart8) != HAL_OK)
 80021f2:	f002 ff45 	bl	8005080 <HAL_UART_Init>
 80021f6:	b900      	cbnz	r0, 80021fa <MX_UART8_Init+0x2e>
 80021f8:	bd70      	pop	{r4, r5, r6, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 80021fa:	2169      	movs	r1, #105	; 0x69
 80021fc:	4805      	ldr	r0, [pc, #20]	; (8002214 <MX_UART8_Init+0x48>)
  }

}
 80021fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    _Error_Handler(__FILE__, __LINE__);
 8002202:	f7ff bd45 	b.w	8001c90 <_Error_Handler>
 8002206:	bf00      	nop
 8002208:	200042f4 	.word	0x200042f4
 800220c:	40007c00 	.word	0x40007c00
 8002210:	0196e6aa 	.word	0x0196e6aa
 8002214:	08007e9c 	.word	0x08007e9c

08002218 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  huart1.Instance = USART1;
 800221a:	4b0f      	ldr	r3, [pc, #60]	; (8002258 <MX_USART1_UART_Init+0x40>)
  huart1.Init.BaudRate = 921600;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800221c:	2200      	movs	r2, #0
  huart1.Init.BaudRate = 921600;
 800221e:	f44f 2661 	mov.w	r6, #921600	; 0xe1000
  huart1.Instance = USART1;
 8002222:	4f0e      	ldr	r7, [pc, #56]	; (800225c <MX_USART1_UART_Init+0x44>)
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002224:	250c      	movs	r5, #12
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8002226:	2410      	movs	r4, #16
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8002228:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800222c:	4618      	mov	r0, r3
  huart1.Instance = USART1;
 800222e:	601f      	str	r7, [r3, #0]
  huart1.Init.BaudRate = 921600;
 8002230:	605e      	str	r6, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002232:	615d      	str	r5, [r3, #20]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8002234:	625c      	str	r4, [r3, #36]	; 0x24
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8002236:	6399      	str	r1, [r3, #56]	; 0x38
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002238:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800223a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800223c:	611a      	str	r2, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800223e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002240:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002242:	621a      	str	r2, [r3, #32]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002244:	f002 ff1c 	bl	8005080 <HAL_UART_Init>
 8002248:	b900      	cbnz	r0, 800224c <MX_USART1_UART_Init+0x34>
 800224a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 800224c:	217f      	movs	r1, #127	; 0x7f
 800224e:	4804      	ldr	r0, [pc, #16]	; (8002260 <MX_USART1_UART_Init+0x48>)
  }

}
 8002250:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    _Error_Handler(__FILE__, __LINE__);
 8002254:	f7ff bd1c 	b.w	8001c90 <_Error_Handler>
 8002258:	20004284 	.word	0x20004284
 800225c:	40011000 	.word	0x40011000
 8002260:	08007e9c 	.word	0x08007e9c

08002264 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{

  huart3.Instance = USART3;
 8002264:	4b0e      	ldr	r3, [pc, #56]	; (80022a0 <MX_USART3_UART_Init+0x3c>)
  huart3.Init.BaudRate = 26666666;
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002266:	2200      	movs	r2, #0
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart3.Init.OverSampling = UART_OVERSAMPLING_8;
 8002268:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800226c:	4618      	mov	r0, r3
{
 800226e:	b570      	push	{r4, r5, r6, lr}
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002270:	240c      	movs	r4, #12
  huart3.Instance = USART3;
 8002272:	4e0c      	ldr	r6, [pc, #48]	; (80022a4 <MX_USART3_UART_Init+0x40>)
  huart3.Init.BaudRate = 26666666;
 8002274:	4d0c      	ldr	r5, [pc, #48]	; (80022a8 <MX_USART3_UART_Init+0x44>)
  huart3.Instance = USART3;
 8002276:	601e      	str	r6, [r3, #0]
  huart3.Init.BaudRate = 26666666;
 8002278:	605d      	str	r5, [r3, #4]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800227a:	615c      	str	r4, [r3, #20]
  huart3.Init.OverSampling = UART_OVERSAMPLING_8;
 800227c:	61d9      	str	r1, [r3, #28]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800227e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002280:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002282:	611a      	str	r2, [r3, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002284:	619a      	str	r2, [r3, #24]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002286:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002288:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800228a:	f002 fef9 	bl	8005080 <HAL_UART_Init>
 800228e:	b900      	cbnz	r0, 8002292 <MX_USART3_UART_Init+0x2e>
 8002290:	bd70      	pop	{r4, r5, r6, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8002292:	2194      	movs	r1, #148	; 0x94
 8002294:	4805      	ldr	r0, [pc, #20]	; (80022ac <MX_USART3_UART_Init+0x48>)
  }

}
 8002296:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    _Error_Handler(__FILE__, __LINE__);
 800229a:	f7ff bcf9 	b.w	8001c90 <_Error_Handler>
 800229e:	bf00      	nop
 80022a0:	200041b4 	.word	0x200041b4
 80022a4:	40004800 	.word	0x40004800
 80022a8:	0196e6aa 	.word	0x0196e6aa
 80022ac:	08007e9c 	.word	0x08007e9c

080022b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==UART4)
 80022b0:	4a5c      	ldr	r2, [pc, #368]	; (8002424 <HAL_UART_MspInit+0x174>)
 80022b2:	6803      	ldr	r3, [r0, #0]
 80022b4:	4293      	cmp	r3, r2
{
 80022b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022b8:	4604      	mov	r4, r0
 80022ba:	b08b      	sub	sp, #44	; 0x2c
  if(uartHandle->Instance==UART4)
 80022bc:	d026      	beq.n	800230c <HAL_UART_MspInit+0x5c>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
  else if(uartHandle->Instance==UART8)
 80022be:	4a5a      	ldr	r2, [pc, #360]	; (8002428 <HAL_UART_MspInit+0x178>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	f000 8097 	beq.w	80023f4 <HAL_UART_MspInit+0x144>

  /* USER CODE BEGIN UART8_MspInit 1 */

  /* USER CODE END UART8_MspInit 1 */
  }
  else if(uartHandle->Instance==USART1)
 80022c6:	4a59      	ldr	r2, [pc, #356]	; (800242c <HAL_UART_MspInit+0x17c>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d056      	beq.n	800237a <HAL_UART_MspInit+0xca>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 80022cc:	4a58      	ldr	r2, [pc, #352]	; (8002430 <HAL_UART_MspInit+0x180>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d001      	beq.n	80022d6 <HAL_UART_MspInit+0x26>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80022d2:	b00b      	add	sp, #44	; 0x2c
 80022d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_USART3_CLK_ENABLE();
 80022d6:	4b57      	ldr	r3, [pc, #348]	; (8002434 <HAL_UART_MspInit+0x184>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80022d8:	f44f 7e40 	mov.w	lr, #768	; 0x300
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022dc:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022de:	2601      	movs	r6, #1
    __HAL_RCC_USART3_CLK_ENABLE();
 80022e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022e2:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80022e4:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022e6:	a905      	add	r1, sp, #20
    __HAL_RCC_USART3_CLK_ENABLE();
 80022e8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022ec:	4852      	ldr	r0, [pc, #328]	; (8002438 <HAL_UART_MspInit+0x188>)
    __HAL_RCC_USART3_CLK_ENABLE();
 80022ee:	641a      	str	r2, [r3, #64]	; 0x40
 80022f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80022f2:	f8cd e014 	str.w	lr, [sp, #20]
    __HAL_RCC_USART3_CLK_ENABLE();
 80022f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fa:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022fc:	9607      	str	r6, [sp, #28]
    __HAL_RCC_USART3_CLK_ENABLE();
 80022fe:	9304      	str	r3, [sp, #16]
 8002300:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002302:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002304:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002306:	f000 fd85 	bl	8002e14 <HAL_GPIO_Init>
}
 800230a:	e7e2      	b.n	80022d2 <HAL_UART_MspInit+0x22>
    __HAL_RCC_UART4_CLK_ENABLE();
 800230c:	4b49      	ldr	r3, [pc, #292]	; (8002434 <HAL_UART_MspInit+0x184>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800230e:	2503      	movs	r5, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002310:	f04f 0e02 	mov.w	lr, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002314:	2701      	movs	r7, #1
    __HAL_RCC_UART4_CLK_ENABLE();
 8002316:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002318:	2608      	movs	r6, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800231a:	a905      	add	r1, sp, #20
 800231c:	4847      	ldr	r0, [pc, #284]	; (800243c <HAL_UART_MspInit+0x18c>)
    __HAL_RCC_UART4_CLK_ENABLE();
 800231e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002322:	641a      	str	r2, [r3, #64]	; 0x40
 8002324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002326:	9505      	str	r5, [sp, #20]
    __HAL_RCC_UART4_CLK_ENABLE();
 8002328:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800232c:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800232e:	9707      	str	r7, [sp, #28]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8002330:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
    __HAL_RCC_UART4_CLK_ENABLE();
 8002334:	9301      	str	r3, [sp, #4]
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8002336:	4d42      	ldr	r5, [pc, #264]	; (8002440 <HAL_UART_MspInit+0x190>)
    __HAL_RCC_UART4_CLK_ENABLE();
 8002338:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800233a:	9609      	str	r6, [sp, #36]	; 0x24
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800233c:	f44f 6680 	mov.w	r6, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002340:	f8cd e018 	str.w	lr, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002344:	f000 fd66 	bl	8002e14 <HAL_GPIO_Init>
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8002348:	483e      	ldr	r0, [pc, #248]	; (8002444 <HAL_UART_MspInit+0x194>)
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800234a:	2300      	movs	r3, #0
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 800234c:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002350:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8002354:	6028      	str	r0, [r5, #0]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8002356:	4628      	mov	r0, r5
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8002358:	606f      	str	r7, [r5, #4]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800235a:	612e      	str	r6, [r5, #16]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 800235c:	61e9      	str	r1, [r5, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800235e:	622a      	str	r2, [r5, #32]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002360:	60ab      	str	r3, [r5, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002362:	60eb      	str	r3, [r5, #12]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002364:	616b      	str	r3, [r5, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002366:	61ab      	str	r3, [r5, #24]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002368:	626b      	str	r3, [r5, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800236a:	f000 fb9d 	bl	8002aa8 <HAL_DMA_Init>
 800236e:	2800      	cmp	r0, #0
 8002370:	d13b      	bne.n	80023ea <HAL_UART_MspInit+0x13a>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002372:	6665      	str	r5, [r4, #100]	; 0x64
 8002374:	63ac      	str	r4, [r5, #56]	; 0x38
}
 8002376:	b00b      	add	sp, #44	; 0x2c
 8002378:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 800237a:	4b2e      	ldr	r3, [pc, #184]	; (8002434 <HAL_UART_MspInit+0x184>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800237c:	f44f 60c0 	mov.w	r0, #1536	; 0x600
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002380:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002382:	f04f 0e01 	mov.w	lr, #1
    __HAL_RCC_USART1_CLK_ENABLE();
 8002386:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002388:	2703      	movs	r7, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800238a:	2607      	movs	r6, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800238c:	a905      	add	r1, sp, #20
    __HAL_RCC_USART1_CLK_ENABLE();
 800238e:	f042 0210 	orr.w	r2, r2, #16
 8002392:	645a      	str	r2, [r3, #68]	; 0x44
 8002394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002396:	9005      	str	r0, [sp, #20]
    __HAL_RCC_USART1_CLK_ENABLE();
 8002398:	f003 0310 	and.w	r3, r3, #16
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800239c:	4827      	ldr	r0, [pc, #156]	; (800243c <HAL_UART_MspInit+0x18c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800239e:	9506      	str	r5, [sp, #24]
    __HAL_RCC_USART1_CLK_ENABLE();
 80023a0:	9303      	str	r3, [sp, #12]
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80023a2:	4d29      	ldr	r5, [pc, #164]	; (8002448 <HAL_UART_MspInit+0x198>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80023a4:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023a6:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80023a8:	9609      	str	r6, [sp, #36]	; 0x24
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80023aa:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023ae:	f8cd e01c 	str.w	lr, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023b2:	f000 fd2f 	bl	8002e14 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80023b6:	4f25      	ldr	r7, [pc, #148]	; (800244c <HAL_UART_MspInit+0x19c>)
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023b8:	2300      	movs	r3, #0
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80023be:	f44f 7280 	mov.w	r2, #256	; 0x100
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80023c2:	4628      	mov	r0, r5
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80023c4:	602f      	str	r7, [r5, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80023c6:	606e      	str	r6, [r5, #4]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023c8:	6129      	str	r1, [r5, #16]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80023ca:	61ea      	str	r2, [r5, #28]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023cc:	60ab      	str	r3, [r5, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023ce:	60eb      	str	r3, [r5, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023d0:	616b      	str	r3, [r5, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023d2:	61ab      	str	r3, [r5, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80023d4:	622b      	str	r3, [r5, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80023d6:	626b      	str	r3, [r5, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80023d8:	f000 fb66 	bl	8002aa8 <HAL_DMA_Init>
 80023dc:	2800      	cmp	r0, #0
 80023de:	d0c8      	beq.n	8002372 <HAL_UART_MspInit+0xc2>
      _Error_Handler(__FILE__, __LINE__);
 80023e0:	21ff      	movs	r1, #255	; 0xff
 80023e2:	481b      	ldr	r0, [pc, #108]	; (8002450 <HAL_UART_MspInit+0x1a0>)
 80023e4:	f7ff fc54 	bl	8001c90 <_Error_Handler>
 80023e8:	e7c3      	b.n	8002372 <HAL_UART_MspInit+0xc2>
      _Error_Handler(__FILE__, __LINE__);
 80023ea:	21be      	movs	r1, #190	; 0xbe
 80023ec:	4818      	ldr	r0, [pc, #96]	; (8002450 <HAL_UART_MspInit+0x1a0>)
 80023ee:	f7ff fc4f 	bl	8001c90 <_Error_Handler>
 80023f2:	e7be      	b.n	8002372 <HAL_UART_MspInit+0xc2>
    __HAL_RCC_UART8_CLK_ENABLE();
 80023f4:	4b0f      	ldr	r3, [pc, #60]	; (8002434 <HAL_UART_MspInit+0x184>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80023f6:	2403      	movs	r4, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f8:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023fa:	2601      	movs	r6, #1
    __HAL_RCC_UART8_CLK_ENABLE();
 80023fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 80023fe:	2508      	movs	r5, #8
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002400:	a905      	add	r1, sp, #20
 8002402:	4814      	ldr	r0, [pc, #80]	; (8002454 <HAL_UART_MspInit+0x1a4>)
    __HAL_RCC_UART8_CLK_ENABLE();
 8002404:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002408:	641a      	str	r2, [r3, #64]	; 0x40
 800240a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800240c:	9405      	str	r4, [sp, #20]
    __HAL_RCC_UART8_CLK_ENABLE();
 800240e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002412:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002414:	9706      	str	r7, [sp, #24]
    __HAL_RCC_UART8_CLK_ENABLE();
 8002416:	9302      	str	r3, [sp, #8]
 8002418:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800241a:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 800241c:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800241e:	f000 fcf9 	bl	8002e14 <HAL_GPIO_Init>
 8002422:	e756      	b.n	80022d2 <HAL_UART_MspInit+0x22>
 8002424:	40004c00 	.word	0x40004c00
 8002428:	40007c00 	.word	0x40007c00
 800242c:	40011000 	.word	0x40011000
 8002430:	40004800 	.word	0x40004800
 8002434:	40023800 	.word	0x40023800
 8002438:	40020c00 	.word	0x40020c00
 800243c:	40020000 	.word	0x40020000
 8002440:	20004154 	.word	0x20004154
 8002444:	40026040 	.word	0x40026040
 8002448:	20004224 	.word	0x20004224
 800244c:	40026440 	.word	0x40026440
 8002450:	08007e9c 	.word	0x08007e9c
 8002454:	40021000 	.word	0x40021000

08002458 <MX_USB_OTG_HS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_HS;

/* USB_OTG_HS init function */

void MX_USB_OTG_HS_PCD_Init(void)
{
 8002458:	b538      	push	{r3, r4, r5, lr}

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800245a:	4b0d      	ldr	r3, [pc, #52]	; (8002490 <MX_USB_OTG_HS_PCD_Init+0x38>)
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800245c:	2200      	movs	r2, #0
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 800245e:	2409      	movs	r4, #9
  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8002460:	4d0c      	ldr	r5, [pc, #48]	; (8002494 <MX_USB_OTG_HS_PCD_Init+0x3c>)
  hpcd_USB_OTG_HS.Init.ep0_mps = DEP0CTL_MPS_64;
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 8002462:	2101      	movs	r1, #1
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8002464:	4618      	mov	r0, r3
  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8002466:	601d      	str	r5, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8002468:	605c      	str	r4, [r3, #4]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 800246a:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800246c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.ep0_mps = DEP0CTL_MPS_64;
 800246e:	615a      	str	r2, [r3, #20]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8002470:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8002472:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8002474:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8002476:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8002478:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800247a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800247c:	f000 fea2 	bl	80031c4 <HAL_PCD_Init>
 8002480:	b900      	cbnz	r0, 8002484 <MX_USB_OTG_HS_PCD_Init+0x2c>
 8002482:	bd38      	pop	{r3, r4, r5, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8002484:	214f      	movs	r1, #79	; 0x4f
 8002486:	4804      	ldr	r0, [pc, #16]	; (8002498 <MX_USB_OTG_HS_PCD_Init+0x40>)
  }

}
 8002488:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    _Error_Handler(__FILE__, __LINE__);
 800248c:	f7ff bc00 	b.w	8001c90 <_Error_Handler>
 8002490:	200043d4 	.word	0x200043d4
 8002494:	40040000 	.word	0x40040000
 8002498:	08007eb4 	.word	0x08007eb4

0800249c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(pcdHandle->Instance==USB_OTG_HS)
 800249c:	6802      	ldr	r2, [r0, #0]
 800249e:	4b1f      	ldr	r3, [pc, #124]	; (800251c <HAL_PCD_MspInit+0x80>)
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d000      	beq.n	80024a6 <HAL_PCD_MspInit+0xa>
 80024a4:	4770      	bx	lr
{
 80024a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024a8:	b089      	sub	sp, #36	; 0x24
    PB12     ------> USB_OTG_HS_ULPI_D5
    PB13     ------> USB_OTG_HS_ULPI_D6
    PB5     ------> USB_OTG_HS_ULPI_D7 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024aa:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ac:	2600      	movs	r6, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ae:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80024b0:	240a      	movs	r4, #10
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80024b2:	230d      	movs	r3, #13
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024b4:	a903      	add	r1, sp, #12
 80024b6:	481a      	ldr	r0, [pc, #104]	; (8002520 <HAL_PCD_MspInit+0x84>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80024b8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ba:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024bc:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024be:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80024c0:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024c2:	f000 fca7 	bl	8002e14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80024c6:	2328      	movs	r3, #40	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c8:	a903      	add	r1, sp, #12
 80024ca:	4816      	ldr	r0, [pc, #88]	; (8002524 <HAL_PCD_MspInit+0x88>)
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80024cc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ce:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d0:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024d2:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80024d4:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024d6:	f000 fc9d 	bl	8002e14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11 
 80024da:	f643 4323 	movw	r3, #15395	; 0x3c23
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024de:	a903      	add	r1, sp, #12
 80024e0:	4811      	ldr	r0, [pc, #68]	; (8002528 <HAL_PCD_MspInit+0x8c>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11 
 80024e2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e4:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e6:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024e8:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80024ea:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ec:	f000 fc92 	bl	8002e14 <HAL_GPIO_Init>

    /* USB_OTG_HS clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80024f0:	4b0e      	ldr	r3, [pc, #56]	; (800252c <HAL_PCD_MspInit+0x90>)
 80024f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024f4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80024f8:	631a      	str	r2, [r3, #48]	; 0x30
 80024fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024fc:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8002500:	9201      	str	r2, [sp, #4]
 8002502:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 8002504:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002506:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800250a:	631a      	str	r2, [r3, #48]	; 0x30
 800250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002512:	9302      	str	r3, [sp, #8]
 8002514:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8002516:	b009      	add	sp, #36	; 0x24
 8002518:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800251a:	bf00      	nop
 800251c:	40040000 	.word	0x40040000
 8002520:	40020800 	.word	0x40020800
 8002524:	40020000 	.word	0x40020000
 8002528:	40020400 	.word	0x40020400
 800252c:	40023800 	.word	0x40023800

08002530 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002530:	4a0f      	ldr	r2, [pc, #60]	; (8002570 <SystemInit+0x40>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002532:	4b10      	ldr	r3, [pc, #64]	; (8002574 <SystemInit+0x44>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002534:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002538:	490f      	ldr	r1, [pc, #60]	; (8002578 <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800253a:	f440 0070 	orr.w	r0, r0, #15728640	; 0xf00000
{
 800253e:	b470      	push	{r4, r5, r6}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002540:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
  RCC->CFGR = 0x00000000;
 8002544:	2400      	movs	r4, #0
  RCC->CR |= (uint32_t)0x00000001;
 8002546:	6818      	ldr	r0, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002548:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
  RCC->PLLCFGR = 0x24003010;
 800254c:	4e0b      	ldr	r6, [pc, #44]	; (800257c <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001;
 800254e:	f040 0001 	orr.w	r0, r0, #1
 8002552:	6018      	str	r0, [r3, #0]
  RCC->CFGR = 0x00000000;
 8002554:	609c      	str	r4, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002556:	6818      	ldr	r0, [r3, #0]
 8002558:	4001      	ands	r1, r0
 800255a:	6019      	str	r1, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 800255c:	605e      	str	r6, [r3, #4]
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800255e:	6819      	ldr	r1, [r3, #0]
 8002560:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8002564:	6019      	str	r1, [r3, #0]
  RCC->CIR = 0x00000000;
 8002566:	60dc      	str	r4, [r3, #12]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002568:	6095      	str	r5, [r2, #8]
#endif
}
 800256a:	bc70      	pop	{r4, r5, r6}
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	e000ed00 	.word	0xe000ed00
 8002574:	40023800 	.word	0x40023800
 8002578:	fef6ffff 	.word	0xfef6ffff
 800257c:	24003010 	.word	0x24003010

08002580 <HAL_Init>:
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch and Instruction cache through ART accelerator */ 
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
 8002580:	4a07      	ldr	r2, [pc, #28]	; (80025a0 <HAL_Init+0x20>)
#endif /* ART_ACCLERATOR_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002582:	2003      	movs	r0, #3
{
 8002584:	b508      	push	{r3, lr}
   __HAL_FLASH_ART_ENABLE();
 8002586:	6813      	ldr	r3, [r2, #0]
 8002588:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800258c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800258e:	f000 f825 	bl	80025dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002592:	2000      	movs	r0, #0
 8002594:	f7ff fc0c 	bl	8001db0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002598:	f7ff fbda 	bl	8001d50 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 800259c:	2000      	movs	r0, #0
 800259e:	bd08      	pop	{r3, pc}
 80025a0:	40023c00 	.word	0x40023c00

080025a4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80025a4:	4a02      	ldr	r2, [pc, #8]	; (80025b0 <HAL_IncTick+0xc>)
 80025a6:	6813      	ldr	r3, [r2, #0]
 80025a8:	3301      	adds	r3, #1
 80025aa:	6013      	str	r3, [r2, #0]
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	200047d4 	.word	0x200047d4

080025b4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80025b4:	4b01      	ldr	r3, [pc, #4]	; (80025bc <HAL_GetTick+0x8>)
 80025b6:	6818      	ldr	r0, [r3, #0]
}
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	200047d4 	.word	0x200047d4

080025c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80025c0:	b510      	push	{r4, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 80025c6:	f7ff fff5 	bl	80025b4 <HAL_GetTick>
 80025ca:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 80025cc:	f7ff fff2 	bl	80025b4 <HAL_GetTick>
 80025d0:	9b01      	ldr	r3, [sp, #4]
 80025d2:	1b00      	subs	r0, r0, r4
 80025d4:	4298      	cmp	r0, r3
 80025d6:	d3f9      	bcc.n	80025cc <HAL_Delay+0xc>
  {
  }
}
 80025d8:	b002      	add	sp, #8
 80025da:	bd10      	pop	{r4, pc}

080025dc <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025dc:	4907      	ldr	r1, [pc, #28]	; (80025fc <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80025de:	0200      	lsls	r0, r0, #8
 80025e0:	4b07      	ldr	r3, [pc, #28]	; (8002600 <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025e2:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80025e4:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025e8:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ea:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 80025ee:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80025f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80025f4:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025f6:	4318      	orrs	r0, r3
  SCB->AIRCR =  reg_value;
 80025f8:	60c8      	str	r0, [r1, #12]
 80025fa:	4770      	bx	lr
 80025fc:	e000ed00 	.word	0xe000ed00
 8002600:	05fa0000 	.word	0x05fa0000

08002604 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002604:	4b19      	ldr	r3, [pc, #100]	; (800266c <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002606:	b470      	push	{r4, r5, r6}
 8002608:	68dc      	ldr	r4, [r3, #12]
 800260a:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800260e:	f1c4 0607 	rsb	r6, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002612:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002614:	2e04      	cmp	r6, #4
 8002616:	bf28      	it	cs
 8002618:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800261a:	2b06      	cmp	r3, #6
 800261c:	d919      	bls.n	8002652 <HAL_NVIC_SetPriority+0x4e>
 800261e:	3c03      	subs	r4, #3
 8002620:	2501      	movs	r5, #1
 8002622:	40a5      	lsls	r5, r4
 8002624:	3d01      	subs	r5, #1
 8002626:	402a      	ands	r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002628:	2301      	movs	r3, #1
  if ((int32_t)(IRQn) < 0)
 800262a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800262c:	fa03 f306 	lsl.w	r3, r3, r6
 8002630:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8002634:	ea01 0103 	and.w	r1, r1, r3
 8002638:	fa01 f104 	lsl.w	r1, r1, r4
 800263c:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) < 0)
 8002640:	db0a      	blt.n	8002658 <HAL_NVIC_SetPriority+0x54>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002642:	0109      	lsls	r1, r1, #4
 8002644:	4b0a      	ldr	r3, [pc, #40]	; (8002670 <HAL_NVIC_SetPriority+0x6c>)
 8002646:	b2c9      	uxtb	r1, r1
 8002648:	4403      	add	r3, r0
 800264a:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800264e:	bc70      	pop	{r4, r5, r6}
 8002650:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002652:	2200      	movs	r2, #0
 8002654:	4614      	mov	r4, r2
 8002656:	e7e7      	b.n	8002628 <HAL_NVIC_SetPriority+0x24>
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002658:	f000 000f 	and.w	r0, r0, #15
 800265c:	0109      	lsls	r1, r1, #4
 800265e:	4b05      	ldr	r3, [pc, #20]	; (8002674 <HAL_NVIC_SetPriority+0x70>)
 8002660:	b2c9      	uxtb	r1, r1
 8002662:	4403      	add	r3, r0
 8002664:	7619      	strb	r1, [r3, #24]
 8002666:	bc70      	pop	{r4, r5, r6}
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	e000ed00 	.word	0xe000ed00
 8002670:	e000e100 	.word	0xe000e100
 8002674:	e000ecfc 	.word	0xe000ecfc

08002678 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002678:	f000 011f 	and.w	r1, r0, #31
 800267c:	2301      	movs	r3, #1
 800267e:	4a03      	ldr	r2, [pc, #12]	; (800268c <HAL_NVIC_EnableIRQ+0x14>)
 8002680:	0940      	lsrs	r0, r0, #5
 8002682:	408b      	lsls	r3, r1
 8002684:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	e000e100 	.word	0xe000e100

08002690 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002690:	3801      	subs	r0, #1
 8002692:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002696:	d20d      	bcs.n	80026b4 <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002698:	4b07      	ldr	r3, [pc, #28]	; (80026b8 <HAL_SYSTICK_Config+0x28>)
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800269a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800269c:	2107      	movs	r1, #7
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800269e:	b430      	push	{r4, r5}
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a0:	25f0      	movs	r5, #240	; 0xf0
 80026a2:	4c06      	ldr	r4, [pc, #24]	; (80026bc <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026a4:	6058      	str	r0, [r3, #4]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026a6:	4610      	mov	r0, r2
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a8:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026ae:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 80026b0:	bc30      	pop	{r4, r5}
 80026b2:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80026b4:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 80026b6:	4770      	bx	lr
 80026b8:	e000e010 	.word	0xe000e010
 80026bc:	e000ed00 	.word	0xe000ed00

080026c0 <HAL_SYSTICK_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80026c0:	4a04      	ldr	r2, [pc, #16]	; (80026d4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80026c2:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80026c4:	6813      	ldr	r3, [r2, #0]
 80026c6:	bf0c      	ite	eq
 80026c8:	f043 0304 	orreq.w	r3, r3, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80026cc:	f023 0304 	bicne.w	r3, r3, #4
 80026d0:	6013      	str	r3, [r2, #0]
 80026d2:	4770      	bx	lr
 80026d4:	e000e010 	.word	0xe000e010

080026d8 <HAL_DFSDM_ChannelInit>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 80026d8:	b350      	cbz	r0, 8002730 <HAL_DFSDM_ChannelInit+0x58>
static uint32_t DFSDM_GetChannelFromInstance(DFSDM_Channel_TypeDef* Instance)
{
  uint32_t channel = 0xFF;
  
  /* Get channel from instance */
  if(Instance == DFSDM1_Channel0)
 80026da:	4a5f      	ldr	r2, [pc, #380]	; (8002858 <HAL_DFSDM_ChannelInit+0x180>)
{
 80026dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80026de:	6803      	ldr	r3, [r0, #0]
  if(Instance == DFSDM1_Channel0)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d027      	beq.n	8002734 <HAL_DFSDM_ChannelInit+0x5c>
  {
    channel = 0;
  }
  else if(Instance == DFSDM1_Channel1)
 80026e4:	3220      	adds	r2, #32
 80026e6:	4293      	cmp	r3, r2
 80026e8:	f000 8087 	beq.w	80027fa <HAL_DFSDM_ChannelInit+0x122>
  {
    channel = 1;
  }
  else if(Instance == DFSDM1_Channel2)
 80026ec:	3220      	adds	r2, #32
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d01a      	beq.n	8002728 <HAL_DFSDM_ChannelInit+0x50>
  {
    channel = 2;
  }
  else if(Instance == DFSDM1_Channel3)
 80026f2:	3220      	adds	r2, #32
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d013      	beq.n	8002720 <HAL_DFSDM_ChannelInit+0x48>
  {
    channel = 3;
  }
  else if(Instance == DFSDM1_Channel4)
 80026f8:	3220      	adds	r2, #32
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d016      	beq.n	800272c <HAL_DFSDM_ChannelInit+0x54>
  {
    channel = 4;
  }
  else if(Instance == DFSDM1_Channel5)
 80026fe:	3220      	adds	r2, #32
 8002700:	4293      	cmp	r3, r2
 8002702:	d07c      	beq.n	80027fe <HAL_DFSDM_ChannelInit+0x126>
  {
    channel = 5;
  }
  else if(Instance == DFSDM1_Channel6)
 8002704:	3220      	adds	r2, #32
 8002706:	4293      	cmp	r3, r2
 8002708:	d00c      	beq.n	8002724 <HAL_DFSDM_ChannelInit+0x4c>
  {
    channel = 6;
  }
  else if(Instance == DFSDM1_Channel7)
 800270a:	3220      	adds	r2, #32
  {
    channel = 7;
 800270c:	4293      	cmp	r3, r2
 800270e:	bf14      	ite	ne
 8002710:	23ff      	movne	r3, #255	; 0xff
 8002712:	2307      	moveq	r3, #7
  if(a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002714:	4d51      	ldr	r5, [pc, #324]	; (800285c <HAL_DFSDM_ChannelInit+0x184>)
 8002716:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800271a:	b16b      	cbz	r3, 8002738 <HAL_DFSDM_ChannelInit+0x60>
    return HAL_ERROR;
 800271c:	2001      	movs	r0, #1
}
 800271e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    channel = 3;
 8002720:	2303      	movs	r3, #3
 8002722:	e7f7      	b.n	8002714 <HAL_DFSDM_ChannelInit+0x3c>
    channel = 6;
 8002724:	2306      	movs	r3, #6
 8002726:	e7f5      	b.n	8002714 <HAL_DFSDM_ChannelInit+0x3c>
    channel = 2;
 8002728:	2302      	movs	r3, #2
 800272a:	e7f3      	b.n	8002714 <HAL_DFSDM_ChannelInit+0x3c>
    channel = 4;
 800272c:	2304      	movs	r3, #4
 800272e:	e7f1      	b.n	8002714 <HAL_DFSDM_ChannelInit+0x3c>
    return HAL_ERROR;
 8002730:	2001      	movs	r0, #1
 8002732:	4770      	bx	lr
    channel = 0;
 8002734:	2300      	movs	r3, #0
 8002736:	e7ed      	b.n	8002714 <HAL_DFSDM_ChannelInit+0x3c>
 8002738:	4604      	mov	r4, r0
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 800273a:	f7fe ffb7 	bl	80016ac <HAL_DFSDM_ChannelMspInit>
  v_dfsdm1ChannelCounter++;
 800273e:	4b48      	ldr	r3, [pc, #288]	; (8002860 <HAL_DFSDM_ChannelInit+0x188>)
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	3201      	adds	r2, #1
 8002744:	601a      	str	r2, [r3, #0]
  if(v_dfsdm1ChannelCounter == 1)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2b01      	cmp	r3, #1
 800274a:	d05c      	beq.n	8002806 <HAL_DFSDM_ChannelInit+0x12e>
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 800274c:	6823      	ldr	r3, [r4, #0]
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800274e:	2001      	movs	r0, #1
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002750:	6966      	ldr	r6, [r4, #20]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 8002752:	6819      	ldr	r1, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002754:	6922      	ldr	r2, [r4, #16]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 8002756:	69a7      	ldr	r7, [r4, #24]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 8002758:	f421 4171 	bic.w	r1, r1, #61696	; 0xf100
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 800275c:	4332      	orrs	r2, r6
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 800275e:	69e6      	ldr	r6, [r4, #28]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 8002760:	6019      	str	r1, [r3, #0]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 8002762:	433a      	orrs	r2, r7
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002764:	6819      	ldr	r1, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8002766:	6a27      	ldr	r7, [r4, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002768:	430a      	orrs	r2, r1
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 800276a:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 800276e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8002770:	433e      	orrs	r6, r7
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002772:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002774:	681f      	ldr	r7, [r3, #0]
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002776:	1e4a      	subs	r2, r1, #1
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002778:	f8d4 e030 	ldr.w	lr, [r4, #48]	; 0x30
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800277c:	f027 070f 	bic.w	r7, r7, #15
 8002780:	601f      	str	r7, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8002782:	6819      	ldr	r1, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 8002784:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8002786:	430e      	orrs	r6, r1
 8002788:	601e      	str	r6, [r3, #0]
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800278a:	6899      	ldr	r1, [r3, #8]
  if(Instance == DFSDM1_Channel0)
 800278c:	4e32      	ldr	r6, [pc, #200]	; (8002858 <HAL_DFSDM_ChannelInit+0x180>)
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800278e:	f421 015f 	bic.w	r1, r1, #14614528	; 0xdf0000
  if(Instance == DFSDM1_Channel0)
 8002792:	42b3      	cmp	r3, r6
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002794:	6099      	str	r1, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8002796:	6899      	ldr	r1, [r3, #8]
 8002798:	ea41 010c 	orr.w	r1, r1, ip
 800279c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80027a0:	6099      	str	r1, [r3, #8]
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80027a2:	6859      	ldr	r1, [r3, #4]
 80027a4:	f001 0107 	and.w	r1, r1, #7
 80027a8:	6059      	str	r1, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 80027aa:	685a      	ldr	r2, [r3, #4]
 80027ac:	ea42 02ce 	orr.w	r2, r2, lr, lsl #3
 80027b0:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 80027b4:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80027bc:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80027be:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(Instance == DFSDM1_Channel0)
 80027c2:	d03b      	beq.n	800283c <HAL_DFSDM_ChannelInit+0x164>
  else if(Instance == DFSDM1_Channel1)
 80027c4:	4a27      	ldr	r2, [pc, #156]	; (8002864 <HAL_DFSDM_ChannelInit+0x18c>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d013      	beq.n	80027f2 <HAL_DFSDM_ChannelInit+0x11a>
  else if(Instance == DFSDM1_Channel2)
 80027ca:	3220      	adds	r2, #32
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d031      	beq.n	8002834 <HAL_DFSDM_ChannelInit+0x15c>
  else if(Instance == DFSDM1_Channel3)
 80027d0:	3220      	adds	r2, #32
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d015      	beq.n	8002802 <HAL_DFSDM_ChannelInit+0x12a>
  else if(Instance == DFSDM1_Channel4)
 80027d6:	3220      	adds	r2, #32
 80027d8:	4293      	cmp	r3, r2
 80027da:	d02d      	beq.n	8002838 <HAL_DFSDM_ChannelInit+0x160>
  else if(Instance == DFSDM1_Channel5)
 80027dc:	3220      	adds	r2, #32
 80027de:	4293      	cmp	r3, r2
 80027e0:	d02e      	beq.n	8002840 <HAL_DFSDM_ChannelInit+0x168>
  else if(Instance == DFSDM1_Channel6)
 80027e2:	3220      	adds	r2, #32
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d034      	beq.n	8002852 <HAL_DFSDM_ChannelInit+0x17a>
  else if(Instance == DFSDM1_Channel7)
 80027e8:	481f      	ldr	r0, [pc, #124]	; (8002868 <HAL_DFSDM_ChannelInit+0x190>)
    channel = 7;
 80027ea:	4283      	cmp	r3, r0
 80027ec:	bf14      	ite	ne
 80027ee:	20ff      	movne	r0, #255	; 0xff
 80027f0:	2007      	moveq	r0, #7
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80027f2:	f845 4020 	str.w	r4, [r5, r0, lsl #2]
  return HAL_OK;
 80027f6:	2000      	movs	r0, #0
 80027f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    channel = 1;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e78a      	b.n	8002714 <HAL_DFSDM_ChannelInit+0x3c>
    channel = 5;
 80027fe:	2305      	movs	r3, #5
 8002800:	e788      	b.n	8002714 <HAL_DFSDM_ChannelInit+0x3c>
    channel = 3;
 8002802:	2003      	movs	r0, #3
 8002804:	e7f5      	b.n	80027f2 <HAL_DFSDM_ChannelInit+0x11a>
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002806:	4b14      	ldr	r3, [pc, #80]	; (8002858 <HAL_DFSDM_ChannelInit+0x180>)
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002808:	7921      	ldrb	r1, [r4, #4]
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 800280a:	681a      	ldr	r2, [r3, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800280c:	2901      	cmp	r1, #1
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 800280e:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8002812:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	68a0      	ldr	r0, [r4, #8]
 8002818:	ea42 0200 	orr.w	r2, r2, r0
 800281c:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8002824:	601a      	str	r2, [r3, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002826:	d00d      	beq.n	8002844 <HAL_DFSDM_ChannelInit+0x16c>
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002828:	4a0b      	ldr	r2, [pc, #44]	; (8002858 <HAL_DFSDM_ChannelInit+0x180>)
 800282a:	6813      	ldr	r3, [r2, #0]
 800282c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002830:	6013      	str	r3, [r2, #0]
 8002832:	e78b      	b.n	800274c <HAL_DFSDM_ChannelInit+0x74>
    channel = 2;
 8002834:	2002      	movs	r0, #2
 8002836:	e7dc      	b.n	80027f2 <HAL_DFSDM_ChannelInit+0x11a>
    channel = 4;
 8002838:	2004      	movs	r0, #4
 800283a:	e7da      	b.n	80027f2 <HAL_DFSDM_ChannelInit+0x11a>
    channel = 0;
 800283c:	2000      	movs	r0, #0
 800283e:	e7d8      	b.n	80027f2 <HAL_DFSDM_ChannelInit+0x11a>
    channel = 5;
 8002840:	2005      	movs	r0, #5
 8002842:	e7d6      	b.n	80027f2 <HAL_DFSDM_ChannelInit+0x11a>
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t) ((hdfsdm_channel->Init.OutputClock.Divider - 1) << 
 8002844:	68e1      	ldr	r1, [r4, #12]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	3901      	subs	r1, #1
 800284a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	e7ea      	b.n	8002828 <HAL_DFSDM_ChannelInit+0x150>
    channel = 6;
 8002852:	2006      	movs	r0, #6
 8002854:	e7cd      	b.n	80027f2 <HAL_DFSDM_ChannelInit+0x11a>
 8002856:	bf00      	nop
 8002858:	40017400 	.word	0x40017400
 800285c:	20000058 	.word	0x20000058
 8002860:	20000078 	.word	0x20000078
 8002864:	40017420 	.word	0x40017420
 8002868:	400174e0 	.word	0x400174e0

0800286c <HAL_DFSDM_FilterInit>:
  if(hdfsdm_filter == NULL)
 800286c:	2800      	cmp	r0, #0
 800286e:	d06b      	beq.n	8002948 <HAL_DFSDM_FilterInit+0xdc>
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 8002870:	6802      	ldr	r2, [r0, #0]
{
 8002872:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 8002874:	4b35      	ldr	r3, [pc, #212]	; (800294c <HAL_DFSDM_FilterInit+0xe0>)
 8002876:	429a      	cmp	r2, r3
 8002878:	d059      	beq.n	800292e <HAL_DFSDM_FilterInit+0xc2>
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 800287a:	2200      	movs	r2, #0
  hdfsdm_filter->InjectedChannelsNbr = 1;
 800287c:	2301      	movs	r3, #1
 800287e:	4604      	mov	r4, r0
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8002880:	6302      	str	r2, [r0, #48]	; 0x30
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8002882:	6502      	str	r2, [r0, #80]	; 0x50
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8002884:	6443      	str	r3, [r0, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8002886:	6483      	str	r3, [r0, #72]	; 0x48
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8002888:	f7fe fe6e 	bl	8001568 <HAL_DFSDM_FilterMspInit>
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 800288c:	6823      	ldr	r3, [r4, #0]
  if(hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 800288e:	7a21      	ldrb	r1, [r4, #8]
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8002890:	681a      	ldr	r2, [r3, #0]
  if(hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8002892:	2901      	cmp	r1, #1
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8002894:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8002898:	601a      	str	r2, [r3, #0]
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	bf0c      	ite	eq
 800289e:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 80028a2:	f022 5200 	bicne.w	r2, r2, #536870912	; 0x20000000
 80028a6:	601a      	str	r2, [r3, #0]
  if(hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 80028a8:	7a62      	ldrb	r2, [r4, #9]
 80028aa:	2a01      	cmp	r2, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	bf0c      	ite	eq
 80028b0:	f442 1200 	orreq.w	r2, r2, #2097152	; 0x200000
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 80028b4:	f422 1200 	bicne.w	r2, r2, #2097152	; 0x200000
 80028b8:	601a      	str	r2, [r3, #0]
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 80028ba:	4a25      	ldr	r2, [pc, #148]	; (8002950 <HAL_DFSDM_FilterInit+0xe4>)
 80028bc:	6819      	ldr	r1, [r3, #0]
  if(hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80028be:	f8d4 e00c 	ldr.w	lr, [r4, #12]
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 80028c2:	400a      	ands	r2, r1
  if(hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80028c4:	f1be 0f02 	cmp.w	lr, #2
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 80028c8:	601a      	str	r2, [r3, #0]
  if(hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80028ca:	d038      	beq.n	800293e <HAL_DFSDM_FilterInit+0xd2>
  if(hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 80028cc:	7c25      	ldrb	r5, [r4, #16]
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 80028ce:	2601      	movs	r6, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80028d0:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 80028d2:	2000      	movs	r0, #0
  if(hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 80028d4:	2d01      	cmp	r5, #1
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 80028d6:	491f      	ldr	r1, [pc, #124]	; (8002954 <HAL_DFSDM_FilterInit+0xe8>)
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80028d8:	bf0c      	ite	eq
 80028da:	f042 0210 	orreq.w	r2, r2, #16
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 80028de:	f022 0210 	bicne.w	r2, r2, #16
 80028e2:	601a      	str	r2, [r3, #0]
  if(hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 80028e4:	7c62      	ldrb	r2, [r4, #17]
 80028e6:	2a01      	cmp	r2, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	bf0c      	ite	eq
 80028ec:	f042 0220 	orreq.w	r2, r2, #32
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 80028f0:	f022 0220 	bicne.w	r2, r2, #32
 80028f4:	601a      	str	r2, [r3, #0]
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 80028f6:	695a      	ldr	r2, [r3, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80028f8:	69e7      	ldr	r7, [r4, #28]
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 80028fa:	4011      	ands	r1, r2
                                  (hdfsdm_filter->Init.FilterParam.IntOversampling - 1));
 80028fc:	6a62      	ldr	r2, [r4, #36]	; 0x24
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 80028fe:	6159      	str	r1, [r3, #20]
                                  (hdfsdm_filter->Init.FilterParam.IntOversampling - 1));
 8002900:	3a01      	subs	r2, #1
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002902:	6959      	ldr	r1, [r3, #20]
 8002904:	430a      	orrs	r2, r1
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1) << DFSDM_FLTFCR_FOSR_Pos) |
 8002906:	6a21      	ldr	r1, [r4, #32]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002908:	433a      	orrs	r2, r7
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1) << DFSDM_FLTFCR_FOSR_Pos) |
 800290a:	3901      	subs	r1, #1
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 800290c:	6867      	ldr	r7, [r4, #4]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800290e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8002912:	69a1      	ldr	r1, [r4, #24]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002914:	615a      	str	r2, [r3, #20]
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002916:	681a      	ldr	r2, [r3, #0]
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8002918:	f8c4 e038 	str.w	lr, [r4, #56]	; 0x38
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 800291c:	4332      	orrs	r2, r6
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 800291e:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8002922:	6367      	str	r7, [r4, #52]	; 0x34
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8002924:	63e1      	str	r1, [r4, #60]	; 0x3c
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002926:	601a      	str	r2, [r3, #0]
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8002928:	f884 604c 	strb.w	r6, [r4, #76]	; 0x4c
  return HAL_OK;
 800292c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 800292e:	6843      	ldr	r3, [r0, #4]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d002      	beq.n	800293a <HAL_DFSDM_FilterInit+0xce>
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 8002934:	68c3      	ldr	r3, [r0, #12]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d19f      	bne.n	800287a <HAL_DFSDM_FilterInit+0xe>
    return HAL_ERROR;
 800293a:	4618      	mov	r0, r3
}
 800293c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	6961      	ldr	r1, [r4, #20]
 8002942:	430a      	orrs	r2, r1
 8002944:	601a      	str	r2, [r3, #0]
 8002946:	e7c1      	b.n	80028cc <HAL_DFSDM_FilterInit+0x60>
    return HAL_ERROR;
 8002948:	2001      	movs	r0, #1
 800294a:	4770      	bx	lr
 800294c:	40017500 	.word	0x40017500
 8002950:	ffff80f7 	.word	0xffff80f7
 8002954:	1c00ff00 	.word	0x1c00ff00

08002958 <HAL_DFSDM_FilterConfigRegChannel>:
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) && 
 8002958:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 800295c:	3b01      	subs	r3, #1
 800295e:	b2db      	uxtb	r3, r3
 8002960:	2bfd      	cmp	r3, #253	; 0xfd
 8002962:	d812      	bhi.n	800298a <HAL_DFSDM_FilterConfigRegChannel+0x32>
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8002964:	4b10      	ldr	r3, [pc, #64]	; (80029a8 <HAL_DFSDM_FilterConfigRegChannel+0x50>)
    if(ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8002966:	2a01      	cmp	r2, #1
{
 8002968:	b430      	push	{r4, r5}
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 800296a:	6804      	ldr	r4, [r0, #0]
 800296c:	6825      	ldr	r5, [r4, #0]
 800296e:	ea03 0305 	and.w	r3, r3, r5
 8002972:	6023      	str	r3, [r4, #0]
    if(ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8002974:	d00b      	beq.n	800298e <HAL_DFSDM_FilterConfigRegChannel+0x36>
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) ((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8002976:	0209      	lsls	r1, r1, #8
 8002978:	6823      	ldr	r3, [r4, #0]
 800297a:	f001 417f 	and.w	r1, r1, #4278190080	; 0xff000000
 800297e:	4319      	orrs	r1, r3
 8002980:	6021      	str	r1, [r4, #0]
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8002982:	6302      	str	r2, [r0, #48]	; 0x30
  HAL_StatusTypeDef status = HAL_OK;
 8002984:	2000      	movs	r0, #0
}
 8002986:	bc30      	pop	{r4, r5}
 8002988:	4770      	bx	lr
    status = HAL_ERROR;
 800298a:	2001      	movs	r0, #1
 800298c:	4770      	bx	lr
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) (((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 800298e:	020b      	lsls	r3, r1, #8
 8002990:	6821      	ldr	r1, [r4, #0]
 8002992:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002996:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800299a:	430b      	orrs	r3, r1
 800299c:	6023      	str	r3, [r4, #0]
    hdfsdm_filter->RegularContMode = ContinuousMode;
 800299e:	6302      	str	r2, [r0, #48]	; 0x30
  HAL_StatusTypeDef status = HAL_OK;
 80029a0:	2000      	movs	r0, #0
}
 80029a2:	bc30      	pop	{r4, r5}
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	f8fbffff 	.word	0xf8fbffff

080029ac <HAL_DFSDM_FilterRegularStart>:
  if((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80029ac:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 80029b0:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 80029b4:	2a01      	cmp	r2, #1
 80029b6:	d001      	beq.n	80029bc <HAL_DFSDM_FilterRegularStart+0x10>
    status = HAL_ERROR;
 80029b8:	2001      	movs	r0, #1
}
 80029ba:	4770      	bx	lr
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
  /* Check regular trigger */
  if(hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 80029bc:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80029be:	b19a      	cbz	r2, 80029e8 <HAL_DFSDM_FilterRegularStart+0x3c>
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80029c0:	6802      	ldr	r2, [r0, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
    
    /* If injected conversion was in progress, restart it */
    if(hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80029c2:	2b03      	cmp	r3, #3
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80029c4:	6811      	ldr	r1, [r2, #0]
 80029c6:	f021 0101 	bic.w	r1, r1, #1
 80029ca:	6011      	str	r1, [r2, #0]
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 80029cc:	6811      	ldr	r1, [r2, #0]
 80029ce:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
 80029d2:	6011      	str	r1, [r2, #0]
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80029d4:	6811      	ldr	r1, [r2, #0]
 80029d6:	f041 0101 	orr.w	r1, r1, #1
 80029da:	6011      	str	r1, [r2, #0]
    if(hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80029dc:	d010      	beq.n	8002a00 <HAL_DFSDM_FilterRegularStart+0x54>
                                         hdfsdm_filter->InjectedChannelsNbr : 1;
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
                          HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 80029de:	2302      	movs	r3, #2
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80029e0:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
  HAL_StatusTypeDef status = HAL_OK;
 80029e4:	2000      	movs	r0, #0
 80029e6:	4770      	bx	lr
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 80029e8:	6801      	ldr	r1, [r0, #0]
                          HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 80029ea:	2b01      	cmp	r3, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 80029ec:	680a      	ldr	r2, [r1, #0]
 80029ee:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80029f2:	600a      	str	r2, [r1, #0]
                          HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 80029f4:	d0f3      	beq.n	80029de <HAL_DFSDM_FilterRegularStart+0x32>
 80029f6:	2304      	movs	r3, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80029f8:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
  HAL_StatusTypeDef status = HAL_OK;
 80029fc:	2000      	movs	r0, #0
 80029fe:	4770      	bx	lr
      if(hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8002a00:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002a02:	b91b      	cbnz	r3, 8002a0c <HAL_DFSDM_FilterRegularStart+0x60>
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8002a04:	6813      	ldr	r3, [r2, #0]
 8002a06:	f043 0302 	orr.w	r3, r3, #2
 8002a0a:	6013      	str	r3, [r2, #0]
                                         hdfsdm_filter->InjectedChannelsNbr : 1;
 8002a0c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002a10:	2b01      	cmp	r3, #1
                          HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8002a12:	f04f 0304 	mov.w	r3, #4
                                         hdfsdm_filter->InjectedChannelsNbr : 1;
 8002a16:	bf0c      	ite	eq
 8002a18:	6c42      	ldreq	r2, [r0, #68]	; 0x44
 8002a1a:	2201      	movne	r2, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002a1c:	6482      	str	r2, [r0, #72]	; 0x48
 8002a1e:	e7df      	b.n	80029e0 <HAL_DFSDM_FilterRegularStart+0x34>

08002a20 <HAL_DFSDM_FilterGetRegularValue>:
  reg = hdfsdm_filter->Instance->FLTRDATAR;
 8002a20:	6803      	ldr	r3, [r0, #0]
 8002a22:	69d8      	ldr	r0, [r3, #28]
  *Channel = (reg & DFSDM_FLTRDATAR_RDATACH);
 8002a24:	f000 0307 	and.w	r3, r0, #7
}
 8002a28:	1200      	asrs	r0, r0, #8
  *Channel = (reg & DFSDM_FLTRDATAR_RDATACH);
 8002a2a:	600b      	str	r3, [r1, #0]
}
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop

08002a30 <HAL_DFSDM_FilterErrorCallback>:
{
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop

08002a34 <HAL_DFSDM_FilterPollForRegConversion>:
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8002a34:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d003      	beq.n	8002a44 <HAL_DFSDM_FilterPollForRegConversion+0x10>
 8002a3c:	2b04      	cmp	r3, #4
 8002a3e:	d001      	beq.n	8002a44 <HAL_DFSDM_FilterPollForRegConversion+0x10>
    return HAL_ERROR;
 8002a40:	2001      	movs	r0, #1
 8002a42:	4770      	bx	lr
{
 8002a44:	b570      	push	{r4, r5, r6, lr}
 8002a46:	460c      	mov	r4, r1
 8002a48:	4605      	mov	r5, r0
    tickstart = HAL_GetTick();  
 8002a4a:	f7ff fdb3 	bl	80025b4 <HAL_GetTick>
 8002a4e:	4606      	mov	r6, r0
 8002a50:	1c63      	adds	r3, r4, #1
 8002a52:	682a      	ldr	r2, [r5, #0]
 8002a54:	d114      	bne.n	8002a80 <HAL_DFSDM_FilterPollForRegConversion+0x4c>
    while((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_REOCF) != DFSDM_FLTISR_REOCF)
 8002a56:	6893      	ldr	r3, [r2, #8]
 8002a58:	0798      	lsls	r0, r3, #30
 8002a5a:	d5fc      	bpl.n	8002a56 <HAL_DFSDM_FilterPollForRegConversion+0x22>
    if((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_ROVRF) == DFSDM_FLTISR_ROVRF)
 8002a5c:	6893      	ldr	r3, [r2, #8]
 8002a5e:	071b      	lsls	r3, r3, #28
 8002a60:	d419      	bmi.n	8002a96 <HAL_DFSDM_FilterPollForRegConversion+0x62>
    if((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002a62:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002a64:	b953      	cbnz	r3, 8002a7c <HAL_DFSDM_FilterPollForRegConversion+0x48>
 8002a66:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8002a68:	b940      	cbnz	r0, 8002a7c <HAL_DFSDM_FilterPollForRegConversion+0x48>
                             HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 8002a6a:	f895 304c 	ldrb.w	r3, [r5, #76]	; 0x4c
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	bf14      	ite	ne
 8002a72:	2303      	movne	r3, #3
 8002a74:	2301      	moveq	r3, #1
      hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8002a76:	f885 304c 	strb.w	r3, [r5, #76]	; 0x4c
 8002a7a:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_OK;
 8002a7c:	2000      	movs	r0, #0
 8002a7e:	bd70      	pop	{r4, r5, r6, pc}
    while((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_REOCF) != DFSDM_FLTISR_REOCF)
 8002a80:	6893      	ldr	r3, [r2, #8]
 8002a82:	0799      	lsls	r1, r3, #30
 8002a84:	d4ea      	bmi.n	8002a5c <HAL_DFSDM_FilterPollForRegConversion+0x28>
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002a86:	b124      	cbz	r4, 8002a92 <HAL_DFSDM_FilterPollForRegConversion+0x5e>
 8002a88:	f7ff fd94 	bl	80025b4 <HAL_GetTick>
 8002a8c:	1b80      	subs	r0, r0, r6
 8002a8e:	4284      	cmp	r4, r0
 8002a90:	d2de      	bcs.n	8002a50 <HAL_DFSDM_FilterPollForRegConversion+0x1c>
          return HAL_TIMEOUT;
 8002a92:	2003      	movs	r0, #3
 8002a94:	bd70      	pop	{r4, r5, r6, pc}
      hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_REGULAR_OVERRUN;
 8002a96:	2301      	movs	r3, #1
      HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8002a98:	4628      	mov	r0, r5
      hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_REGULAR_OVERRUN;
 8002a9a:	652b      	str	r3, [r5, #80]	; 0x50
      HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8002a9c:	f7ff ffc8 	bl	8002a30 <HAL_DFSDM_FilterErrorCallback>
      hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRROVRF;
 8002aa0:	682b      	ldr	r3, [r5, #0]
 8002aa2:	2208      	movs	r2, #8
 8002aa4:	60da      	str	r2, [r3, #12]
 8002aa6:	e7dc      	b.n	8002a62 <HAL_DFSDM_FilterPollForRegConversion+0x2e>

08002aa8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aaa:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8002aac:	f7ff fd82 	bl	80025b4 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ab0:	2c00      	cmp	r4, #0
 8002ab2:	d076      	beq.n	8002ba2 <HAL_DMA_Init+0xfa>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ab4:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ab6:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 8002ab8:	2100      	movs	r1, #0
 8002aba:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8002abc:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8002ac0:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 8002ac2:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8002ac6:	f022 0201 	bic.w	r2, r2, #1
 8002aca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002acc:	e005      	b.n	8002ada <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ace:	f7ff fd71 	bl	80025b4 <HAL_GetTick>
 8002ad2:	1b40      	subs	r0, r0, r5
 8002ad4:	2805      	cmp	r0, #5
 8002ad6:	d83e      	bhi.n	8002b56 <HAL_DMA_Init+0xae>
 8002ad8:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	07d1      	lsls	r1, r2, #31
 8002ade:	d4f6      	bmi.n	8002ace <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ae0:	68a1      	ldr	r1, [r4, #8]
 8002ae2:	6862      	ldr	r2, [r4, #4]
 8002ae4:	68e0      	ldr	r0, [r4, #12]
 8002ae6:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ae8:	6921      	ldr	r1, [r4, #16]
 8002aea:	6965      	ldr	r5, [r4, #20]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aec:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aee:	69a6      	ldr	r6, [r4, #24]
 8002af0:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002af2:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002af4:	4f37      	ldr	r7, [pc, #220]	; (8002bd4 <HAL_DMA_Init+0x12c>)
  tmp = hdma->Instance->CR;
 8002af6:	6819      	ldr	r1, [r3, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002af8:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002afa:	6a65      	ldr	r5, [r4, #36]	; 0x24
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002afc:	400f      	ands	r7, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8002afe:	6a21      	ldr	r1, [r4, #32]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b00:	4332      	orrs	r2, r6
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b02:	2d04      	cmp	r5, #4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b04:	ea42 0200 	orr.w	r2, r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b08:	ea42 0201 	orr.w	r2, r2, r1
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b0c:	ea42 0207 	orr.w	r2, r2, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b10:	d028      	beq.n	8002b64 <HAL_DMA_Init+0xbc>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b12:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b14:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b16:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b1a:	4315      	orrs	r5, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	482e      	ldr	r0, [pc, #184]	; (8002bd8 <HAL_DMA_Init+0x130>)
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b20:	492e      	ldr	r1, [pc, #184]	; (8002bdc <HAL_DMA_Init+0x134>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b22:	3a10      	subs	r2, #16
  hdma->Instance->FCR = tmp;
 8002b24:	615d      	str	r5, [r3, #20]
  hdma->State = HAL_DMA_STATE_READY;
 8002b26:	2501      	movs	r5, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b28:	fba0 0202 	umull	r0, r2, r0, r2
 8002b2c:	0912      	lsrs	r2, r2, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b2e:	5c88      	ldrb	r0, [r1, r2]
  
  if (stream_number > 3U)
 8002b30:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b32:	4a2b      	ldr	r2, [pc, #172]	; (8002be0 <HAL_DMA_Init+0x138>)
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b34:	f04f 0100 	mov.w	r1, #0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b38:	65e0      	str	r0, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b3a:	ea02 0203 	and.w	r2, r2, r3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b3e:	f04f 033f 	mov.w	r3, #63	; 0x3f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b42:	bf88      	it	hi
 8002b44:	3204      	addhi	r2, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b46:	4083      	lsls	r3, r0
  return HAL_OK;
 8002b48:	4608      	mov	r0, r1
 8002b4a:	65a2      	str	r2, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b4c:	6093      	str	r3, [r2, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b4e:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8002b50:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  return HAL_OK;
 8002b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b58:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 8002b5a:	4618      	mov	r0, r3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b5c:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b5e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 8002b62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b64:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002b66:	6b21      	ldr	r1, [r4, #48]	; 0x30
    tmp |= hdma->Init.FIFOThreshold;
 8002b68:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b6a:	4301      	orrs	r1, r0
    tmp |= hdma->Init.FIFOThreshold;
 8002b6c:	f047 0504 	orr.w	r5, r7, #4
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b70:	430a      	orrs	r2, r1
  hdma->Instance->CR = tmp;  
 8002b72:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8002b74:	695a      	ldr	r2, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b76:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 8002b7a:	4315      	orrs	r5, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b7c:	2800      	cmp	r0, #0
 8002b7e:	d0cd      	beq.n	8002b1c <HAL_DMA_Init+0x74>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b80:	b18e      	cbz	r6, 8002ba6 <HAL_DMA_Init+0xfe>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b82:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 8002b86:	d018      	beq.n	8002bba <HAL_DMA_Init+0x112>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002b88:	2f02      	cmp	r7, #2
 8002b8a:	d903      	bls.n	8002b94 <HAL_DMA_Init+0xec>
 8002b8c:	2f03      	cmp	r7, #3
 8002b8e:	d1c5      	bne.n	8002b1c <HAL_DMA_Init+0x74>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b90:	01c2      	lsls	r2, r0, #7
 8002b92:	d5c3      	bpl.n	8002b1c <HAL_DMA_Init+0x74>
        hdma->State = HAL_DMA_STATE_READY;
 8002b94:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b96:	2240      	movs	r2, #64	; 0x40
        return HAL_ERROR; 
 8002b98:	4618      	mov	r0, r3
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b9a:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002b9c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8002ba0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002ba2:	2001      	movs	r0, #1
 8002ba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 8002ba6:	2f01      	cmp	r7, #1
 8002ba8:	d003      	beq.n	8002bb2 <HAL_DMA_Init+0x10a>
 8002baa:	d3f1      	bcc.n	8002b90 <HAL_DMA_Init+0xe8>
 8002bac:	2f02      	cmp	r7, #2
 8002bae:	d1b5      	bne.n	8002b1c <HAL_DMA_Init+0x74>
 8002bb0:	e7ee      	b.n	8002b90 <HAL_DMA_Init+0xe8>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bb2:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8002bb6:	d1b1      	bne.n	8002b1c <HAL_DMA_Init+0x74>
 8002bb8:	e7ec      	b.n	8002b94 <HAL_DMA_Init+0xec>
    switch (tmp)
 8002bba:	2f03      	cmp	r7, #3
 8002bbc:	d8ae      	bhi.n	8002b1c <HAL_DMA_Init+0x74>
 8002bbe:	a201      	add	r2, pc, #4	; (adr r2, 8002bc4 <HAL_DMA_Init+0x11c>)
 8002bc0:	f852 f027 	ldr.w	pc, [r2, r7, lsl #2]
 8002bc4:	08002b95 	.word	0x08002b95
 8002bc8:	08002b91 	.word	0x08002b91
 8002bcc:	08002b95 	.word	0x08002b95
 8002bd0:	08002bb3 	.word	0x08002bb3
 8002bd4:	e010803f 	.word	0xe010803f
 8002bd8:	aaaaaaab 	.word	0xaaaaaaab
 8002bdc:	08007ee4 	.word	0x08007ee4
 8002be0:	fffffc00 	.word	0xfffffc00

08002be4 <HAL_DMA_Start_IT>:
{
 8002be4:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 8002be6:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8002bea:	2c01      	cmp	r4, #1
 8002bec:	d00e      	beq.n	8002c0c <HAL_DMA_Start_IT+0x28>
 8002bee:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8002bf0:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bf4:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 8002bf6:	42ac      	cmp	r4, r5
  __HAL_LOCK(hdma);
 8002bf8:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8002bfc:	d00a      	beq.n	8002c14 <HAL_DMA_Start_IT+0x30>
    __HAL_UNLOCK(hdma);	  
 8002bfe:	2200      	movs	r2, #0
    status = HAL_BUSY;
 8002c00:	2302      	movs	r3, #2
    __HAL_UNLOCK(hdma);	  
 8002c02:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	bcf0      	pop	{r4, r5, r6, r7}
 8002c0a:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8002c0c:	2302      	movs	r3, #2
}
 8002c0e:	bcf0      	pop	{r4, r5, r6, r7}
 8002c10:	4618      	mov	r0, r3
 8002c12:	4770      	bx	lr
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c14:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c16:	2702      	movs	r7, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c18:	2500      	movs	r5, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c1a:	f880 7035 	strb.w	r7, [r0, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c1e:	6545      	str	r5, [r0, #84]	; 0x54
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c20:	6887      	ldr	r7, [r0, #8]
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c22:	6825      	ldr	r5, [r4, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c24:	2f40      	cmp	r7, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c26:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8002c2a:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8002c2c:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c2e:	d019      	beq.n	8002c64 <HAL_DMA_Start_IT+0x80>
    hdma->Instance->PAR = SrcAddress;
 8002c30:	60a1      	str	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c32:	60e2      	str	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c34:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 8002c36:	233f      	movs	r3, #63	; 0x3f
    if(hdma->XferHalfCpltCallback != NULL)
 8002c38:	6c02      	ldr	r2, [r0, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c3a:	408b      	lsls	r3, r1
 8002c3c:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c3e:	6823      	ldr	r3, [r4, #0]
 8002c40:	f043 0316 	orr.w	r3, r3, #22
 8002c44:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002c46:	6963      	ldr	r3, [r4, #20]
 8002c48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c4c:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8002c4e:	b11a      	cbz	r2, 8002c58 <HAL_DMA_Start_IT+0x74>
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c50:	6823      	ldr	r3, [r4, #0]
 8002c52:	f043 0308 	orr.w	r3, r3, #8
 8002c56:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8002c58:	6822      	ldr	r2, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c5a:	2300      	movs	r3, #0
    __HAL_DMA_ENABLE(hdma);
 8002c5c:	f042 0201 	orr.w	r2, r2, #1
 8002c60:	6022      	str	r2, [r4, #0]
 8002c62:	e7d0      	b.n	8002c06 <HAL_DMA_Start_IT+0x22>
    hdma->Instance->PAR = DstAddress;
 8002c64:	60a2      	str	r2, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 8002c66:	60e1      	str	r1, [r4, #12]
 8002c68:	e7e4      	b.n	8002c34 <HAL_DMA_Start_IT+0x50>
 8002c6a:	bf00      	nop

08002c6c <HAL_DMA_IRQHandler>:
{
 8002c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c6e:	4604      	mov	r4, r0
 8002c70:	b083      	sub	sp, #12
  __IO uint32_t count = 0;
 8002c72:	2000      	movs	r0, #0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c74:	2208      	movs	r2, #8
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c76:	6da7      	ldr	r7, [r4, #88]	; 0x58
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c78:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  __IO uint32_t count = 0;
 8002c7a:	9001      	str	r0, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c7c:	409a      	lsls	r2, r3
  tmpisr = regs->ISR;
 8002c7e:	683d      	ldr	r5, [r7, #0]
  uint32_t timeout = SystemCoreClock / 9600;
 8002c80:	4960      	ldr	r1, [pc, #384]	; (8002e04 <HAL_DMA_IRQHandler+0x198>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c82:	4215      	tst	r5, r2
  uint32_t timeout = SystemCoreClock / 9600;
 8002c84:	680e      	ldr	r6, [r1, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c86:	d003      	beq.n	8002c90 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c88:	6821      	ldr	r1, [r4, #0]
 8002c8a:	6808      	ldr	r0, [r1, #0]
 8002c8c:	0740      	lsls	r0, r0, #29
 8002c8e:	d476      	bmi.n	8002d7e <HAL_DMA_IRQHandler+0x112>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c90:	4a5d      	ldr	r2, [pc, #372]	; (8002e08 <HAL_DMA_IRQHandler+0x19c>)
 8002c92:	409a      	lsls	r2, r3
 8002c94:	4215      	tst	r5, r2
 8002c96:	d003      	beq.n	8002ca0 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c98:	6821      	ldr	r1, [r4, #0]
 8002c9a:	6949      	ldr	r1, [r1, #20]
 8002c9c:	0608      	lsls	r0, r1, #24
 8002c9e:	d468      	bmi.n	8002d72 <HAL_DMA_IRQHandler+0x106>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ca0:	4a5a      	ldr	r2, [pc, #360]	; (8002e0c <HAL_DMA_IRQHandler+0x1a0>)
 8002ca2:	409a      	lsls	r2, r3
 8002ca4:	4215      	tst	r5, r2
 8002ca6:	d003      	beq.n	8002cb0 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ca8:	6821      	ldr	r1, [r4, #0]
 8002caa:	6809      	ldr	r1, [r1, #0]
 8002cac:	0789      	lsls	r1, r1, #30
 8002cae:	d45a      	bmi.n	8002d66 <HAL_DMA_IRQHandler+0xfa>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002cb0:	2210      	movs	r2, #16
 8002cb2:	409a      	lsls	r2, r3
 8002cb4:	4215      	tst	r5, r2
 8002cb6:	d003      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002cb8:	6821      	ldr	r1, [r4, #0]
 8002cba:	6808      	ldr	r0, [r1, #0]
 8002cbc:	0700      	lsls	r0, r0, #28
 8002cbe:	d43f      	bmi.n	8002d40 <HAL_DMA_IRQHandler+0xd4>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	409a      	lsls	r2, r3
 8002cc4:	4215      	tst	r5, r2
 8002cc6:	d003      	beq.n	8002cd0 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002cc8:	6821      	ldr	r1, [r4, #0]
 8002cca:	6808      	ldr	r0, [r1, #0]
 8002ccc:	06c0      	lsls	r0, r0, #27
 8002cce:	d425      	bmi.n	8002d1c <HAL_DMA_IRQHandler+0xb0>
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002cd0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002cd2:	b30b      	cbz	r3, 8002d18 <HAL_DMA_IRQHandler+0xac>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002cd4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002cd6:	07da      	lsls	r2, r3, #31
 8002cd8:	d51a      	bpl.n	8002d10 <HAL_DMA_IRQHandler+0xa4>
      hdma->State = HAL_DMA_STATE_ABORT;
 8002cda:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8002cdc:	6821      	ldr	r1, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600;
 8002cde:	4a4c      	ldr	r2, [pc, #304]	; (8002e10 <HAL_DMA_IRQHandler+0x1a4>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ce0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  uint32_t timeout = SystemCoreClock / 9600;
 8002ce4:	fba2 3206 	umull	r3, r2, r2, r6
      __HAL_DMA_DISABLE(hdma);
 8002ce8:	680b      	ldr	r3, [r1, #0]
 8002cea:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600;
 8002cee:	0a92      	lsrs	r2, r2, #10
      __HAL_DMA_DISABLE(hdma);
 8002cf0:	600b      	str	r3, [r1, #0]
 8002cf2:	e002      	b.n	8002cfa <HAL_DMA_IRQHandler+0x8e>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002cf4:	680b      	ldr	r3, [r1, #0]
 8002cf6:	07db      	lsls	r3, r3, #31
 8002cf8:	d504      	bpl.n	8002d04 <HAL_DMA_IRQHandler+0x98>
        if (++count > timeout)
 8002cfa:	9b01      	ldr	r3, [sp, #4]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	9301      	str	r3, [sp, #4]
 8002d02:	d2f7      	bcs.n	8002cf4 <HAL_DMA_IRQHandler+0x88>
      __HAL_UNLOCK(hdma);
 8002d04:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 8002d06:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8002d08:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8002d0c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8002d10:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002d12:	b10b      	cbz	r3, 8002d18 <HAL_DMA_IRQHandler+0xac>
      hdma->XferErrorCallback(hdma);
 8002d14:	4620      	mov	r0, r4
 8002d16:	4798      	blx	r3
}
 8002d18:	b003      	add	sp, #12
 8002d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d1c:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d1e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8002d22:	2a05      	cmp	r2, #5
 8002d24:	d03b      	beq.n	8002d9e <HAL_DMA_IRQHandler+0x132>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d26:	680b      	ldr	r3, [r1, #0]
 8002d28:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d2c:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d2e:	d054      	beq.n	8002dda <HAL_DMA_IRQHandler+0x16e>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d30:	0319      	lsls	r1, r3, #12
 8002d32:	d55f      	bpl.n	8002df4 <HAL_DMA_IRQHandler+0x188>
        if(hdma->XferCpltCallback != NULL)
 8002d34:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d0ca      	beq.n	8002cd0 <HAL_DMA_IRQHandler+0x64>
          hdma->XferCpltCallback(hdma);
 8002d3a:	4620      	mov	r0, r4
 8002d3c:	4798      	blx	r3
 8002d3e:	e7c7      	b.n	8002cd0 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d40:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d42:	680a      	ldr	r2, [r1, #0]
 8002d44:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d48:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d4a:	d122      	bne.n	8002d92 <HAL_DMA_IRQHandler+0x126>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d4c:	05d2      	lsls	r2, r2, #23
 8002d4e:	d403      	bmi.n	8002d58 <HAL_DMA_IRQHandler+0xec>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d50:	680a      	ldr	r2, [r1, #0]
 8002d52:	f022 0208 	bic.w	r2, r2, #8
 8002d56:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8002d58:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002d5a:	2a00      	cmp	r2, #0
 8002d5c:	d0b0      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 8002d5e:	4620      	mov	r0, r4
 8002d60:	4790      	blx	r2
 8002d62:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002d64:	e7ac      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d66:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d68:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002d6a:	f042 0204 	orr.w	r2, r2, #4
 8002d6e:	6562      	str	r2, [r4, #84]	; 0x54
 8002d70:	e79e      	b.n	8002cb0 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d72:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d74:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002d76:	f042 0202 	orr.w	r2, r2, #2
 8002d7a:	6562      	str	r2, [r4, #84]	; 0x54
 8002d7c:	e790      	b.n	8002ca0 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d7e:	6808      	ldr	r0, [r1, #0]
 8002d80:	f020 0004 	bic.w	r0, r0, #4
 8002d84:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d86:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d88:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002d8a:	f042 0201 	orr.w	r2, r2, #1
 8002d8e:	6562      	str	r2, [r4, #84]	; 0x54
 8002d90:	e77e      	b.n	8002c90 <HAL_DMA_IRQHandler+0x24>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d92:	0311      	lsls	r1, r2, #12
 8002d94:	d5e0      	bpl.n	8002d58 <HAL_DMA_IRQHandler+0xec>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d96:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8002d98:	2a00      	cmp	r2, #0
 8002d9a:	d1e0      	bne.n	8002d5e <HAL_DMA_IRQHandler+0xf2>
 8002d9c:	e790      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d9e:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002da0:	6c20      	ldr	r0, [r4, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002da2:	f022 0216 	bic.w	r2, r2, #22
 8002da6:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002da8:	694a      	ldr	r2, [r1, #20]
 8002daa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002dae:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002db0:	b320      	cbz	r0, 8002dfc <HAL_DMA_IRQHandler+0x190>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002db2:	680a      	ldr	r2, [r1, #0]
 8002db4:	f022 0208 	bic.w	r2, r2, #8
 8002db8:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dba:	223f      	movs	r2, #63	; 0x3f
        __HAL_UNLOCK(hdma);
 8002dbc:	2500      	movs	r5, #0
        hdma->State = HAL_DMA_STATE_READY;
 8002dbe:	2001      	movs	r0, #1
        if(hdma->XferAbortCallback != NULL)
 8002dc0:	6d21      	ldr	r1, [r4, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc6:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8002dc8:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8002dcc:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8002dd0:	2900      	cmp	r1, #0
 8002dd2:	d0a1      	beq.n	8002d18 <HAL_DMA_IRQHandler+0xac>
          hdma->XferAbortCallback(hdma);
 8002dd4:	4620      	mov	r0, r4
 8002dd6:	4788      	blx	r1
 8002dd8:	e79e      	b.n	8002d18 <HAL_DMA_IRQHandler+0xac>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002dda:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8002dde:	d1a9      	bne.n	8002d34 <HAL_DMA_IRQHandler+0xc8>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002de0:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002de2:	2001      	movs	r0, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002de4:	f022 0210 	bic.w	r2, r2, #16
 8002de8:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 8002dea:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8002dee:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 8002df2:	e79f      	b.n	8002d34 <HAL_DMA_IRQHandler+0xc8>
          if(hdma->XferM1CpltCallback != NULL)
 8002df4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d19f      	bne.n	8002d3a <HAL_DMA_IRQHandler+0xce>
 8002dfa:	e769      	b.n	8002cd0 <HAL_DMA_IRQHandler+0x64>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002dfc:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8002dfe:	2a00      	cmp	r2, #0
 8002e00:	d1d7      	bne.n	8002db2 <HAL_DMA_IRQHandler+0x146>
 8002e02:	e7da      	b.n	8002dba <HAL_DMA_IRQHandler+0x14e>
 8002e04:	20000010 	.word	0x20000010
 8002e08:	00800001 	.word	0x00800001
 8002e0c:	00800004 	.word	0x00800004
 8002e10:	1b4e81b5 	.word	0x1b4e81b5

08002e14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e18:	f8d1 c000 	ldr.w	ip, [r1]
 8002e1c:	b083      	sub	sp, #12
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002e1e:	2500      	movs	r5, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e20:	f8df 822c 	ldr.w	r8, [pc, #556]	; 8003050 <HAL_GPIO_Init+0x23c>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e24:	f8df e22c 	ldr.w	lr, [pc, #556]	; 8003054 <HAL_GPIO_Init+0x240>
 8002e28:	e003      	b.n	8002e32 <HAL_GPIO_Init+0x1e>
  for(position = 0; position < GPIO_NUMBER; position++)
 8002e2a:	3501      	adds	r5, #1
 8002e2c:	2d10      	cmp	r5, #16
 8002e2e:	f000 80bf 	beq.w	8002fb0 <HAL_GPIO_Init+0x19c>
    ioposition = ((uint32_t)0x01) << position;
 8002e32:	2301      	movs	r3, #1
 8002e34:	40ab      	lsls	r3, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e36:	ea03 020c 	and.w	r2, r3, ip
    if(iocurrent == ioposition)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d1f5      	bne.n	8002e2a <HAL_GPIO_Init+0x16>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e3e:	684e      	ldr	r6, [r1, #4]
 8002e40:	f026 0910 	bic.w	r9, r6, #16
 8002e44:	f1b9 0f02 	cmp.w	r9, #2
 8002e48:	f040 80b5 	bne.w	8002fb6 <HAL_GPIO_Init+0x1a2>
        temp = GPIOx->AFR[position >> 3];
 8002e4c:	ea4f 09d5 	mov.w	r9, r5, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002e50:	f005 0a07 	and.w	sl, r5, #7
 8002e54:	f04f 0b0f 	mov.w	fp, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002e58:	690c      	ldr	r4, [r1, #16]
 8002e5a:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002e5e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8002e62:	f8d9 7020 	ldr.w	r7, [r9, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002e66:	fa0b fb0a 	lsl.w	fp, fp, sl
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002e6a:	fa04 f40a 	lsl.w	r4, r4, sl
 8002e6e:	ea4f 0a45 	mov.w	sl, r5, lsl #1
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002e72:	ea27 070b 	bic.w	r7, r7, fp
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002e76:	f04f 0b03 	mov.w	fp, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002e7a:	433c      	orrs	r4, r7
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002e7c:	fa0b fb0a 	lsl.w	fp, fp, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002e80:	f006 0703 	and.w	r7, r6, #3
        GPIOx->AFR[position >> 3] = temp;
 8002e84:	f8c9 4020 	str.w	r4, [r9, #32]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002e88:	ea6f 040b 	mvn.w	r4, fp
      temp = GPIOx->MODER;
 8002e8c:	f8d0 9000 	ldr.w	r9, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002e90:	fa07 f70a 	lsl.w	r7, r7, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002e94:	ea04 0909 	and.w	r9, r4, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002e98:	ea47 0709 	orr.w	r7, r7, r9
      GPIOx->MODER = temp;
 8002e9c:	6007      	str	r7, [r0, #0]
        temp = GPIOx->OSPEEDR; 
 8002e9e:	6887      	ldr	r7, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002ea0:	f3c6 1900 	ubfx	r9, r6, #4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002ea4:	ea07 0b04 	and.w	fp, r7, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8002ea8:	68cf      	ldr	r7, [r1, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002eaa:	fa09 f905 	lsl.w	r9, r9, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 8002eae:	fa07 f70a 	lsl.w	r7, r7, sl
 8002eb2:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->OSPEEDR = temp;
 8002eb6:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002eb8:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002eba:	ea27 0303 	bic.w	r3, r7, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002ebe:	ea49 0303 	orr.w	r3, r9, r3
        GPIOx->OTYPER = temp;
 8002ec2:	6043      	str	r3, [r0, #4]
      temp = GPIOx->PUPDR;
 8002ec4:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002ec6:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002ec8:	403c      	ands	r4, r7
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002eca:	fa03 f30a 	lsl.w	r3, r3, sl
 8002ece:	4323      	orrs	r3, r4
      GPIOx->PUPDR = temp;
 8002ed0:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ed2:	00f3      	lsls	r3, r6, #3
 8002ed4:	d5a9      	bpl.n	8002e2a <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ed6:	f8d8 4044 	ldr.w	r4, [r8, #68]	; 0x44
 8002eda:	f025 0703 	bic.w	r7, r5, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002ede:	f005 0303 	and.w	r3, r5, #3
 8002ee2:	f04f 090f 	mov.w	r9, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ee6:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8002eea:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002eee:	009b      	lsls	r3, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ef0:	f8c8 4044 	str.w	r4, [r8, #68]	; 0x44
 8002ef4:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 8002ef8:	f8d8 4044 	ldr.w	r4, [r8, #68]	; 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002efc:	fa09 f903 	lsl.w	r9, r9, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f00:	f404 4480 	and.w	r4, r4, #16384	; 0x4000
 8002f04:	9401      	str	r4, [sp, #4]
 8002f06:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8002f08:	68bc      	ldr	r4, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002f0a:	ea24 0a09 	bic.w	sl, r4, r9
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002f0e:	4c4b      	ldr	r4, [pc, #300]	; (800303c <HAL_GPIO_Init+0x228>)
 8002f10:	42a0      	cmp	r0, r4
 8002f12:	d069      	beq.n	8002fe8 <HAL_GPIO_Init+0x1d4>
 8002f14:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002f18:	42a0      	cmp	r0, r4
 8002f1a:	d067      	beq.n	8002fec <HAL_GPIO_Init+0x1d8>
 8002f1c:	4c48      	ldr	r4, [pc, #288]	; (8003040 <HAL_GPIO_Init+0x22c>)
 8002f1e:	42a0      	cmp	r0, r4
 8002f20:	d069      	beq.n	8002ff6 <HAL_GPIO_Init+0x1e2>
 8002f22:	4c48      	ldr	r4, [pc, #288]	; (8003044 <HAL_GPIO_Init+0x230>)
 8002f24:	42a0      	cmp	r0, r4
 8002f26:	d06b      	beq.n	8003000 <HAL_GPIO_Init+0x1ec>
 8002f28:	4c47      	ldr	r4, [pc, #284]	; (8003048 <HAL_GPIO_Init+0x234>)
 8002f2a:	42a0      	cmp	r0, r4
 8002f2c:	d06d      	beq.n	800300a <HAL_GPIO_Init+0x1f6>
 8002f2e:	4c47      	ldr	r4, [pc, #284]	; (800304c <HAL_GPIO_Init+0x238>)
 8002f30:	42a0      	cmp	r0, r4
 8002f32:	d06f      	beq.n	8003014 <HAL_GPIO_Init+0x200>
 8002f34:	f8df 9120 	ldr.w	r9, [pc, #288]	; 8003058 <HAL_GPIO_Init+0x244>
 8002f38:	4548      	cmp	r0, r9
 8002f3a:	d070      	beq.n	800301e <HAL_GPIO_Init+0x20a>
 8002f3c:	f8df 911c 	ldr.w	r9, [pc, #284]	; 800305c <HAL_GPIO_Init+0x248>
 8002f40:	4548      	cmp	r0, r9
 8002f42:	d071      	beq.n	8003028 <HAL_GPIO_Init+0x214>
 8002f44:	f8df 9118 	ldr.w	r9, [pc, #280]	; 8003060 <HAL_GPIO_Init+0x24c>
 8002f48:	4548      	cmp	r0, r9
 8002f4a:	d072      	beq.n	8003032 <HAL_GPIO_Init+0x21e>
 8002f4c:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8003064 <HAL_GPIO_Init+0x250>
 8002f50:	4548      	cmp	r0, r9
 8002f52:	bf0c      	ite	eq
 8002f54:	f04f 0909 	moveq.w	r9, #9
 8002f58:	f04f 090a 	movne.w	r9, #10
 8002f5c:	fa09 f303 	lsl.w	r3, r9, r3
 8002f60:	ea43 030a 	orr.w	r3, r3, sl
        temp &= ~((uint32_t)iocurrent);
 8002f64:	43d4      	mvns	r4, r2
  for(position = 0; position < GPIO_NUMBER; position++)
 8002f66:	3501      	adds	r5, #1
        SYSCFG->EXTICR[position >> 2] = temp;
 8002f68:	60bb      	str	r3, [r7, #8]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f6a:	03f7      	lsls	r7, r6, #15
        temp = EXTI->IMR;
 8002f6c:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 8002f70:	bf54      	ite	pl
 8002f72:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8002f74:	4313      	orrmi	r3, r2
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f76:	03b7      	lsls	r7, r6, #14
        EXTI->IMR = temp;
 8002f78:	f8ce 3000 	str.w	r3, [lr]
        temp = EXTI->EMR;
 8002f7c:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
 8002f80:	bf54      	ite	pl
 8002f82:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8002f84:	4313      	orrmi	r3, r2
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f86:	02f7      	lsls	r7, r6, #11
        EXTI->EMR = temp;
 8002f88:	f8ce 3004 	str.w	r3, [lr, #4]
        temp = EXTI->RTSR;
 8002f8c:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
 8002f90:	bf54      	ite	pl
 8002f92:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8002f94:	4313      	orrmi	r3, r2
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f96:	02b6      	lsls	r6, r6, #10
        EXTI->RTSR = temp;
 8002f98:	f8ce 3008 	str.w	r3, [lr, #8]
        temp = EXTI->FTSR;
 8002f9c:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
 8002fa0:	bf54      	ite	pl
 8002fa2:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8002fa4:	4313      	orrmi	r3, r2
  for(position = 0; position < GPIO_NUMBER; position++)
 8002fa6:	2d10      	cmp	r5, #16
        }
        EXTI->FTSR = temp;
 8002fa8:	f8ce 300c 	str.w	r3, [lr, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002fac:	f47f af41 	bne.w	8002e32 <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8002fb0:	b003      	add	sp, #12
 8002fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fb6:	ea4f 0a45 	mov.w	sl, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002fba:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 8002fbc:	f8d0 b000 	ldr.w	fp, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002fc0:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002fc4:	ea06 0704 	and.w	r7, r6, r4
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002fc8:	fa04 f40a 	lsl.w	r4, r4, sl
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002fcc:	f1b9 0f01 	cmp.w	r9, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002fd0:	ea6f 0404 	mvn.w	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002fd4:	fa07 f70a 	lsl.w	r7, r7, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002fd8:	ea0b 0b04 	and.w	fp, fp, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002fdc:	ea47 070b 	orr.w	r7, r7, fp
      GPIOx->MODER = temp;
 8002fe0:	6007      	str	r7, [r0, #0]
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002fe2:	f63f af6f 	bhi.w	8002ec4 <HAL_GPIO_Init+0xb0>
 8002fe6:	e75a      	b.n	8002e9e <HAL_GPIO_Init+0x8a>
 8002fe8:	2300      	movs	r3, #0
 8002fea:	e7b9      	b.n	8002f60 <HAL_GPIO_Init+0x14c>
 8002fec:	f04f 0901 	mov.w	r9, #1
 8002ff0:	fa09 f303 	lsl.w	r3, r9, r3
 8002ff4:	e7b4      	b.n	8002f60 <HAL_GPIO_Init+0x14c>
 8002ff6:	f04f 0902 	mov.w	r9, #2
 8002ffa:	fa09 f303 	lsl.w	r3, r9, r3
 8002ffe:	e7af      	b.n	8002f60 <HAL_GPIO_Init+0x14c>
 8003000:	f04f 0903 	mov.w	r9, #3
 8003004:	fa09 f303 	lsl.w	r3, r9, r3
 8003008:	e7aa      	b.n	8002f60 <HAL_GPIO_Init+0x14c>
 800300a:	f04f 0904 	mov.w	r9, #4
 800300e:	fa09 f303 	lsl.w	r3, r9, r3
 8003012:	e7a5      	b.n	8002f60 <HAL_GPIO_Init+0x14c>
 8003014:	f04f 0905 	mov.w	r9, #5
 8003018:	fa09 f303 	lsl.w	r3, r9, r3
 800301c:	e7a0      	b.n	8002f60 <HAL_GPIO_Init+0x14c>
 800301e:	f04f 0906 	mov.w	r9, #6
 8003022:	fa09 f303 	lsl.w	r3, r9, r3
 8003026:	e79b      	b.n	8002f60 <HAL_GPIO_Init+0x14c>
 8003028:	f04f 0907 	mov.w	r9, #7
 800302c:	fa09 f303 	lsl.w	r3, r9, r3
 8003030:	e796      	b.n	8002f60 <HAL_GPIO_Init+0x14c>
 8003032:	f04f 0908 	mov.w	r9, #8
 8003036:	fa09 f303 	lsl.w	r3, r9, r3
 800303a:	e791      	b.n	8002f60 <HAL_GPIO_Init+0x14c>
 800303c:	40020000 	.word	0x40020000
 8003040:	40020800 	.word	0x40020800
 8003044:	40020c00 	.word	0x40020c00
 8003048:	40021000 	.word	0x40021000
 800304c:	40021400 	.word	0x40021400
 8003050:	40023800 	.word	0x40023800
 8003054:	40013c00 	.word	0x40013c00
 8003058:	40021800 	.word	0x40021800
 800305c:	40021c00 	.word	0x40021c00
 8003060:	40022000 	.word	0x40022000
 8003064:	40022400 	.word	0x40022400

08003068 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003068:	b902      	cbnz	r2, 800306c <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800306a:	0409      	lsls	r1, r1, #16
 800306c:	6181      	str	r1, [r0, #24]
 800306e:	4770      	bx	lr

08003070 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8003070:	6943      	ldr	r3, [r0, #20]
 8003072:	4059      	eors	r1, r3
 8003074:	6141      	str	r1, [r0, #20]
 8003076:	4770      	bx	lr

08003078 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8003078:	2800      	cmp	r0, #0
 800307a:	d04f      	beq.n	800311c <HAL_I2C_Init+0xa4>
{
 800307c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 800307e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003082:	4604      	mov	r4, r0
 8003084:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003088:	2b00      	cmp	r3, #0
 800308a:	d03e      	beq.n	800310a <HAL_I2C_Init+0x92>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800308c:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800308e:	2124      	movs	r1, #36	; 0x24

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003090:	6862      	ldr	r2, [r4, #4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003092:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8003096:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003098:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800309c:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 800309e:	f021 0101 	bic.w	r1, r1, #1
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030a2:	2801      	cmp	r0, #1
  __HAL_I2C_DISABLE(hi2c);
 80030a4:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80030a6:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80030a8:	689a      	ldr	r2, [r3, #8]
 80030aa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030ae:	609a      	str	r2, [r3, #8]
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80030b0:	68a2      	ldr	r2, [r4, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030b2:	d02f      	beq.n	8003114 <HAL_I2C_Init+0x9c>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80030b4:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80030b8:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80030ba:	609a      	str	r2, [r3, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80030bc:	d021      	beq.n	8003102 <HAL_I2C_Init+0x8a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80030be:	685e      	ldr	r6, [r3, #4]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030c0:	2100      	movs	r1, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80030c2:	4d17      	ldr	r5, [pc, #92]	; (8003120 <HAL_I2C_Init+0xa8>)
  hi2c->State = HAL_I2C_STATE_READY;
 80030c4:	f04f 0e20 	mov.w	lr, #32
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80030c8:	6922      	ldr	r2, [r4, #16]
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 80030ca:	4608      	mov	r0, r1
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80030cc:	4335      	orrs	r5, r6
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80030ce:	6966      	ldr	r6, [r4, #20]
 80030d0:	69a7      	ldr	r7, [r4, #24]
 80030d2:	4332      	orrs	r2, r6
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80030d4:	605d      	str	r5, [r3, #4]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80030d6:	69e5      	ldr	r5, [r4, #28]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80030d8:	68de      	ldr	r6, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80030da:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80030de:	6a27      	ldr	r7, [r4, #32]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80030e0:	f426 4600 	bic.w	r6, r6, #32768	; 0x8000
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80030e4:	433d      	orrs	r5, r7
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80030e6:	60de      	str	r6, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80030e8:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80030ea:	601d      	str	r5, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	f042 0201 	orr.w	r2, r2, #1
 80030f2:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030f4:	6461      	str	r1, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80030f6:	f884 e041 	strb.w	lr, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80030fa:	6321      	str	r1, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030fc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
  return HAL_OK;
 8003100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003102:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003106:	605a      	str	r2, [r3, #4]
 8003108:	e7d9      	b.n	80030be <HAL_I2C_Init+0x46>
    hi2c->Lock = HAL_UNLOCKED;
 800310a:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 800310e:	f7fe fcb9 	bl	8001a84 <HAL_I2C_MspInit>
 8003112:	e7bb      	b.n	800308c <HAL_I2C_Init+0x14>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003114:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003118:	609a      	str	r2, [r3, #8]
 800311a:	e7d0      	b.n	80030be <HAL_I2C_Init+0x46>
    return HAL_ERROR;
 800311c:	2001      	movs	r0, #1
 800311e:	4770      	bx	lr
 8003120:	02008000 	.word	0x02008000

08003124 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8003124:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003128:	b2db      	uxtb	r3, r3
 800312a:	2b20      	cmp	r3, #32
 800312c:	d001      	beq.n	8003132 <HAL_I2CEx_ConfigAnalogFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800312e:	2002      	movs	r0, #2
 8003130:	4770      	bx	lr
 8003132:	4602      	mov	r2, r0
    __HAL_LOCK(hi2c);
 8003134:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8003138:	2801      	cmp	r0, #1
 800313a:	d0f8      	beq.n	800312e <HAL_I2CEx_ConfigAnalogFilter+0xa>
    hi2c->State = HAL_I2C_STATE_BUSY;
 800313c:	2024      	movs	r0, #36	; 0x24
{
 800313e:	b470      	push	{r4, r5, r6}
    __HAL_I2C_DISABLE(hi2c);
 8003140:	6814      	ldr	r4, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003142:	2600      	movs	r6, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003144:	f882 0041 	strb.w	r0, [r2, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8003148:	6825      	ldr	r5, [r4, #0]
    return HAL_OK;
 800314a:	4630      	mov	r0, r6
    __HAL_I2C_DISABLE(hi2c);
 800314c:	f025 0501 	bic.w	r5, r5, #1
 8003150:	6025      	str	r5, [r4, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003152:	6825      	ldr	r5, [r4, #0]
 8003154:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 8003158:	6025      	str	r5, [r4, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 800315a:	6825      	ldr	r5, [r4, #0]
 800315c:	4329      	orrs	r1, r5
 800315e:	6021      	str	r1, [r4, #0]
    __HAL_I2C_ENABLE(hi2c);
 8003160:	6821      	ldr	r1, [r4, #0]
 8003162:	f041 0101 	orr.w	r1, r1, #1
 8003166:	6021      	str	r1, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8003168:	f882 6040 	strb.w	r6, [r2, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800316c:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
  }
}
 8003170:	bc70      	pop	{r4, r5, r6}
 8003172:	4770      	bx	lr

08003174 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8003174:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b20      	cmp	r3, #32
 800317c:	d001      	beq.n	8003182 <HAL_I2CEx_ConfigDigitalFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800317e:	2002      	movs	r0, #2
 8003180:	4770      	bx	lr
 8003182:	4602      	mov	r2, r0
    __HAL_LOCK(hi2c);
 8003184:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8003188:	2801      	cmp	r0, #1
 800318a:	d0f8      	beq.n	800317e <HAL_I2CEx_ConfigDigitalFilter+0xa>
    hi2c->State = HAL_I2C_STATE_BUSY;
 800318c:	2024      	movs	r0, #36	; 0x24
{
 800318e:	b470      	push	{r4, r5, r6}
    __HAL_I2C_DISABLE(hi2c);
 8003190:	6814      	ldr	r4, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003192:	2600      	movs	r6, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003194:	f882 0041 	strb.w	r0, [r2, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8003198:	6825      	ldr	r5, [r4, #0]
    return HAL_OK;
 800319a:	4630      	mov	r0, r6
    __HAL_I2C_DISABLE(hi2c);
 800319c:	f025 0501 	bic.w	r5, r5, #1
 80031a0:	6025      	str	r5, [r4, #0]
    tmpreg = hi2c->Instance->CR1;
 80031a2:	6825      	ldr	r5, [r4, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 80031a4:	f425 6570 	bic.w	r5, r5, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 80031a8:	ea45 2101 	orr.w	r1, r5, r1, lsl #8
    hi2c->Instance->CR1 = tmpreg;
 80031ac:	6021      	str	r1, [r4, #0]
    __HAL_I2C_ENABLE(hi2c);
 80031ae:	6821      	ldr	r1, [r4, #0]
 80031b0:	f041 0101 	orr.w	r1, r1, #1
 80031b4:	6021      	str	r1, [r4, #0]
    __HAL_UNLOCK(hi2c);
 80031b6:	f882 6040 	strb.w	r6, [r2, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80031ba:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
  }
}
 80031be:	bc70      	pop	{r4, r5, r6}
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop

080031c4 <HAL_PCD_Init>:
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
  uint32_t i = 0;

  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 80031c4:	2800      	cmp	r0, #0
 80031c6:	f000 8213 	beq.w	80035f0 <HAL_PCD_Init+0x42c>
{
 80031ca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = HAL_PCD_STATE_BUSY;
 80031ce:	f04f 0803 	mov.w	r8, #3
 80031d2:	4604      	mov	r4, r0
{
 80031d4:	b08b      	sub	sp, #44	; 0x2c

  /* Disable the Interrupts */
 __HAL_PCD_DISABLE(hpcd);

 /*Init the Core (common init.) */
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 80031d6:	4606      	mov	r6, r0
  hpcd->State = HAL_PCD_STATE_BUSY;
 80031d8:	f880 83b9 	strb.w	r8, [r0, #953]	; 0x3b9

 /* Init endpoints structures */
 for (i = 0; i < 15 ; i++)
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1;
 80031dc:	2501      	movs	r5, #1
  HAL_PCD_MspInit(hpcd);
 80031de:	f7ff f95d 	bl	800249c <HAL_PCD_MspInit>
 __HAL_PCD_DISABLE(hpcd);
 80031e2:	6820      	ldr	r0, [r4, #0]
 80031e4:	f002 f96c 	bl	80054c0 <USB_DisableGlobalInt>
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 80031e8:	f856 eb10 	ldr.w	lr, [r6], #16
 80031ec:	466f      	mov	r7, sp
   hpcd->IN_ep[i].num = i;
 80031ee:	f04f 0a04 	mov.w	sl, #4
 80031f2:	f04f 0b02 	mov.w	fp, #2
 80031f6:	f04f 0905 	mov.w	r9, #5
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 80031fa:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80031fc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80031fe:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003200:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003202:	1d22      	adds	r2, r4, #4
 8003204:	e896 0003 	ldmia.w	r6, {r0, r1}
 8003208:	e887 0003 	stmia.w	r7, {r0, r1}
 800320c:	4670      	mov	r0, lr
   hpcd->IN_ep[i].num = i;
 800320e:	f04f 0709 	mov.w	r7, #9
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 8003212:	ca0e      	ldmia	r2, {r1, r2, r3}
 8003214:	f002 f8f8 	bl	8005408 <USB_CoreInit>
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 8003218:	2100      	movs	r1, #0
 800321a:	6820      	ldr	r0, [r4, #0]
 800321c:	f002 f958 	bl	80054d0 <USB_SetCurrentMode>
   hpcd->IN_ep[i].num = i;
 8003220:	2300      	movs	r3, #0
 8003222:	f04f 0107 	mov.w	r1, #7
 8003226:	2006      	movs	r0, #6
 8003228:	2208      	movs	r2, #8
 800322a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
   hpcd->IN_ep[i].tx_fifo_num = i;
   /* Control until ep is activated */
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800322e:	f884 303b 	strb.w	r3, [r4, #59]	; 0x3b

   hpcd->Instance->DIEPTXF[i] = 0;
 }

 /* Init Device */
 USB_DevInit(hpcd->Instance, hpcd->Init);
 8003232:	f104 0c10 	add.w	ip, r4, #16
   hpcd->IN_ep[i].maxpacket =  0;
 8003236:	6423      	str	r3, [r4, #64]	; 0x40
 USB_DevInit(hpcd->Instance, hpcd->Init);
 8003238:	46ee      	mov	lr, sp
   hpcd->IN_ep[i].xfer_buff = 0;
 800323a:	6463      	str	r3, [r4, #68]	; 0x44
   hpcd->IN_ep[i].xfer_len = 0;
 800323c:	64e3      	str	r3, [r4, #76]	; 0x4c
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800323e:	f884 3057 	strb.w	r3, [r4, #87]	; 0x57
   hpcd->IN_ep[i].maxpacket =  0;
 8003242:	65e3      	str	r3, [r4, #92]	; 0x5c
   hpcd->IN_ep[i].xfer_buff = 0;
 8003244:	6623      	str	r3, [r4, #96]	; 0x60
   hpcd->IN_ep[i].xfer_len = 0;
 8003246:	66a3      	str	r3, [r4, #104]	; 0x68
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003248:	f884 3073 	strb.w	r3, [r4, #115]	; 0x73
   hpcd->IN_ep[i].maxpacket =  0;
 800324c:	67a3      	str	r3, [r4, #120]	; 0x78
   hpcd->IN_ep[i].xfer_buff = 0;
 800324e:	67e3      	str	r3, [r4, #124]	; 0x7c
   hpcd->IN_ep[i].xfer_len = 0;
 8003250:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003254:	f884 308f 	strb.w	r3, [r4, #143]	; 0x8f
   hpcd->IN_ep[i].maxpacket =  0;
 8003258:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
   hpcd->IN_ep[i].xfer_buff = 0;
 800325c:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
   hpcd->IN_ep[i].xfer_len = 0;
 8003260:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003264:	f884 30ab 	strb.w	r3, [r4, #171]	; 0xab
   hpcd->IN_ep[i].maxpacket =  0;
 8003268:	f8c4 30b0 	str.w	r3, [r4, #176]	; 0xb0
   hpcd->IN_ep[i].xfer_buff = 0;
 800326c:	f8c4 30b4 	str.w	r3, [r4, #180]	; 0xb4
   hpcd->IN_ep[i].xfer_len = 0;
 8003270:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
   hpcd->IN_ep[i].num = i;
 8003274:	f884 808c 	strb.w	r8, [r4, #140]	; 0x8c
   hpcd->IN_ep[i].is_in = 1;
 8003278:	f884 5039 	strb.w	r5, [r4, #57]	; 0x39
 800327c:	f884 5055 	strb.w	r5, [r4, #85]	; 0x55
   hpcd->IN_ep[i].num = i;
 8003280:	f884 5054 	strb.w	r5, [r4, #84]	; 0x54
   hpcd->IN_ep[i].is_in = 1;
 8003284:	f884 5071 	strb.w	r5, [r4, #113]	; 0x71
 8003288:	f884 508d 	strb.w	r5, [r4, #141]	; 0x8d
 800328c:	f884 50a9 	strb.w	r5, [r4, #169]	; 0xa9
 8003290:	f884 50c5 	strb.w	r5, [r4, #197]	; 0xc5
   hpcd->IN_ep[i].num = i;
 8003294:	f884 b070 	strb.w	fp, [r4, #112]	; 0x70
 8003298:	f884 a0a8 	strb.w	sl, [r4, #168]	; 0xa8
 800329c:	f884 90c4 	strb.w	r9, [r4, #196]	; 0xc4
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80032a0:	f884 30c7 	strb.w	r3, [r4, #199]	; 0xc7
   hpcd->IN_ep[i].num = i;
 80032a4:	f884 10fc 	strb.w	r1, [r4, #252]	; 0xfc
 80032a8:	f04f 010b 	mov.w	r1, #11
 80032ac:	f884 7134 	strb.w	r7, [r4, #308]	; 0x134
 80032b0:	f04f 070a 	mov.w	r7, #10
   hpcd->IN_ep[i].maxpacket =  0;
 80032b4:	f8c4 30cc 	str.w	r3, [r4, #204]	; 0xcc
   hpcd->IN_ep[i].xfer_buff = 0;
 80032b8:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
   hpcd->IN_ep[i].xfer_len = 0;
 80032bc:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80032c0:	f884 30e3 	strb.w	r3, [r4, #227]	; 0xe3
   hpcd->IN_ep[i].maxpacket =  0;
 80032c4:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
   hpcd->IN_ep[i].xfer_buff = 0;
 80032c8:	f8c4 30ec 	str.w	r3, [r4, #236]	; 0xec
   hpcd->IN_ep[i].xfer_len = 0;
 80032cc:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80032d0:	f884 30ff 	strb.w	r3, [r4, #255]	; 0xff
   hpcd->IN_ep[i].maxpacket =  0;
 80032d4:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
   hpcd->IN_ep[i].xfer_buff = 0;
 80032d8:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
   hpcd->IN_ep[i].xfer_len = 0;
 80032dc:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80032e0:	f884 311b 	strb.w	r3, [r4, #283]	; 0x11b
   hpcd->IN_ep[i].maxpacket =  0;
 80032e4:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
   hpcd->IN_ep[i].xfer_buff = 0;
 80032e8:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
   hpcd->IN_ep[i].xfer_len = 0;
 80032ec:	f8c4 312c 	str.w	r3, [r4, #300]	; 0x12c
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80032f0:	f884 3137 	strb.w	r3, [r4, #311]	; 0x137
   hpcd->IN_ep[i].maxpacket =  0;
 80032f4:	f8c4 313c 	str.w	r3, [r4, #316]	; 0x13c
   hpcd->IN_ep[i].xfer_buff = 0;
 80032f8:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
   hpcd->IN_ep[i].xfer_len = 0;
 80032fc:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003300:	f884 3153 	strb.w	r3, [r4, #339]	; 0x153
   hpcd->IN_ep[i].maxpacket =  0;
 8003304:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
   hpcd->IN_ep[i].xfer_buff = 0;
 8003308:	f8c4 315c 	str.w	r3, [r4, #348]	; 0x15c
   hpcd->IN_ep[i].num = i;
 800330c:	f884 00e0 	strb.w	r0, [r4, #224]	; 0xe0
 8003310:	f884 2118 	strb.w	r2, [r4, #280]	; 0x118
 8003314:	f884 7150 	strb.w	r7, [r4, #336]	; 0x150
   hpcd->IN_ep[i].is_in = 1;
 8003318:	f884 50e1 	strb.w	r5, [r4, #225]	; 0xe1
 800331c:	f884 50fd 	strb.w	r5, [r4, #253]	; 0xfd
 8003320:	f884 5119 	strb.w	r5, [r4, #281]	; 0x119
 8003324:	f884 5135 	strb.w	r5, [r4, #309]	; 0x135
 8003328:	f884 5151 	strb.w	r5, [r4, #337]	; 0x151
   hpcd->IN_ep[i].xfer_len = 0;
 800332c:	f8c4 3164 	str.w	r3, [r4, #356]	; 0x164
   hpcd->IN_ep[i].num = i;
 8003330:	f884 116c 	strb.w	r1, [r4, #364]	; 0x16c
 8003334:	f04f 010c 	mov.w	r1, #12
 8003338:	6827      	ldr	r7, [r4, #0]
 800333a:	f884 1188 	strb.w	r1, [r4, #392]	; 0x188
 800333e:	f04f 010d 	mov.w	r1, #13
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003342:	f884 316f 	strb.w	r3, [r4, #367]	; 0x16f
   hpcd->IN_ep[i].num = i;
 8003346:	f884 11a4 	strb.w	r1, [r4, #420]	; 0x1a4
 800334a:	f04f 010e 	mov.w	r1, #14
   hpcd->IN_ep[i].maxpacket =  0;
 800334e:	f8c4 3174 	str.w	r3, [r4, #372]	; 0x174
   hpcd->IN_ep[i].num = i;
 8003352:	f884 11c0 	strb.w	r1, [r4, #448]	; 0x1c0
   hpcd->OUT_ep[i].num = i;
 8003356:	f04f 0107 	mov.w	r1, #7
   hpcd->IN_ep[i].xfer_buff = 0;
 800335a:	f8c4 3178 	str.w	r3, [r4, #376]	; 0x178
   hpcd->IN_ep[i].xfer_len = 0;
 800335e:	f8c4 3180 	str.w	r3, [r4, #384]	; 0x180
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003362:	f884 318b 	strb.w	r3, [r4, #395]	; 0x18b
   hpcd->IN_ep[i].maxpacket =  0;
 8003366:	f8c4 3190 	str.w	r3, [r4, #400]	; 0x190
   hpcd->IN_ep[i].xfer_buff = 0;
 800336a:	f8c4 3194 	str.w	r3, [r4, #404]	; 0x194
   hpcd->IN_ep[i].xfer_len = 0;
 800336e:	f8c4 319c 	str.w	r3, [r4, #412]	; 0x19c
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003372:	f884 31a7 	strb.w	r3, [r4, #423]	; 0x1a7
   hpcd->IN_ep[i].maxpacket =  0;
 8003376:	f8c4 31ac 	str.w	r3, [r4, #428]	; 0x1ac
   hpcd->IN_ep[i].xfer_buff = 0;
 800337a:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
   hpcd->IN_ep[i].xfer_len = 0;
 800337e:	f8c4 31b8 	str.w	r3, [r4, #440]	; 0x1b8
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003382:	f884 31c3 	strb.w	r3, [r4, #451]	; 0x1c3
   hpcd->IN_ep[i].maxpacket =  0;
 8003386:	f8c4 31c8 	str.w	r3, [r4, #456]	; 0x1c8
   hpcd->IN_ep[i].xfer_buff = 0;
 800338a:	f8c4 31cc 	str.w	r3, [r4, #460]	; 0x1cc
   hpcd->IN_ep[i].xfer_len = 0;
 800338e:	f8c4 31d4 	str.w	r3, [r4, #468]	; 0x1d4
   hpcd->OUT_ep[i].is_in = 0;
 8003392:	f884 31f9 	strb.w	r3, [r4, #505]	; 0x1f9
   hpcd->OUT_ep[i].num = i;
 8003396:	f884 31f8 	strb.w	r3, [r4, #504]	; 0x1f8
   hpcd->IN_ep[i].tx_fifo_num = i;
 800339a:	87e3      	strh	r3, [r4, #62]	; 0x3e
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800339c:	f884 31fb 	strb.w	r3, [r4, #507]	; 0x1fb
   hpcd->OUT_ep[i].maxpacket = 0;
 80033a0:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
   hpcd->OUT_ep[i].xfer_buff = 0;
 80033a4:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
   hpcd->OUT_ep[i].xfer_len = 0;
 80033a8:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
   hpcd->IN_ep[i].is_in = 1;
 80033ac:	f884 516d 	strb.w	r5, [r4, #365]	; 0x16d
 80033b0:	f884 5189 	strb.w	r5, [r4, #393]	; 0x189
 80033b4:	f884 51a5 	strb.w	r5, [r4, #421]	; 0x1a5
 80033b8:	f884 51c1 	strb.w	r5, [r4, #449]	; 0x1c1
   hpcd->Instance->DIEPTXF[i] = 0;
 80033bc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
   hpcd->OUT_ep[i].is_in = 0;
 80033c0:	f884 3215 	strb.w	r3, [r4, #533]	; 0x215
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80033c4:	f884 3217 	strb.w	r3, [r4, #535]	; 0x217
   hpcd->OUT_ep[i].maxpacket = 0;
 80033c8:	f8c4 321c 	str.w	r3, [r4, #540]	; 0x21c
   hpcd->OUT_ep[i].xfer_buff = 0;
 80033cc:	f8c4 3220 	str.w	r3, [r4, #544]	; 0x220
   hpcd->OUT_ep[i].xfer_len = 0;
 80033d0:	f8c4 3228 	str.w	r3, [r4, #552]	; 0x228
   hpcd->OUT_ep[i].num = i;
 80033d4:	f884 5214 	strb.w	r5, [r4, #532]	; 0x214
   hpcd->IN_ep[i].tx_fifo_num = i;
 80033d8:	f8a4 505a 	strh.w	r5, [r4, #90]	; 0x5a
   hpcd->Instance->DIEPTXF[i] = 0;
 80033dc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   hpcd->OUT_ep[i].is_in = 0;
 80033e0:	f884 3231 	strb.w	r3, [r4, #561]	; 0x231
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80033e4:	f884 3233 	strb.w	r3, [r4, #563]	; 0x233
   hpcd->OUT_ep[i].maxpacket = 0;
 80033e8:	f8c4 3238 	str.w	r3, [r4, #568]	; 0x238
   hpcd->OUT_ep[i].xfer_buff = 0;
 80033ec:	f8c4 323c 	str.w	r3, [r4, #572]	; 0x23c
   hpcd->OUT_ep[i].xfer_len = 0;
 80033f0:	f8c4 3244 	str.w	r3, [r4, #580]	; 0x244
   hpcd->OUT_ep[i].num = i;
 80033f4:	f884 b230 	strb.w	fp, [r4, #560]	; 0x230
   hpcd->IN_ep[i].tx_fifo_num = i;
 80033f8:	f8a4 b076 	strh.w	fp, [r4, #118]	; 0x76
   hpcd->Instance->DIEPTXF[i] = 0;
 80033fc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   hpcd->OUT_ep[i].is_in = 0;
 8003400:	f884 324d 	strb.w	r3, [r4, #589]	; 0x24d
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003404:	f884 324f 	strb.w	r3, [r4, #591]	; 0x24f
   hpcd->OUT_ep[i].maxpacket = 0;
 8003408:	f8c4 3254 	str.w	r3, [r4, #596]	; 0x254
   hpcd->OUT_ep[i].xfer_buff = 0;
 800340c:	f8c4 3258 	str.w	r3, [r4, #600]	; 0x258
   hpcd->OUT_ep[i].xfer_len = 0;
 8003410:	f8c4 3260 	str.w	r3, [r4, #608]	; 0x260
   hpcd->OUT_ep[i].num = i;
 8003414:	f884 824c 	strb.w	r8, [r4, #588]	; 0x24c
   hpcd->IN_ep[i].tx_fifo_num = i;
 8003418:	f8a4 8092 	strh.w	r8, [r4, #146]	; 0x92
   hpcd->Instance->DIEPTXF[i] = 0;
 800341c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   hpcd->OUT_ep[i].is_in = 0;
 8003420:	f884 3269 	strb.w	r3, [r4, #617]	; 0x269
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003424:	f884 326b 	strb.w	r3, [r4, #619]	; 0x26b
   hpcd->OUT_ep[i].maxpacket = 0;
 8003428:	f8c4 3270 	str.w	r3, [r4, #624]	; 0x270
   hpcd->OUT_ep[i].xfer_buff = 0;
 800342c:	f8c4 3274 	str.w	r3, [r4, #628]	; 0x274
   hpcd->OUT_ep[i].xfer_len = 0;
 8003430:	f8c4 327c 	str.w	r3, [r4, #636]	; 0x27c
   hpcd->OUT_ep[i].num = i;
 8003434:	f884 a268 	strb.w	sl, [r4, #616]	; 0x268
   hpcd->IN_ep[i].tx_fifo_num = i;
 8003438:	f8a4 a0ae 	strh.w	sl, [r4, #174]	; 0xae
   hpcd->Instance->DIEPTXF[i] = 0;
 800343c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   hpcd->OUT_ep[i].is_in = 0;
 8003440:	f884 3285 	strb.w	r3, [r4, #645]	; 0x285
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003444:	f884 3287 	strb.w	r3, [r4, #647]	; 0x287
   hpcd->OUT_ep[i].maxpacket = 0;
 8003448:	f8c4 328c 	str.w	r3, [r4, #652]	; 0x28c
   hpcd->OUT_ep[i].xfer_buff = 0;
 800344c:	f8c4 3290 	str.w	r3, [r4, #656]	; 0x290
   hpcd->OUT_ep[i].xfer_len = 0;
 8003450:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
   hpcd->OUT_ep[i].num = i;
 8003454:	f884 9284 	strb.w	r9, [r4, #644]	; 0x284
   hpcd->IN_ep[i].tx_fifo_num = i;
 8003458:	f8a4 90ca 	strh.w	r9, [r4, #202]	; 0xca
   hpcd->Instance->DIEPTXF[i] = 0;
 800345c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
   hpcd->OUT_ep[i].is_in = 0;
 8003460:	f884 32a1 	strb.w	r3, [r4, #673]	; 0x2a1
   hpcd->OUT_ep[i].num = i;
 8003464:	f884 02a0 	strb.w	r0, [r4, #672]	; 0x2a0
   hpcd->IN_ep[i].tx_fifo_num = i;
 8003468:	f8a4 00e6 	strh.w	r0, [r4, #230]	; 0xe6
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800346c:	f884 32a3 	strb.w	r3, [r4, #675]	; 0x2a3
   hpcd->OUT_ep[i].maxpacket = 0;
 8003470:	f8c4 32a8 	str.w	r3, [r4, #680]	; 0x2a8
   hpcd->OUT_ep[i].xfer_buff = 0;
 8003474:	f8c4 32ac 	str.w	r3, [r4, #684]	; 0x2ac
   hpcd->OUT_ep[i].xfer_len = 0;
 8003478:	f8c4 32b4 	str.w	r3, [r4, #692]	; 0x2b4
   hpcd->Instance->DIEPTXF[i] = 0;
 800347c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
   hpcd->OUT_ep[i].num = i;
 8003480:	f884 12bc 	strb.w	r1, [r4, #700]	; 0x2bc
   hpcd->IN_ep[i].tx_fifo_num = i;
 8003484:	f04f 0107 	mov.w	r1, #7
   hpcd->OUT_ep[i].is_in = 0;
 8003488:	f884 32bd 	strb.w	r3, [r4, #701]	; 0x2bd
   hpcd->IN_ep[i].tx_fifo_num = i;
 800348c:	f8a4 1102 	strh.w	r1, [r4, #258]	; 0x102
   hpcd->OUT_ep[i].num = i;
 8003490:	f04f 0109 	mov.w	r1, #9
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003494:	f884 32bf 	strb.w	r3, [r4, #703]	; 0x2bf
   hpcd->OUT_ep[i].maxpacket = 0;
 8003498:	f8c4 32c4 	str.w	r3, [r4, #708]	; 0x2c4
   hpcd->OUT_ep[i].xfer_buff = 0;
 800349c:	f8c4 32c8 	str.w	r3, [r4, #712]	; 0x2c8
   hpcd->OUT_ep[i].xfer_len = 0;
 80034a0:	f8c4 32d0 	str.w	r3, [r4, #720]	; 0x2d0
   hpcd->Instance->DIEPTXF[i] = 0;
 80034a4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
   hpcd->OUT_ep[i].is_in = 0;
 80034a8:	f884 32d9 	strb.w	r3, [r4, #729]	; 0x2d9
   hpcd->OUT_ep[i].num = i;
 80034ac:	f884 22d8 	strb.w	r2, [r4, #728]	; 0x2d8
   hpcd->IN_ep[i].tx_fifo_num = i;
 80034b0:	f8a4 211e 	strh.w	r2, [r4, #286]	; 0x11e
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80034b4:	f884 32db 	strb.w	r3, [r4, #731]	; 0x2db
   hpcd->OUT_ep[i].maxpacket = 0;
 80034b8:	f8c4 32e0 	str.w	r3, [r4, #736]	; 0x2e0
   hpcd->OUT_ep[i].xfer_buff = 0;
 80034bc:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
   hpcd->OUT_ep[i].xfer_len = 0;
 80034c0:	f8c4 32ec 	str.w	r3, [r4, #748]	; 0x2ec
   hpcd->Instance->DIEPTXF[i] = 0;
 80034c4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
   hpcd->OUT_ep[i].is_in = 0;
 80034c8:	f884 32f5 	strb.w	r3, [r4, #757]	; 0x2f5
   hpcd->OUT_ep[i].num = i;
 80034cc:	f884 12f4 	strb.w	r1, [r4, #756]	; 0x2f4
   hpcd->IN_ep[i].tx_fifo_num = i;
 80034d0:	f04f 0109 	mov.w	r1, #9
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80034d4:	f884 32f7 	strb.w	r3, [r4, #759]	; 0x2f7
   hpcd->IN_ep[i].tx_fifo_num = i;
 80034d8:	f8a4 113a 	strh.w	r1, [r4, #314]	; 0x13a
   hpcd->OUT_ep[i].num = i;
 80034dc:	f04f 010a 	mov.w	r1, #10
   hpcd->OUT_ep[i].maxpacket = 0;
 80034e0:	f8c4 32fc 	str.w	r3, [r4, #764]	; 0x2fc
   hpcd->OUT_ep[i].xfer_buff = 0;
 80034e4:	f8c4 3300 	str.w	r3, [r4, #768]	; 0x300
   hpcd->OUT_ep[i].xfer_len = 0;
 80034e8:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
   hpcd->Instance->DIEPTXF[i] = 0;
 80034ec:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   hpcd->OUT_ep[i].num = i;
 80034f0:	f884 1310 	strb.w	r1, [r4, #784]	; 0x310
   hpcd->IN_ep[i].tx_fifo_num = i;
 80034f4:	f04f 010a 	mov.w	r1, #10
   hpcd->OUT_ep[i].is_in = 0;
 80034f8:	f884 3311 	strb.w	r3, [r4, #785]	; 0x311
   hpcd->IN_ep[i].tx_fifo_num = i;
 80034fc:	f8a4 1156 	strh.w	r1, [r4, #342]	; 0x156
   hpcd->OUT_ep[i].num = i;
 8003500:	f04f 010b 	mov.w	r1, #11
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003504:	f884 3313 	strb.w	r3, [r4, #787]	; 0x313
   hpcd->OUT_ep[i].maxpacket = 0;
 8003508:	f8c4 3318 	str.w	r3, [r4, #792]	; 0x318
   hpcd->OUT_ep[i].xfer_buff = 0;
 800350c:	f8c4 331c 	str.w	r3, [r4, #796]	; 0x31c
   hpcd->OUT_ep[i].xfer_len = 0;
 8003510:	f8c4 3324 	str.w	r3, [r4, #804]	; 0x324
   hpcd->Instance->DIEPTXF[i] = 0;
 8003514:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   hpcd->OUT_ep[i].num = i;
 8003518:	f884 132c 	strb.w	r1, [r4, #812]	; 0x32c
   hpcd->IN_ep[i].tx_fifo_num = i;
 800351c:	f04f 010b 	mov.w	r1, #11
   hpcd->OUT_ep[i].is_in = 0;
 8003520:	f884 332d 	strb.w	r3, [r4, #813]	; 0x32d
   hpcd->IN_ep[i].tx_fifo_num = i;
 8003524:	f8a4 1172 	strh.w	r1, [r4, #370]	; 0x172
   hpcd->OUT_ep[i].num = i;
 8003528:	f04f 010c 	mov.w	r1, #12
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800352c:	f884 332f 	strb.w	r3, [r4, #815]	; 0x32f
   hpcd->OUT_ep[i].maxpacket = 0;
 8003530:	f8c4 3334 	str.w	r3, [r4, #820]	; 0x334
   hpcd->OUT_ep[i].xfer_buff = 0;
 8003534:	f8c4 3338 	str.w	r3, [r4, #824]	; 0x338
   hpcd->OUT_ep[i].xfer_len = 0;
 8003538:	f8c4 3340 	str.w	r3, [r4, #832]	; 0x340
   hpcd->Instance->DIEPTXF[i] = 0;
 800353c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   hpcd->OUT_ep[i].num = i;
 8003540:	f884 1348 	strb.w	r1, [r4, #840]	; 0x348
   hpcd->IN_ep[i].tx_fifo_num = i;
 8003544:	f04f 010c 	mov.w	r1, #12
   hpcd->OUT_ep[i].is_in = 0;
 8003548:	f884 3349 	strb.w	r3, [r4, #841]	; 0x349
   hpcd->IN_ep[i].tx_fifo_num = i;
 800354c:	f8a4 118e 	strh.w	r1, [r4, #398]	; 0x18e
   hpcd->OUT_ep[i].num = i;
 8003550:	f04f 010d 	mov.w	r1, #13
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003554:	f884 334b 	strb.w	r3, [r4, #843]	; 0x34b
   hpcd->OUT_ep[i].maxpacket = 0;
 8003558:	f8c4 3350 	str.w	r3, [r4, #848]	; 0x350
   hpcd->OUT_ep[i].xfer_buff = 0;
 800355c:	f8c4 3354 	str.w	r3, [r4, #852]	; 0x354
   hpcd->OUT_ep[i].xfer_len = 0;
 8003560:	f8c4 335c 	str.w	r3, [r4, #860]	; 0x35c
   hpcd->Instance->DIEPTXF[i] = 0;
 8003564:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   hpcd->OUT_ep[i].num = i;
 8003568:	f884 1364 	strb.w	r1, [r4, #868]	; 0x364
   hpcd->IN_ep[i].tx_fifo_num = i;
 800356c:	f04f 010d 	mov.w	r1, #13
   hpcd->OUT_ep[i].is_in = 0;
 8003570:	f884 3365 	strb.w	r3, [r4, #869]	; 0x365
   hpcd->IN_ep[i].tx_fifo_num = i;
 8003574:	f8a4 11aa 	strh.w	r1, [r4, #426]	; 0x1aa
   hpcd->OUT_ep[i].num = i;
 8003578:	f04f 010e 	mov.w	r1, #14
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800357c:	f884 3367 	strb.w	r3, [r4, #871]	; 0x367
   hpcd->OUT_ep[i].maxpacket = 0;
 8003580:	f8c4 336c 	str.w	r3, [r4, #876]	; 0x36c
   hpcd->OUT_ep[i].xfer_buff = 0;
 8003584:	f8c4 3370 	str.w	r3, [r4, #880]	; 0x370
   hpcd->OUT_ep[i].xfer_len = 0;
 8003588:	f8c4 3378 	str.w	r3, [r4, #888]	; 0x378
   hpcd->Instance->DIEPTXF[i] = 0;
 800358c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   hpcd->OUT_ep[i].num = i;
 8003590:	f884 1380 	strb.w	r1, [r4, #896]	; 0x380
   hpcd->IN_ep[i].tx_fifo_num = i;
 8003594:	f04f 010e 	mov.w	r1, #14
   hpcd->OUT_ep[i].is_in = 0;
 8003598:	f884 3381 	strb.w	r3, [r4, #897]	; 0x381
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800359c:	f884 3383 	strb.w	r3, [r4, #899]	; 0x383
   hpcd->IN_ep[i].tx_fifo_num = i;
 80035a0:	f8a4 11c6 	strh.w	r1, [r4, #454]	; 0x1c6
   hpcd->OUT_ep[i].maxpacket = 0;
 80035a4:	f8c4 3388 	str.w	r3, [r4, #904]	; 0x388
   hpcd->OUT_ep[i].xfer_buff = 0;
 80035a8:	f8c4 338c 	str.w	r3, [r4, #908]	; 0x38c
   hpcd->OUT_ep[i].xfer_len = 0;
 80035ac:	f8c4 3394 	str.w	r3, [r4, #916]	; 0x394
   hpcd->Instance->DIEPTXF[i] = 0;
 80035b0:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 USB_DevInit(hpcd->Instance, hpcd->Init);
 80035b4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80035b8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80035bc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80035c0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80035c4:	eb04 020a 	add.w	r2, r4, sl
 80035c8:	e896 0003 	ldmia.w	r6, {r0, r1}
 80035cc:	e88e 0003 	stmia.w	lr, {r0, r1}
 80035d0:	ca0e      	ldmia	r2, {r1, r2, r3}
 80035d2:	4638      	mov	r0, r7
 80035d4:	f001 ff96 	bl	8005504 <USB_DevInit>

 hpcd->State= HAL_PCD_STATE_READY;

 /* Activate LPM */
 if (hpcd->Init.lpm_enable ==1)
 80035d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 hpcd->State= HAL_PCD_STATE_READY;
 80035da:	f884 53b9 	strb.w	r5, [r4, #953]	; 0x3b9
 if (hpcd->Init.lpm_enable ==1)
 80035de:	42ab      	cmp	r3, r5
 80035e0:	d008      	beq.n	80035f4 <HAL_PCD_Init+0x430>
 {
   HAL_PCDEx_ActivateBCD(hpcd);
 }
#endif /* USB_OTG_GCCFG_BCDEN */

 USB_DevDisconnect (hpcd->Instance);
 80035e2:	6820      	ldr	r0, [r4, #0]
 80035e4:	f002 f866 	bl	80056b4 <USB_DevDisconnect>
 return HAL_OK;
 80035e8:	2000      	movs	r0, #0
}
 80035ea:	b00b      	add	sp, #44	; 0x2c
 80035ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return HAL_ERROR;
 80035f0:	2001      	movs	r0, #1
 80035f2:	4770      	bx	lr
   HAL_PCDEx_ActivateLPM(hpcd);
 80035f4:	4620      	mov	r0, r4
 80035f6:	f000 f801 	bl	80035fc <HAL_PCDEx_ActivateLPM>
 80035fa:	e7f2      	b.n	80035e2 <HAL_PCD_Init+0x41e>

080035fc <HAL_PCDEx_ActivateLPM>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 80035fc:	6803      	ldr	r3, [r0, #0]
  
  hpcd->lpm_active = ENABLE;
 80035fe:	2101      	movs	r1, #1
  hpcd->LPM_State = LPM_L0;
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003600:	4a08      	ldr	r2, [pc, #32]	; (8003624 <HAL_PCDEx_ActivateLPM+0x28>)
{
 8003602:	b430      	push	{r4, r5}
  hpcd->lpm_active = ENABLE;
 8003604:	f8c0 13f4 	str.w	r1, [r0, #1012]	; 0x3f4
{
 8003608:	4604      	mov	r4, r0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800360a:	6999      	ldr	r1, [r3, #24]
  hpcd->LPM_State = LPM_L0;
 800360c:	2500      	movs	r5, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800360e:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
  hpcd->LPM_State = LPM_L0;
 8003612:	f884 53ec 	strb.w	r5, [r4, #1004]	; 0x3ec
  
  return HAL_OK;  
}
 8003616:	4628      	mov	r0, r5
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003618:	6199      	str	r1, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800361a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800361c:	430a      	orrs	r2, r1
}
 800361e:	bc30      	pop	{r4, r5}
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003620:	655a      	str	r2, [r3, #84]	; 0x54
}
 8003622:	4770      	bx	lr
 8003624:	10000003 	.word	0x10000003

08003628 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8003628:	4a1b      	ldr	r2, [pc, #108]	; (8003698 <HAL_PWREx_EnableOverDrive+0x70>)
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800362a:	4b1c      	ldr	r3, [pc, #112]	; (800369c <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800362c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800362e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
{
 8003632:	b530      	push	{r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8003634:	6411      	str	r1, [r2, #64]	; 0x40
{
 8003636:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 8003638:	6c12      	ldr	r2, [r2, #64]	; 0x40

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800363a:	461c      	mov	r4, r3
  __HAL_RCC_PWR_CLK_ENABLE();
 800363c:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8003640:	9201      	str	r2, [sp, #4]
 8003642:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800364a:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800364c:	f7fe ffb2 	bl	80025b4 <HAL_GetTick>
 8003650:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003652:	e005      	b.n	8003660 <HAL_PWREx_EnableOverDrive+0x38>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003654:	f7fe ffae 	bl	80025b4 <HAL_GetTick>
 8003658:	1b40      	subs	r0, r0, r5
 800365a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800365e:	d817      	bhi.n	8003690 <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003660:	6863      	ldr	r3, [r4, #4]
 8003662:	03da      	lsls	r2, r3, #15
 8003664:	d5f6      	bpl.n	8003654 <HAL_PWREx_EnableOverDrive+0x2c>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003666:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003668:	4d0c      	ldr	r5, [pc, #48]	; (800369c <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800366a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800366e:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8003670:	f7fe ffa0 	bl	80025b4 <HAL_GetTick>
 8003674:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003676:	e005      	b.n	8003684 <HAL_PWREx_EnableOverDrive+0x5c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003678:	f7fe ff9c 	bl	80025b4 <HAL_GetTick>
 800367c:	1b00      	subs	r0, r0, r4
 800367e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003682:	d805      	bhi.n	8003690 <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003684:	686b      	ldr	r3, [r5, #4]
 8003686:	039b      	lsls	r3, r3, #14
 8003688:	d5f6      	bpl.n	8003678 <HAL_PWREx_EnableOverDrive+0x50>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 800368a:	2000      	movs	r0, #0
}
 800368c:	b003      	add	sp, #12
 800368e:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 8003690:	2003      	movs	r0, #3
}
 8003692:	b003      	add	sp, #12
 8003694:	bd30      	pop	{r4, r5, pc}
 8003696:	bf00      	nop
 8003698:	40023800 	.word	0x40023800
 800369c:	40007000 	.word	0x40007000

080036a0 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036a0:	2800      	cmp	r0, #0
 80036a2:	f000 81d0 	beq.w	8003a46 <HAL_RCC_OscConfig+0x3a6>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036a6:	6803      	ldr	r3, [r0, #0]
{
 80036a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036ac:	07dd      	lsls	r5, r3, #31
{
 80036ae:	b082      	sub	sp, #8
 80036b0:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036b2:	d530      	bpl.n	8003716 <HAL_RCC_OscConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036b4:	49aa      	ldr	r1, [pc, #680]	; (8003960 <HAL_RCC_OscConfig+0x2c0>)
 80036b6:	688a      	ldr	r2, [r1, #8]
 80036b8:	f002 020c 	and.w	r2, r2, #12
 80036bc:	2a04      	cmp	r2, #4
 80036be:	f000 8119 	beq.w	80038f4 <HAL_RCC_OscConfig+0x254>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036c2:	688a      	ldr	r2, [r1, #8]
 80036c4:	f002 020c 	and.w	r2, r2, #12
 80036c8:	2a08      	cmp	r2, #8
 80036ca:	f000 810f 	beq.w	80038ec <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036ce:	6863      	ldr	r3, [r4, #4]
 80036d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036d4:	f000 8152 	beq.w	800397c <HAL_RCC_OscConfig+0x2dc>
 80036d8:	2b00      	cmp	r3, #0
 80036da:	f000 80db 	beq.w	8003894 <HAL_RCC_OscConfig+0x1f4>
 80036de:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036e2:	4b9f      	ldr	r3, [pc, #636]	; (8003960 <HAL_RCC_OscConfig+0x2c0>)
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	f000 81a6 	beq.w	8003a36 <HAL_RCC_OscConfig+0x396>
 80036ea:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80036ee:	601a      	str	r2, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036f6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036f8:	f7fe ff5c 	bl	80025b4 <HAL_GetTick>

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036fc:	4d98      	ldr	r5, [pc, #608]	; (8003960 <HAL_RCC_OscConfig+0x2c0>)
        tickstart = HAL_GetTick();
 80036fe:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003700:	e005      	b.n	800370e <HAL_RCC_OscConfig+0x6e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003702:	f7fe ff57 	bl	80025b4 <HAL_GetTick>
 8003706:	1b80      	subs	r0, r0, r6
 8003708:	2864      	cmp	r0, #100	; 0x64
 800370a:	f200 80eb 	bhi.w	80038e4 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800370e:	682b      	ldr	r3, [r5, #0]
 8003710:	039a      	lsls	r2, r3, #14
 8003712:	d5f6      	bpl.n	8003702 <HAL_RCC_OscConfig+0x62>
 8003714:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003716:	079f      	lsls	r7, r3, #30
 8003718:	d529      	bpl.n	800376e <HAL_RCC_OscConfig+0xce>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800371a:	4a91      	ldr	r2, [pc, #580]	; (8003960 <HAL_RCC_OscConfig+0x2c0>)
 800371c:	6891      	ldr	r1, [r2, #8]
 800371e:	f011 0f0c 	tst.w	r1, #12
 8003722:	f000 8082 	beq.w	800382a <HAL_RCC_OscConfig+0x18a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003726:	6891      	ldr	r1, [r2, #8]
 8003728:	f001 010c 	and.w	r1, r1, #12
 800372c:	2908      	cmp	r1, #8
 800372e:	d079      	beq.n	8003824 <HAL_RCC_OscConfig+0x184>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003730:	68e3      	ldr	r3, [r4, #12]
 8003732:	2b00      	cmp	r3, #0
 8003734:	f000 8109 	beq.w	800394a <HAL_RCC_OscConfig+0x2aa>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003738:	4b89      	ldr	r3, [pc, #548]	; (8003960 <HAL_RCC_OscConfig+0x2c0>)
 800373a:	681a      	ldr	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800373c:	461d      	mov	r5, r3
        __HAL_RCC_HSI_ENABLE();
 800373e:	f042 0201 	orr.w	r2, r2, #1
 8003742:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003744:	f7fe ff36 	bl	80025b4 <HAL_GetTick>
 8003748:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800374a:	e005      	b.n	8003758 <HAL_RCC_OscConfig+0xb8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800374c:	f7fe ff32 	bl	80025b4 <HAL_GetTick>
 8003750:	1b80      	subs	r0, r0, r6
 8003752:	2802      	cmp	r0, #2
 8003754:	f200 80c6 	bhi.w	80038e4 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003758:	682b      	ldr	r3, [r5, #0]
 800375a:	0798      	lsls	r0, r3, #30
 800375c:	d5f6      	bpl.n	800374c <HAL_RCC_OscConfig+0xac>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800375e:	682b      	ldr	r3, [r5, #0]
 8003760:	6922      	ldr	r2, [r4, #16]
 8003762:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003766:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800376a:	602b      	str	r3, [r5, #0]
 800376c:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800376e:	071a      	lsls	r2, r3, #28
 8003770:	d41f      	bmi.n	80037b2 <HAL_RCC_OscConfig+0x112>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003772:	075d      	lsls	r5, r3, #29
 8003774:	d536      	bpl.n	80037e4 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003776:	4b7a      	ldr	r3, [pc, #488]	; (8003960 <HAL_RCC_OscConfig+0x2c0>)
 8003778:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800377a:	00d0      	lsls	r0, r2, #3
 800377c:	d573      	bpl.n	8003866 <HAL_RCC_OscConfig+0x1c6>
  FlagStatus pwrclkchanged = RESET;
 800377e:	2500      	movs	r5, #0
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003780:	4b78      	ldr	r3, [pc, #480]	; (8003964 <HAL_RCC_OscConfig+0x2c4>)
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	05d1      	lsls	r1, r2, #23
 8003786:	f140 809c 	bpl.w	80038c2 <HAL_RCC_OscConfig+0x222>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800378a:	68a3      	ldr	r3, [r4, #8]
 800378c:	2b01      	cmp	r3, #1
 800378e:	f000 80fb 	beq.w	8003988 <HAL_RCC_OscConfig+0x2e8>
 8003792:	2b00      	cmp	r3, #0
 8003794:	f000 80b8 	beq.w	8003908 <HAL_RCC_OscConfig+0x268>
 8003798:	2b05      	cmp	r3, #5
 800379a:	4b71      	ldr	r3, [pc, #452]	; (8003960 <HAL_RCC_OscConfig+0x2c0>)
 800379c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800379e:	f000 810c 	beq.w	80039ba <HAL_RCC_OscConfig+0x31a>
 80037a2:	f022 0201 	bic.w	r2, r2, #1
 80037a6:	671a      	str	r2, [r3, #112]	; 0x70
 80037a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80037aa:	f022 0204 	bic.w	r2, r2, #4
 80037ae:	671a      	str	r2, [r3, #112]	; 0x70
 80037b0:	e0ef      	b.n	8003992 <HAL_RCC_OscConfig+0x2f2>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80037b2:	6963      	ldr	r3, [r4, #20]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d043      	beq.n	8003840 <HAL_RCC_OscConfig+0x1a0>
      __HAL_RCC_LSI_ENABLE();
 80037b8:	4b69      	ldr	r3, [pc, #420]	; (8003960 <HAL_RCC_OscConfig+0x2c0>)
 80037ba:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037bc:	461d      	mov	r5, r3
      __HAL_RCC_LSI_ENABLE();
 80037be:	f042 0201 	orr.w	r2, r2, #1
 80037c2:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 80037c4:	f7fe fef6 	bl	80025b4 <HAL_GetTick>
 80037c8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037ca:	e005      	b.n	80037d8 <HAL_RCC_OscConfig+0x138>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037cc:	f7fe fef2 	bl	80025b4 <HAL_GetTick>
 80037d0:	1b80      	subs	r0, r0, r6
 80037d2:	2802      	cmp	r0, #2
 80037d4:	f200 8086 	bhi.w	80038e4 <HAL_RCC_OscConfig+0x244>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037d8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80037da:	079b      	lsls	r3, r3, #30
 80037dc:	d5f6      	bpl.n	80037cc <HAL_RCC_OscConfig+0x12c>
 80037de:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037e0:	075d      	lsls	r5, r3, #29
 80037e2:	d4c8      	bmi.n	8003776 <HAL_RCC_OscConfig+0xd6>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037e4:	69a2      	ldr	r2, [r4, #24]
 80037e6:	b1ca      	cbz	r2, 800381c <HAL_RCC_OscConfig+0x17c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037e8:	4b5d      	ldr	r3, [pc, #372]	; (8003960 <HAL_RCC_OscConfig+0x2c0>)
 80037ea:	6899      	ldr	r1, [r3, #8]
 80037ec:	f001 010c 	and.w	r1, r1, #12
 80037f0:	2908      	cmp	r1, #8
 80037f2:	d021      	beq.n	8003838 <HAL_RCC_OscConfig+0x198>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037f4:	2a02      	cmp	r2, #2
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037f6:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037f8:	f000 80e7 	beq.w	80039ca <HAL_RCC_OscConfig+0x32a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037fc:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003800:	461c      	mov	r4, r3
        __HAL_RCC_PLL_DISABLE();
 8003802:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003804:	f7fe fed6 	bl	80025b4 <HAL_GetTick>
 8003808:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800380a:	e004      	b.n	8003816 <HAL_RCC_OscConfig+0x176>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800380c:	f7fe fed2 	bl	80025b4 <HAL_GetTick>
 8003810:	1b40      	subs	r0, r0, r5
 8003812:	2802      	cmp	r0, #2
 8003814:	d866      	bhi.n	80038e4 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003816:	6823      	ldr	r3, [r4, #0]
 8003818:	019b      	lsls	r3, r3, #6
 800381a:	d4f7      	bmi.n	800380c <HAL_RCC_OscConfig+0x16c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 800381c:	2000      	movs	r0, #0
}
 800381e:	b002      	add	sp, #8
 8003820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003824:	6852      	ldr	r2, [r2, #4]
 8003826:	0256      	lsls	r6, r2, #9
 8003828:	d482      	bmi.n	8003730 <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800382a:	4a4d      	ldr	r2, [pc, #308]	; (8003960 <HAL_RCC_OscConfig+0x2c0>)
 800382c:	6812      	ldr	r2, [r2, #0]
 800382e:	0795      	lsls	r5, r2, #30
 8003830:	d524      	bpl.n	800387c <HAL_RCC_OscConfig+0x1dc>
 8003832:	68e2      	ldr	r2, [r4, #12]
 8003834:	2a01      	cmp	r2, #1
 8003836:	d021      	beq.n	800387c <HAL_RCC_OscConfig+0x1dc>
    return HAL_ERROR;
 8003838:	2001      	movs	r0, #1
}
 800383a:	b002      	add	sp, #8
 800383c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8003840:	4b47      	ldr	r3, [pc, #284]	; (8003960 <HAL_RCC_OscConfig+0x2c0>)
 8003842:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003844:	461d      	mov	r5, r3
      __HAL_RCC_LSI_DISABLE();
 8003846:	f022 0201 	bic.w	r2, r2, #1
 800384a:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 800384c:	f7fe feb2 	bl	80025b4 <HAL_GetTick>
 8003850:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003852:	e004      	b.n	800385e <HAL_RCC_OscConfig+0x1be>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003854:	f7fe feae 	bl	80025b4 <HAL_GetTick>
 8003858:	1b80      	subs	r0, r0, r6
 800385a:	2802      	cmp	r0, #2
 800385c:	d842      	bhi.n	80038e4 <HAL_RCC_OscConfig+0x244>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800385e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8003860:	079f      	lsls	r7, r3, #30
 8003862:	d4f7      	bmi.n	8003854 <HAL_RCC_OscConfig+0x1b4>
 8003864:	e7bb      	b.n	80037de <HAL_RCC_OscConfig+0x13e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003866:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 8003868:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800386a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800386e:	641a      	str	r2, [r3, #64]	; 0x40
 8003870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003876:	9301      	str	r3, [sp, #4]
 8003878:	9b01      	ldr	r3, [sp, #4]
 800387a:	e781      	b.n	8003780 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800387c:	4938      	ldr	r1, [pc, #224]	; (8003960 <HAL_RCC_OscConfig+0x2c0>)
 800387e:	6920      	ldr	r0, [r4, #16]
 8003880:	680a      	ldr	r2, [r1, #0]
 8003882:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8003886:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800388a:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800388c:	071a      	lsls	r2, r3, #28
 800388e:	f57f af70 	bpl.w	8003772 <HAL_RCC_OscConfig+0xd2>
 8003892:	e78e      	b.n	80037b2 <HAL_RCC_OscConfig+0x112>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003894:	4b32      	ldr	r3, [pc, #200]	; (8003960 <HAL_RCC_OscConfig+0x2c0>)
 8003896:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003898:	461d      	mov	r5, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800389a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800389e:	601a      	str	r2, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80038a6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80038a8:	f7fe fe84 	bl	80025b4 <HAL_GetTick>
 80038ac:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038ae:	e004      	b.n	80038ba <HAL_RCC_OscConfig+0x21a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038b0:	f7fe fe80 	bl	80025b4 <HAL_GetTick>
 80038b4:	1b80      	subs	r0, r0, r6
 80038b6:	2864      	cmp	r0, #100	; 0x64
 80038b8:	d814      	bhi.n	80038e4 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038ba:	682b      	ldr	r3, [r5, #0]
 80038bc:	039b      	lsls	r3, r3, #14
 80038be:	d4f7      	bmi.n	80038b0 <HAL_RCC_OscConfig+0x210>
 80038c0:	e728      	b.n	8003714 <HAL_RCC_OscConfig+0x74>
      PWR->CR1 |= PWR_CR1_DBP;
 80038c2:	681a      	ldr	r2, [r3, #0]
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038c4:	461e      	mov	r6, r3
      PWR->CR1 |= PWR_CR1_DBP;
 80038c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038ca:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80038cc:	f7fe fe72 	bl	80025b4 <HAL_GetTick>
 80038d0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038d2:	6833      	ldr	r3, [r6, #0]
 80038d4:	05da      	lsls	r2, r3, #23
 80038d6:	f53f af58 	bmi.w	800378a <HAL_RCC_OscConfig+0xea>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80038da:	f7fe fe6b 	bl	80025b4 <HAL_GetTick>
 80038de:	1bc0      	subs	r0, r0, r7
 80038e0:	2864      	cmp	r0, #100	; 0x64
 80038e2:	d9f6      	bls.n	80038d2 <HAL_RCC_OscConfig+0x232>
            return HAL_TIMEOUT;
 80038e4:	2003      	movs	r0, #3
}
 80038e6:	b002      	add	sp, #8
 80038e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038ec:	684a      	ldr	r2, [r1, #4]
 80038ee:	0250      	lsls	r0, r2, #9
 80038f0:	f57f aeed 	bpl.w	80036ce <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038f4:	4a1a      	ldr	r2, [pc, #104]	; (8003960 <HAL_RCC_OscConfig+0x2c0>)
 80038f6:	6812      	ldr	r2, [r2, #0]
 80038f8:	0391      	lsls	r1, r2, #14
 80038fa:	f57f af0c 	bpl.w	8003716 <HAL_RCC_OscConfig+0x76>
 80038fe:	6862      	ldr	r2, [r4, #4]
 8003900:	2a00      	cmp	r2, #0
 8003902:	f47f af08 	bne.w	8003716 <HAL_RCC_OscConfig+0x76>
 8003906:	e797      	b.n	8003838 <HAL_RCC_OscConfig+0x198>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003908:	4b15      	ldr	r3, [pc, #84]	; (8003960 <HAL_RCC_OscConfig+0x2c0>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800390a:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800390e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003910:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003912:	f022 0201 	bic.w	r2, r2, #1
 8003916:	671a      	str	r2, [r3, #112]	; 0x70
 8003918:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800391a:	f022 0204 	bic.w	r2, r2, #4
 800391e:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8003920:	f7fe fe48 	bl	80025b4 <HAL_GetTick>
 8003924:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003926:	e004      	b.n	8003932 <HAL_RCC_OscConfig+0x292>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003928:	f7fe fe44 	bl	80025b4 <HAL_GetTick>
 800392c:	1bc0      	subs	r0, r0, r7
 800392e:	4540      	cmp	r0, r8
 8003930:	d8d8      	bhi.n	80038e4 <HAL_RCC_OscConfig+0x244>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003932:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8003934:	0798      	lsls	r0, r3, #30
 8003936:	d4f7      	bmi.n	8003928 <HAL_RCC_OscConfig+0x288>
    if(pwrclkchanged == SET)
 8003938:	2d00      	cmp	r5, #0
 800393a:	f43f af53 	beq.w	80037e4 <HAL_RCC_OscConfig+0x144>
      __HAL_RCC_PWR_CLK_DISABLE();
 800393e:	4a08      	ldr	r2, [pc, #32]	; (8003960 <HAL_RCC_OscConfig+0x2c0>)
 8003940:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003942:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003946:	6413      	str	r3, [r2, #64]	; 0x40
 8003948:	e74c      	b.n	80037e4 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_HSI_DISABLE();
 800394a:	4b05      	ldr	r3, [pc, #20]	; (8003960 <HAL_RCC_OscConfig+0x2c0>)
 800394c:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800394e:	461d      	mov	r5, r3
        __HAL_RCC_HSI_DISABLE();
 8003950:	f022 0201 	bic.w	r2, r2, #1
 8003954:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003956:	f7fe fe2d 	bl	80025b4 <HAL_GetTick>
 800395a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800395c:	e009      	b.n	8003972 <HAL_RCC_OscConfig+0x2d2>
 800395e:	bf00      	nop
 8003960:	40023800 	.word	0x40023800
 8003964:	40007000 	.word	0x40007000
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003968:	f7fe fe24 	bl	80025b4 <HAL_GetTick>
 800396c:	1b80      	subs	r0, r0, r6
 800396e:	2802      	cmp	r0, #2
 8003970:	d8b8      	bhi.n	80038e4 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003972:	682b      	ldr	r3, [r5, #0]
 8003974:	0799      	lsls	r1, r3, #30
 8003976:	d4f7      	bmi.n	8003968 <HAL_RCC_OscConfig+0x2c8>
 8003978:	6823      	ldr	r3, [r4, #0]
 800397a:	e6f8      	b.n	800376e <HAL_RCC_OscConfig+0xce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800397c:	4a33      	ldr	r2, [pc, #204]	; (8003a4c <HAL_RCC_OscConfig+0x3ac>)
 800397e:	6813      	ldr	r3, [r2, #0]
 8003980:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003984:	6013      	str	r3, [r2, #0]
 8003986:	e6b7      	b.n	80036f8 <HAL_RCC_OscConfig+0x58>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003988:	4a30      	ldr	r2, [pc, #192]	; (8003a4c <HAL_RCC_OscConfig+0x3ac>)
 800398a:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800398c:	f043 0301 	orr.w	r3, r3, #1
 8003990:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 8003992:	f7fe fe0f 	bl	80025b4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003996:	4e2d      	ldr	r6, [pc, #180]	; (8003a4c <HAL_RCC_OscConfig+0x3ac>)
      tickstart = HAL_GetTick();
 8003998:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800399a:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800399e:	e005      	b.n	80039ac <HAL_RCC_OscConfig+0x30c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039a0:	f7fe fe08 	bl	80025b4 <HAL_GetTick>
 80039a4:	eba0 0008 	sub.w	r0, r0, r8
 80039a8:	42b8      	cmp	r0, r7
 80039aa:	d89b      	bhi.n	80038e4 <HAL_RCC_OscConfig+0x244>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039ac:	6f33      	ldr	r3, [r6, #112]	; 0x70
 80039ae:	079b      	lsls	r3, r3, #30
 80039b0:	d5f6      	bpl.n	80039a0 <HAL_RCC_OscConfig+0x300>
    if(pwrclkchanged == SET)
 80039b2:	2d00      	cmp	r5, #0
 80039b4:	f43f af16 	beq.w	80037e4 <HAL_RCC_OscConfig+0x144>
 80039b8:	e7c1      	b.n	800393e <HAL_RCC_OscConfig+0x29e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039ba:	f042 0204 	orr.w	r2, r2, #4
 80039be:	671a      	str	r2, [r3, #112]	; 0x70
 80039c0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80039c2:	f042 0201 	orr.w	r2, r2, #1
 80039c6:	671a      	str	r2, [r3, #112]	; 0x70
 80039c8:	e7e3      	b.n	8003992 <HAL_RCC_OscConfig+0x2f2>
        __HAL_RCC_PLL_DISABLE();
 80039ca:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039ce:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 80039d0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80039d2:	f7fe fdef 	bl	80025b4 <HAL_GetTick>
 80039d6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039d8:	e005      	b.n	80039e6 <HAL_RCC_OscConfig+0x346>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039da:	f7fe fdeb 	bl	80025b4 <HAL_GetTick>
 80039de:	1b80      	subs	r0, r0, r6
 80039e0:	2802      	cmp	r0, #2
 80039e2:	f63f af7f 	bhi.w	80038e4 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039e6:	682b      	ldr	r3, [r5, #0]
 80039e8:	0199      	lsls	r1, r3, #6
 80039ea:	d4f6      	bmi.n	80039da <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039ec:	6a22      	ldr	r2, [r4, #32]
 80039ee:	69e3      	ldr	r3, [r4, #28]
 80039f0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80039f2:	4313      	orrs	r3, r2
 80039f4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80039f6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80039f8:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80039fc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80039fe:	0852      	lsrs	r2, r2, #1
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a00:	4c12      	ldr	r4, [pc, #72]	; (8003a4c <HAL_RCC_OscConfig+0x3ac>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a02:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8003a06:	3a01      	subs	r2, #1
 8003a08:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8003a0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003a10:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8003a12:	682b      	ldr	r3, [r5, #0]
 8003a14:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a18:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003a1a:	f7fe fdcb 	bl	80025b4 <HAL_GetTick>
 8003a1e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a20:	e005      	b.n	8003a2e <HAL_RCC_OscConfig+0x38e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a22:	f7fe fdc7 	bl	80025b4 <HAL_GetTick>
 8003a26:	1b40      	subs	r0, r0, r5
 8003a28:	2802      	cmp	r0, #2
 8003a2a:	f63f af5b 	bhi.w	80038e4 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a2e:	6823      	ldr	r3, [r4, #0]
 8003a30:	019a      	lsls	r2, r3, #6
 8003a32:	d5f6      	bpl.n	8003a22 <HAL_RCC_OscConfig+0x382>
 8003a34:	e6f2      	b.n	800381c <HAL_RCC_OscConfig+0x17c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a36:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003a3a:	601a      	str	r2, [r3, #0]
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003a42:	601a      	str	r2, [r3, #0]
 8003a44:	e658      	b.n	80036f8 <HAL_RCC_OscConfig+0x58>
    return HAL_ERROR;
 8003a46:	2001      	movs	r0, #1
}
 8003a48:	4770      	bx	lr
 8003a4a:	bf00      	nop
 8003a4c:	40023800 	.word	0x40023800

08003a50 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a50:	b178      	cbz	r0, 8003a72 <HAL_RCC_ClockConfig+0x22>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a52:	4a53      	ldr	r2, [pc, #332]	; (8003ba0 <HAL_RCC_ClockConfig+0x150>)
 8003a54:	6813      	ldr	r3, [r2, #0]
 8003a56:	f003 030f 	and.w	r3, r3, #15
 8003a5a:	428b      	cmp	r3, r1
 8003a5c:	d20b      	bcs.n	8003a76 <HAL_RCC_ClockConfig+0x26>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a5e:	6813      	ldr	r3, [r2, #0]
 8003a60:	f023 030f 	bic.w	r3, r3, #15
 8003a64:	430b      	orrs	r3, r1
 8003a66:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a68:	6813      	ldr	r3, [r2, #0]
 8003a6a:	f003 030f 	and.w	r3, r3, #15
 8003a6e:	4299      	cmp	r1, r3
 8003a70:	d001      	beq.n	8003a76 <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 8003a72:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);

  return HAL_OK;
}
 8003a74:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a76:	6803      	ldr	r3, [r0, #0]
 8003a78:	079a      	lsls	r2, r3, #30
{
 8003a7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a7e:	d506      	bpl.n	8003a8e <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a80:	4c48      	ldr	r4, [pc, #288]	; (8003ba4 <HAL_RCC_ClockConfig+0x154>)
 8003a82:	6885      	ldr	r5, [r0, #8]
 8003a84:	68a2      	ldr	r2, [r4, #8]
 8003a86:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003a8a:	432a      	orrs	r2, r5
 8003a8c:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a8e:	07db      	lsls	r3, r3, #31
 8003a90:	4604      	mov	r4, r0
 8003a92:	460d      	mov	r5, r1
 8003a94:	d521      	bpl.n	8003ada <HAL_RCC_ClockConfig+0x8a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a96:	6842      	ldr	r2, [r0, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a98:	4b42      	ldr	r3, [pc, #264]	; (8003ba4 <HAL_RCC_ClockConfig+0x154>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a9a:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a9c:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a9e:	d07b      	beq.n	8003b98 <HAL_RCC_ClockConfig+0x148>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003aa0:	2a02      	cmp	r2, #2
 8003aa2:	d071      	beq.n	8003b88 <HAL_RCC_ClockConfig+0x138>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aa4:	0798      	lsls	r0, r3, #30
 8003aa6:	d528      	bpl.n	8003afa <HAL_RCC_ClockConfig+0xaa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003aa8:	493e      	ldr	r1, [pc, #248]	; (8003ba4 <HAL_RCC_ClockConfig+0x154>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003aaa:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003aae:	688b      	ldr	r3, [r1, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ab0:	460e      	mov	r6, r1
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ab2:	f023 0303 	bic.w	r3, r3, #3
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8003aba:	f7fe fd7b 	bl	80025b4 <HAL_GetTick>
 8003abe:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ac0:	e004      	b.n	8003acc <HAL_RCC_ClockConfig+0x7c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ac2:	f7fe fd77 	bl	80025b4 <HAL_GetTick>
 8003ac6:	1bc0      	subs	r0, r0, r7
 8003ac8:	4540      	cmp	r0, r8
 8003aca:	d862      	bhi.n	8003b92 <HAL_RCC_ClockConfig+0x142>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003acc:	68b3      	ldr	r3, [r6, #8]
 8003ace:	6862      	ldr	r2, [r4, #4]
 8003ad0:	f003 030c 	and.w	r3, r3, #12
 8003ad4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003ad8:	d1f3      	bne.n	8003ac2 <HAL_RCC_ClockConfig+0x72>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ada:	4a31      	ldr	r2, [pc, #196]	; (8003ba0 <HAL_RCC_ClockConfig+0x150>)
 8003adc:	6813      	ldr	r3, [r2, #0]
 8003ade:	f003 030f 	and.w	r3, r3, #15
 8003ae2:	429d      	cmp	r5, r3
 8003ae4:	d20c      	bcs.n	8003b00 <HAL_RCC_ClockConfig+0xb0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ae6:	6813      	ldr	r3, [r2, #0]
 8003ae8:	f023 030f 	bic.w	r3, r3, #15
 8003aec:	432b      	orrs	r3, r5
 8003aee:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003af0:	6813      	ldr	r3, [r2, #0]
 8003af2:	f003 030f 	and.w	r3, r3, #15
 8003af6:	429d      	cmp	r5, r3
 8003af8:	d002      	beq.n	8003b00 <HAL_RCC_ClockConfig+0xb0>
    return HAL_ERROR;
 8003afa:	2001      	movs	r0, #1
 8003afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b00:	6823      	ldr	r3, [r4, #0]
 8003b02:	0759      	lsls	r1, r3, #29
 8003b04:	d506      	bpl.n	8003b14 <HAL_RCC_ClockConfig+0xc4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b06:	4927      	ldr	r1, [pc, #156]	; (8003ba4 <HAL_RCC_ClockConfig+0x154>)
 8003b08:	68e0      	ldr	r0, [r4, #12]
 8003b0a:	688a      	ldr	r2, [r1, #8]
 8003b0c:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8003b10:	4302      	orrs	r2, r0
 8003b12:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b14:	071a      	lsls	r2, r3, #28
 8003b16:	d507      	bpl.n	8003b28 <HAL_RCC_ClockConfig+0xd8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b18:	4a22      	ldr	r2, [pc, #136]	; (8003ba4 <HAL_RCC_ClockConfig+0x154>)
 8003b1a:	6921      	ldr	r1, [r4, #16]
 8003b1c:	6893      	ldr	r3, [r2, #8]
 8003b1e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8003b22:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003b26:	6093      	str	r3, [r2, #8]
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b28:	4a1e      	ldr	r2, [pc, #120]	; (8003ba4 <HAL_RCC_ClockConfig+0x154>)
 8003b2a:	6893      	ldr	r3, [r2, #8]
 8003b2c:	f003 030c 	and.w	r3, r3, #12
 8003b30:	2b04      	cmp	r3, #4
 8003b32:	d027      	beq.n	8003b84 <HAL_RCC_ClockConfig+0x134>
 8003b34:	2b08      	cmp	r3, #8
 8003b36:	d12a      	bne.n	8003b8e <HAL_RCC_ClockConfig+0x13e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b38:	6851      	ldr	r1, [r2, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003b3a:	6850      	ldr	r0, [r2, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b3c:	f001 013f 	and.w	r1, r1, #63	; 0x3f
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos));
 8003b40:	6852      	ldr	r2, [r2, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003b42:	0243      	lsls	r3, r0, #9
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos));
 8003b44:	f3c2 1288 	ubfx	r2, r2, #6, #9
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos));
 8003b48:	bf4c      	ite	mi
 8003b4a:	4b17      	ldrmi	r3, [pc, #92]	; (8003ba8 <HAL_RCC_ClockConfig+0x158>)
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos));
 8003b4c:	4b17      	ldrpl	r3, [pc, #92]	; (8003bac <HAL_RCC_ClockConfig+0x15c>)
 8003b4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b52:	fb03 f302 	mul.w	r3, r3, r2
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8003b56:	4a13      	ldr	r2, [pc, #76]	; (8003ba4 <HAL_RCC_ClockConfig+0x154>)
 8003b58:	6852      	ldr	r2, [r2, #4]
 8003b5a:	f3c2 4201 	ubfx	r2, r2, #16, #2
 8003b5e:	3201      	adds	r2, #1
 8003b60:	0052      	lsls	r2, r2, #1
      
      sysclockfreq = pllvco/pllp;
 8003b62:	fbb3 f3f2 	udiv	r3, r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b66:	4a0f      	ldr	r2, [pc, #60]	; (8003ba4 <HAL_RCC_ClockConfig+0x154>)
  HAL_InitTick (TICK_INT_PRIORITY);
 8003b68:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b6a:	4c11      	ldr	r4, [pc, #68]	; (8003bb0 <HAL_RCC_ClockConfig+0x160>)
 8003b6c:	6892      	ldr	r2, [r2, #8]
 8003b6e:	4911      	ldr	r1, [pc, #68]	; (8003bb4 <HAL_RCC_ClockConfig+0x164>)
 8003b70:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8003b74:	5ca2      	ldrb	r2, [r4, r2]
 8003b76:	40d3      	lsrs	r3, r2
 8003b78:	600b      	str	r3, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8003b7a:	f7fe f919 	bl	8001db0 <HAL_InitTick>
  return HAL_OK;
 8003b7e:	2000      	movs	r0, #0
 8003b80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      sysclockfreq = HSE_VALUE;
 8003b84:	4b08      	ldr	r3, [pc, #32]	; (8003ba8 <HAL_RCC_ClockConfig+0x158>)
 8003b86:	e7ee      	b.n	8003b66 <HAL_RCC_ClockConfig+0x116>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b88:	019e      	lsls	r6, r3, #6
 8003b8a:	d48d      	bmi.n	8003aa8 <HAL_RCC_ClockConfig+0x58>
 8003b8c:	e7b5      	b.n	8003afa <HAL_RCC_ClockConfig+0xaa>
      sysclockfreq = HSI_VALUE;
 8003b8e:	4b07      	ldr	r3, [pc, #28]	; (8003bac <HAL_RCC_ClockConfig+0x15c>)
 8003b90:	e7e9      	b.n	8003b66 <HAL_RCC_ClockConfig+0x116>
        return HAL_TIMEOUT;
 8003b92:	2003      	movs	r0, #3
}
 8003b94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b98:	039f      	lsls	r7, r3, #14
 8003b9a:	d485      	bmi.n	8003aa8 <HAL_RCC_ClockConfig+0x58>
 8003b9c:	e7ad      	b.n	8003afa <HAL_RCC_ClockConfig+0xaa>
 8003b9e:	bf00      	nop
 8003ba0:	40023c00 	.word	0x40023c00
 8003ba4:	40023800 	.word	0x40023800
 8003ba8:	007a1200 	.word	0x007a1200
 8003bac:	00f42400 	.word	0x00f42400
 8003bb0:	08007ecc 	.word	0x08007ecc
 8003bb4:	20000010 	.word	0x20000010

08003bb8 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bb8:	4a11      	ldr	r2, [pc, #68]	; (8003c00 <HAL_RCC_GetSysClockFreq+0x48>)
 8003bba:	6893      	ldr	r3, [r2, #8]
 8003bbc:	f003 030c 	and.w	r3, r3, #12
 8003bc0:	2b04      	cmp	r3, #4
 8003bc2:	d01b      	beq.n	8003bfc <HAL_RCC_GetSysClockFreq+0x44>
 8003bc4:	2b08      	cmp	r3, #8
 8003bc6:	d117      	bne.n	8003bf8 <HAL_RCC_GetSysClockFreq+0x40>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bc8:	6853      	ldr	r3, [r2, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003bca:	6851      	ldr	r1, [r2, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bcc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos));
 8003bd0:	6852      	ldr	r2, [r2, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003bd2:	0249      	lsls	r1, r1, #9
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos));
 8003bd4:	bf4c      	ite	mi
 8003bd6:	480b      	ldrmi	r0, [pc, #44]	; (8003c04 <HAL_RCC_GetSysClockFreq+0x4c>)
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos));
 8003bd8:	480b      	ldrpl	r0, [pc, #44]	; (8003c08 <HAL_RCC_GetSysClockFreq+0x50>)
 8003bda:	fbb0 f0f3 	udiv	r0, r0, r3
 8003bde:	f3c2 1388 	ubfx	r3, r2, #6, #9
 8003be2:	fb00 f003 	mul.w	r0, r0, r3
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8003be6:	4b06      	ldr	r3, [pc, #24]	; (8003c00 <HAL_RCC_GetSysClockFreq+0x48>)
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8003bee:	3301      	adds	r3, #1
 8003bf0:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8003bf2:	fbb0 f0f3 	udiv	r0, r0, r3
 8003bf6:	4770      	bx	lr
      sysclockfreq = HSI_VALUE;
 8003bf8:	4803      	ldr	r0, [pc, #12]	; (8003c08 <HAL_RCC_GetSysClockFreq+0x50>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003bfa:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8003bfc:	4801      	ldr	r0, [pc, #4]	; (8003c04 <HAL_RCC_GetSysClockFreq+0x4c>)
 8003bfe:	4770      	bx	lr
 8003c00:	40023800 	.word	0x40023800
 8003c04:	007a1200 	.word	0x007a1200
 8003c08:	00f42400 	.word	0x00f42400

08003c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8003c0c:	4b01      	ldr	r3, [pc, #4]	; (8003c14 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8003c0e:	6818      	ldr	r0, [r3, #0]
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	20000010 	.word	0x20000010

08003c18 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003c18:	4b04      	ldr	r3, [pc, #16]	; (8003c2c <HAL_RCC_GetPCLK1Freq+0x14>)
 8003c1a:	4a05      	ldr	r2, [pc, #20]	; (8003c30 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003c1c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8003c1e:	4905      	ldr	r1, [pc, #20]	; (8003c34 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003c20:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8003c24:	6808      	ldr	r0, [r1, #0]
 8003c26:	5cd3      	ldrb	r3, [r2, r3]
}
 8003c28:	40d8      	lsrs	r0, r3
 8003c2a:	4770      	bx	lr
 8003c2c:	40023800 	.word	0x40023800
 8003c30:	08007edc 	.word	0x08007edc
 8003c34:	20000010 	.word	0x20000010

08003c38 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003c38:	4b04      	ldr	r3, [pc, #16]	; (8003c4c <HAL_RCC_GetPCLK2Freq+0x14>)
 8003c3a:	4a05      	ldr	r2, [pc, #20]	; (8003c50 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8003c3e:	4905      	ldr	r1, [pc, #20]	; (8003c54 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003c40:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8003c44:	6808      	ldr	r0, [r1, #0]
 8003c46:	5cd3      	ldrb	r3, [r2, r3]
} 
 8003c48:	40d8      	lsrs	r0, r3
 8003c4a:	4770      	bx	lr
 8003c4c:	40023800 	.word	0x40023800
 8003c50:	08007edc 	.word	0x08007edc
 8003c54:	20000010 	.word	0x20000010

08003c58 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
   
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003c58:	4b0e      	ldr	r3, [pc, #56]	; (8003c94 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003c5a:	220f      	movs	r2, #15
 8003c5c:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003c5e:	689a      	ldr	r2, [r3, #8]
 8003c60:	f002 0203 	and.w	r2, r2, #3
 8003c64:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8003c66:	689a      	ldr	r2, [r3, #8]
 8003c68:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8003c6c:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8003c6e:	689a      	ldr	r2, [r3, #8]
 8003c70:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8003c74:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	08db      	lsrs	r3, r3, #3
{
 8003c7a:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003c7c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8003c80:	4c05      	ldr	r4, [pc, #20]	; (8003c98 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003c82:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8003c84:	6823      	ldr	r3, [r4, #0]
}
 8003c86:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8003c8a:	f003 030f 	and.w	r3, r3, #15
 8003c8e:	600b      	str	r3, [r1, #0]
}
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop
 8003c94:	40023800 	.word	0x40023800
 8003c98:	40023c00 	.word	0x40023c00

08003c9c <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003c9c:	6803      	ldr	r3, [r0, #0]
{
 8003c9e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003ca2:	f013 0501 	ands.w	r5, r3, #1
{
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003caa:	d00b      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003cac:	4a9d      	ldr	r2, [pc, #628]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003cae:	6891      	ldr	r1, [r2, #8]
 8003cb0:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 8003cb4:	6091      	str	r1, [r2, #8]
 8003cb6:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8003cb8:	6891      	ldr	r1, [r2, #8]
 8003cba:	4329      	orrs	r1, r5
    
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003cbc:	fab5 f585 	clz	r5, r5
 8003cc0:	096d      	lsrs	r5, r5, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003cc2:	6091      	str	r1, [r2, #8]
      plli2sused = 1; 
    }
  }
  
  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003cc4:	f413 2600 	ands.w	r6, r3, #524288	; 0x80000
 8003cc8:	d010      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x50>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003cca:	4996      	ldr	r1, [pc, #600]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003ccc:	6be6      	ldr	r6, [r4, #60]	; 0x3c
 8003cce:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003cd2:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003cd6:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8003cda:	ea42 0206 	orr.w	r2, r2, r6
 8003cde:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003ce2:	f000 81c0 	beq.w	8004066 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    {
      plli2sused = 1; 
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003ce6:	fab6 f686 	clz	r6, r6
 8003cea:	0976      	lsrs	r6, r6, #5
      pllsaiused = 1; 
    }
  }
  
  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003cec:	02d9      	lsls	r1, r3, #11
 8003cee:	d510      	bpl.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003cf0:	488c      	ldr	r0, [pc, #560]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003cf2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003cf4:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003cf8:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003cfc:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8003d00:	ea42 0201 	orr.w	r2, r2, r1
 8003d04:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003d08:	f000 81ab 	beq.w	8004062 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
      plli2sused = 1; 
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1; 
 8003d0c:	2900      	cmp	r1, #0
 8003d0e:	bf08      	it	eq
 8003d10:	2601      	moveq	r6, #1
  }
  
  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {    
      plli2sused = 1; 
 8003d12:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003d16:	bf18      	it	ne
 8003d18:	2501      	movne	r5, #1
  }  
  
  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003d1a:	069a      	lsls	r2, r3, #26
 8003d1c:	f100 815a 	bmi.w	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x338>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003d20:	06da      	lsls	r2, r3, #27
 8003d22:	d50c      	bpl.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
    
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003d24:	4a7f      	ldr	r2, [pc, #508]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003d26:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8003d2a:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8003d2e:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 8003d32:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8003d36:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003d38:	4301      	orrs	r1, r0
 8003d3a:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }
  
  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d3e:	045f      	lsls	r7, r3, #17
 8003d40:	d508      	bpl.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d42:	4978      	ldr	r1, [pc, #480]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003d44:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8003d46:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003d4a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8003d4e:	4302      	orrs	r2, r0
 8003d50:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d54:	0418      	lsls	r0, r3, #16
 8003d56:	d508      	bpl.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d58:	4972      	ldr	r1, [pc, #456]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003d5a:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8003d5c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003d60:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8003d64:	4302      	orrs	r2, r0
 8003d66:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d6a:	03d9      	lsls	r1, r3, #15
 8003d6c:	d508      	bpl.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d6e:	496d      	ldr	r1, [pc, #436]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003d70:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8003d72:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003d76:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8003d7a:	4302      	orrs	r2, r0
 8003d7c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
    
  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003d80:	039a      	lsls	r2, r3, #14
 8003d82:	d508      	bpl.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
    
    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003d84:	4967      	ldr	r1, [pc, #412]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003d86:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8003d88:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003d8c:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8003d90:	4302      	orrs	r2, r0
 8003d92:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d96:	065f      	lsls	r7, r3, #25
 8003d98:	d508      	bpl.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d9a:	4962      	ldr	r1, [pc, #392]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003d9c:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8003d9e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003da2:	f022 0203 	bic.w	r2, r2, #3
 8003da6:	4302      	orrs	r2, r0
 8003da8:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003dac:	0618      	lsls	r0, r3, #24
 8003dae:	d508      	bpl.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003db0:	495c      	ldr	r1, [pc, #368]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003db2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8003db4:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003db8:	f022 020c 	bic.w	r2, r2, #12
 8003dbc:	4302      	orrs	r2, r0
 8003dbe:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003dc2:	05d9      	lsls	r1, r3, #23
 8003dc4:	d508      	bpl.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003dc6:	4957      	ldr	r1, [pc, #348]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003dc8:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003dca:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003dce:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8003dd2:	4302      	orrs	r2, r0
 8003dd4:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003dd8:	059a      	lsls	r2, r3, #22
 8003dda:	d508      	bpl.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ddc:	4951      	ldr	r1, [pc, #324]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003dde:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8003de0:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003de4:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003de8:	4302      	orrs	r2, r0
 8003dea:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003dee:	055f      	lsls	r7, r3, #21
 8003df0:	d508      	bpl.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003df2:	494c      	ldr	r1, [pc, #304]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003df4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003df6:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003dfa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003dfe:	4302      	orrs	r2, r0
 8003e00:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003e04:	0518      	lsls	r0, r3, #20
 8003e06:	d508      	bpl.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x17e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
    
    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003e08:	4946      	ldr	r1, [pc, #280]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003e0a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003e0c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003e10:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003e14:	4302      	orrs	r2, r0
 8003e16:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003e1a:	04d9      	lsls	r1, r3, #19
 8003e1c:	d508      	bpl.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
    
    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003e1e:	4941      	ldr	r1, [pc, #260]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003e20:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8003e22:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003e26:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003e2a:	4302      	orrs	r2, r0
 8003e2c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003e30:	049a      	lsls	r2, r3, #18
 8003e32:	d508      	bpl.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
    
    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003e34:	493b      	ldr	r1, [pc, #236]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003e36:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8003e38:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003e3c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8003e40:	4302      	orrs	r2, r0
 8003e42:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003e46:	025f      	lsls	r7, r3, #9
 8003e48:	d508      	bpl.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003e4a:	4936      	ldr	r1, [pc, #216]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003e4c:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8003e4e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003e52:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8003e56:	4302      	orrs	r2, r0
 8003e58:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003e5c:	0298      	lsls	r0, r3, #10
 8003e5e:	d50c      	bpl.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003e60:	4930      	ldr	r1, [pc, #192]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003e62:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8003e64:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1; 
 8003e68:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003e6c:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
      pllsaiused = 1; 
 8003e70:	bf08      	it	eq
 8003e72:	2601      	moveq	r6, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003e74:	4302      	orrs	r2, r0
 8003e76:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
    pllsaiused = 1; 
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003e7a:	0359      	lsls	r1, r3, #13
 8003e7c:	d508      	bpl.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    
    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e7e:	4929      	ldr	r1, [pc, #164]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003e80:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8003e82:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003e86:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003e8a:	4302      	orrs	r2, r0
 8003e8c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
   }
  
  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003e90:	021a      	lsls	r2, r3, #8
 8003e92:	d509      	bpl.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    
    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003e94:	4923      	ldr	r1, [pc, #140]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003e96:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8003e9a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003e9e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8003ea2:	4302      	orrs	r2, r0
 8003ea4:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)  
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003ea8:	015f      	lsls	r7, r3, #5
 8003eaa:	d509      	bpl.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
    
    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003eac:	491d      	ldr	r1, [pc, #116]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003eae:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8003eb2:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003eb6:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8003eba:	4302      	orrs	r2, r0
 8003ebc:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
	
  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ec0:	0118      	lsls	r0, r3, #4
 8003ec2:	d509      	bpl.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003ec4:	4917      	ldr	r1, [pc, #92]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003ec6:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8003eca:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8003ece:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8003ed2:	4302      	orrs	r2, r0
 8003ed4:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
  }
  
  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003ed8:	00d9      	lsls	r1, r3, #3
 8003eda:	d40b      	bmi.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x258>
  }  
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003edc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003ee0:	d016      	beq.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003ee2:	07ea      	lsls	r2, r5, #31
 8003ee4:	d414      	bmi.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x274>
    }
  } 
  
  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003ee6:	2e01      	cmp	r6, #1
 8003ee8:	f000 80c0 	beq.w	800406c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8003eec:	2000      	movs	r0, #0
}
 8003eee:	b003      	add	sp, #12
 8003ef0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003ef4:	490b      	ldr	r1, [pc, #44]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003ef6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003efa:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8003efe:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8003f02:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8003f06:	ea42 0200 	orr.w	r2, r2, r0
 8003f0a:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003f0e:	d1e8      	bne.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x246>
    __HAL_RCC_PLLI2S_DISABLE();  
 8003f10:	4b04      	ldr	r3, [pc, #16]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003f12:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f14:	461d      	mov	r5, r3
    __HAL_RCC_PLLI2S_DISABLE();  
 8003f16:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8003f1a:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003f1c:	f7fe fb4a 	bl	80025b4 <HAL_GetTick>
 8003f20:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f22:	e006      	b.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8003f24:	40023800 	.word	0x40023800
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f28:	f7fe fb44 	bl	80025b4 <HAL_GetTick>
 8003f2c:	1bc0      	subs	r0, r0, r7
 8003f2e:	2864      	cmp	r0, #100	; 0x64
 8003f30:	d84c      	bhi.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x330>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f32:	682b      	ldr	r3, [r5, #0]
 8003f34:	011b      	lsls	r3, r3, #4
 8003f36:	d4f7      	bmi.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003f38:	6823      	ldr	r3, [r4, #0]
 8003f3a:	07df      	lsls	r7, r3, #31
 8003f3c:	d503      	bpl.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 8003f3e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003f40:	2a00      	cmp	r2, #0
 8003f42:	f000 80e1 	beq.w	8004108 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003f46:	031d      	lsls	r5, r3, #12
 8003f48:	d504      	bpl.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8003f4a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003f4c:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8003f50:	f000 8105 	beq.w	800415e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8003f54:	02d8      	lsls	r0, r3, #11
 8003f56:	d504      	bpl.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 8003f58:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003f5a:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8003f5e:	f000 80fe 	beq.w	800415e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003f62:	01d9      	lsls	r1, r3, #7
 8003f64:	d511      	bpl.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x2ee>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003f66:	4d9a      	ldr	r5, [pc, #616]	; (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003f68:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003f6a:	f8d5 2084 	ldr.w	r2, [r5, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f6e:	f8d5 7084 	ldr.w	r7, [r5, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003f72:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8003f76:	6921      	ldr	r1, [r4, #16]
 8003f78:	f007 47e0 	and.w	r7, r7, #1879048192	; 0x70000000
 8003f7c:	433a      	orrs	r2, r7
 8003f7e:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8003f82:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003f86:	f8c5 2084 	str.w	r2, [r5, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003f8a:	019a      	lsls	r2, r3, #6
 8003f8c:	d50d      	bpl.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003f8e:	6923      	ldr	r3, [r4, #16]
 8003f90:	6862      	ldr	r2, [r4, #4]
 8003f92:	041b      	lsls	r3, r3, #16
 8003f94:	68e0      	ldr	r0, [r4, #12]
 8003f96:	68a1      	ldr	r1, [r4, #8]
 8003f98:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003f9c:	4a8c      	ldr	r2, [pc, #560]	; (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 8003f9e:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8003fa2:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8003fa6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8003faa:	4b89      	ldr	r3, [pc, #548]	; (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 8003fac:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003fae:	461d      	mov	r5, r3
    __HAL_RCC_PLLI2S_ENABLE();
 8003fb0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003fb4:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003fb6:	f7fe fafd 	bl	80025b4 <HAL_GetTick>
 8003fba:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003fbc:	682b      	ldr	r3, [r5, #0]
 8003fbe:	011b      	lsls	r3, r3, #4
 8003fc0:	d491      	bmi.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003fc2:	f7fe faf7 	bl	80025b4 <HAL_GetTick>
 8003fc6:	1bc0      	subs	r0, r0, r7
 8003fc8:	2864      	cmp	r0, #100	; 0x64
 8003fca:	d9f7      	bls.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x320>
        return HAL_TIMEOUT;
 8003fcc:	2003      	movs	r0, #3
}
 8003fce:	b003      	add	sp, #12
 8003fd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8003fd4:	4a7e      	ldr	r2, [pc, #504]	; (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
    PWR->CR1 |= PWR_CR1_DBP;
 8003fd6:	4b7f      	ldr	r3, [pc, #508]	; (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8003fd8:	6c11      	ldr	r1, [r2, #64]	; 0x40
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003fda:	461f      	mov	r7, r3
    __HAL_RCC_PWR_CLK_ENABLE();
 8003fdc:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003fe0:	6411      	str	r1, [r2, #64]	; 0x40
 8003fe2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003fe4:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8003fe8:	9201      	str	r2, [sp, #4]
 8003fea:	9a01      	ldr	r2, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ff2:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003ff4:	f7fe fade 	bl	80025b4 <HAL_GetTick>
 8003ff8:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003ffa:	e005      	b.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x36c>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ffc:	f7fe fada 	bl	80025b4 <HAL_GetTick>
 8004000:	eba0 0008 	sub.w	r0, r0, r8
 8004004:	2864      	cmp	r0, #100	; 0x64
 8004006:	d8e1      	bhi.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x330>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	05db      	lsls	r3, r3, #23
 800400c:	d5f6      	bpl.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x360>
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800400e:	4a70      	ldr	r2, [pc, #448]	; (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004010:	6b23      	ldr	r3, [r4, #48]	; 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004012:	6f11      	ldr	r1, [r2, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004014:	f403 7040 	and.w	r0, r3, #768	; 0x300
 8004018:	f411 7140 	ands.w	r1, r1, #768	; 0x300
 800401c:	d010      	beq.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 800401e:	4281      	cmp	r1, r0
 8004020:	d00e      	beq.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004022:	6f11      	ldr	r1, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8004024:	6f17      	ldr	r7, [r2, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004026:	f421 7140 	bic.w	r1, r1, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 800402a:	f447 3780 	orr.w	r7, r7, #65536	; 0x10000
 800402e:	6717      	str	r7, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004030:	6f17      	ldr	r7, [r2, #112]	; 0x70
 8004032:	f427 3780 	bic.w	r7, r7, #65536	; 0x10000
 8004036:	6717      	str	r7, [r2, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8004038:	6711      	str	r1, [r2, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800403a:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800403c:	07cf      	lsls	r7, r1, #31
 800403e:	d479      	bmi.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x498>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004040:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
 8004044:	f000 80a7 	beq.w	8004196 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8004048:	4961      	ldr	r1, [pc, #388]	; (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 800404a:	688a      	ldr	r2, [r1, #8]
 800404c:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8004050:	608a      	str	r2, [r1, #8]
 8004052:	4a5f      	ldr	r2, [pc, #380]	; (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 8004054:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004058:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800405a:	430b      	orrs	r3, r1
 800405c:	6713      	str	r3, [r2, #112]	; 0x70
 800405e:	6823      	ldr	r3, [r4, #0]
 8004060:	e65e      	b.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84>
      plli2sused = 1; 
 8004062:	2501      	movs	r5, #1
 8004064:	e655      	b.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x76>
  uint32_t pllsaiused = 0;
 8004066:	2600      	movs	r6, #0
      plli2sused = 1; 
 8004068:	2501      	movs	r5, #1
 800406a:	e63f      	b.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x50>
    __HAL_RCC_PLLSAI_DISABLE(); 
 800406c:	4b58      	ldr	r3, [pc, #352]	; (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 800406e:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004070:	461d      	mov	r5, r3
    __HAL_RCC_PLLSAI_DISABLE(); 
 8004072:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8004076:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8004078:	f7fe fa9c 	bl	80025b4 <HAL_GetTick>
 800407c:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800407e:	e004      	b.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x3ee>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004080:	f7fe fa98 	bl	80025b4 <HAL_GetTick>
 8004084:	1b80      	subs	r0, r0, r6
 8004086:	2864      	cmp	r0, #100	; 0x64
 8004088:	d8a0      	bhi.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x330>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800408a:	682b      	ldr	r3, [r5, #0]
 800408c:	009f      	lsls	r7, r3, #2
 800408e:	d4f7      	bmi.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004090:	6822      	ldr	r2, [r4, #0]
 8004092:	0310      	lsls	r0, r2, #12
 8004094:	d44a      	bmi.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x490>
 8004096:	02d1      	lsls	r1, r2, #11
 8004098:	d51d      	bpl.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800409a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800409c:	b9db      	cbnz	r3, 80040d6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800409e:	494c      	ldr	r1, [pc, #304]	; (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80040a0:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80040a2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80040a6:	f8d1 6088 	ldr.w	r6, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80040aa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80040ae:	69a0      	ldr	r0, [r4, #24]
 80040b0:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 80040b4:	4333      	orrs	r3, r6
 80040b6:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 80040ba:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80040be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80040c2:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 80040c6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80040c8:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80040cc:	3801      	subs	r0, #1
 80040ce:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80040d2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80040d6:	0292      	lsls	r2, r2, #10
 80040d8:	d503      	bpl.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x446>
 80040da:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80040dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80040e0:	d062      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    __HAL_RCC_PLLSAI_ENABLE();
 80040e2:	4b3b      	ldr	r3, [pc, #236]	; (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 80040e4:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80040e6:	461c      	mov	r4, r3
    __HAL_RCC_PLLSAI_ENABLE();
 80040e8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80040ec:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80040ee:	f7fe fa61 	bl	80025b4 <HAL_GetTick>
 80040f2:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80040f4:	6823      	ldr	r3, [r4, #0]
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	f53f aef8 	bmi.w	8003eec <HAL_RCCEx_PeriphCLKConfig+0x250>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80040fc:	f7fe fa5a 	bl	80025b4 <HAL_GetTick>
 8004100:	1b40      	subs	r0, r0, r5
 8004102:	2864      	cmp	r0, #100	; 0x64
 8004104:	d9f6      	bls.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x458>
 8004106:	e761      	b.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x330>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004108:	f8d5 2084 	ldr.w	r2, [r5, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800410c:	f8d5 7084 	ldr.w	r7, [r5, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004110:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8004114:	6860      	ldr	r0, [r4, #4]
 8004116:	f007 6770 	and.w	r7, r7, #251658240	; 0xf000000
 800411a:	68a1      	ldr	r1, [r4, #8]
 800411c:	433a      	orrs	r2, r7
 800411e:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8004122:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8004126:	f8c5 2084 	str.w	r2, [r5, #132]	; 0x84
 800412a:	e70c      	b.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800412c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800412e:	2b00      	cmp	r3, #0
 8004130:	d0b5      	beq.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x402>
 8004132:	e7b0      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004134:	4617      	mov	r7, r2
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004136:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800413a:	f7fe fa3b 	bl	80025b4 <HAL_GetTick>
 800413e:	4681      	mov	r9, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004140:	e006      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x4b4>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004142:	f7fe fa37 	bl	80025b4 <HAL_GetTick>
 8004146:	eba0 0009 	sub.w	r0, r0, r9
 800414a:	4540      	cmp	r0, r8
 800414c:	f63f af3e 	bhi.w	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004150:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004152:	0799      	lsls	r1, r3, #30
 8004154:	d5f5      	bpl.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004156:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004158:	f403 7040 	and.w	r0, r3, #768	; 0x300
 800415c:	e770      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800415e:	4d1c      	ldr	r5, [pc, #112]	; (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004160:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004162:	f8d5 2084 	ldr.w	r2, [r5, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004166:	f8d5 7084 	ldr.w	r7, [r5, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800416a:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800416e:	68e1      	ldr	r1, [r4, #12]
 8004170:	f007 47e0 	and.w	r7, r7, #1879048192	; 0x70000000
 8004174:	433a      	orrs	r2, r7
 8004176:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800417a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800417e:	f8c5 2084 	str.w	r2, [r5, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);   
 8004182:	f8d5 108c 	ldr.w	r1, [r5, #140]	; 0x8c
 8004186:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004188:	f021 011f 	bic.w	r1, r1, #31
 800418c:	3a01      	subs	r2, #1
 800418e:	430a      	orrs	r2, r1
 8004190:	f8c5 208c 	str.w	r2, [r5, #140]	; 0x8c
 8004194:	e6e5      	b.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004196:	480e      	ldr	r0, [pc, #56]	; (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 8004198:	490f      	ldr	r1, [pc, #60]	; (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800419a:	6882      	ldr	r2, [r0, #8]
 800419c:	4019      	ands	r1, r3
 800419e:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 80041a2:	430a      	orrs	r2, r1
 80041a4:	6082      	str	r2, [r0, #8]
 80041a6:	e754      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80041a8:	4a09      	ldr	r2, [pc, #36]	; (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80041aa:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80041ac:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80041b0:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80041b4:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80041b8:	6a20      	ldr	r0, [r4, #32]
 80041ba:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 80041be:	430b      	orrs	r3, r1
 80041c0:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 80041c4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80041c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80041cc:	e789      	b.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x446>
 80041ce:	bf00      	nop
 80041d0:	40023800 	.word	0x40023800
 80041d4:	40007000 	.word	0x40007000
 80041d8:	0ffffcff 	.word	0x0ffffcff

080041dc <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041dc:	2800      	cmp	r0, #0
 80041de:	d05d      	beq.n	800429c <HAL_SPI_Init+0xc0>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041e0:	2200      	movs	r2, #0
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041e2:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
{
 80041e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041ea:	6282      	str	r2, [r0, #40]	; 0x28
 80041ec:	4604      	mov	r4, r0
  if (hspi->State == HAL_SPI_STATE_RESET)
 80041ee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d04d      	beq.n	8004292 <HAL_SPI_Init+0xb6>

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80041f6:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 80041f8:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 80041fa:	6822      	ldr	r2, [r4, #0]
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80041fc:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
  hspi->State = HAL_SPI_STATE_BUSY;
 8004200:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004204:	f427 6100 	bic.w	r1, r7, #2048	; 0x800
  __HAL_SPI_DISABLE(hspi);
 8004208:	6813      	ldr	r3, [r2, #0]
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800420a:	bf94      	ite	ls
 800420c:	f44f 5580 	movls.w	r5, #4096	; 0x1000
 8004210:	2500      	movhi	r5, #0
  __HAL_SPI_DISABLE(hspi);
 8004212:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004216:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 800421a:	6013      	str	r3, [r2, #0]
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800421c:	d135      	bne.n	800428a <HAL_SPI_Init+0xae>
 800421e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8004220:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004222:	b92b      	cbnz	r3, 8004230 <HAL_SPI_Init+0x54>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004224:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8004228:	bf8c      	ite	hi
 800422a:	2302      	movhi	r3, #2
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800422c:	2301      	movls	r3, #1
 800422e:	6323      	str	r3, [r4, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8004230:	68a1      	ldr	r1, [r4, #8]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004232:	f04f 0800 	mov.w	r8, #0
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8004236:	6863      	ldr	r3, [r4, #4]
 8004238:	6920      	ldr	r0, [r4, #16]
 800423a:	430b      	orrs	r3, r1
 800423c:	6961      	ldr	r1, [r4, #20]
 800423e:	4303      	orrs	r3, r0
 8004240:	69a0      	ldr	r0, [r4, #24]
 8004242:	430b      	orrs	r3, r1
 8004244:	69e1      	ldr	r1, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8004246:	ea4f 4e10 	mov.w	lr, r0, lsr #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800424a:	f400 7c00 	and.w	ip, r0, #512	; 0x200
 800424e:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8004250:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004252:	f00e 0e04 	and.w	lr, lr, #4
  hspi->State     = HAL_SPI_STATE_READY;

  return HAL_OK;
 8004256:	4640      	mov	r0, r8
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8004258:	430f      	orrs	r7, r1
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800425a:	6a21      	ldr	r1, [r4, #32]
 800425c:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800425e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004260:	430f      	orrs	r7, r1
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8004262:	ea43 030c 	orr.w	r3, r3, ip
  hspi->State     = HAL_SPI_STATE_READY;
 8004266:	f04f 0c01 	mov.w	ip, #1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800426a:	ea47 070e 	orr.w	r7, r7, lr
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800426e:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8004270:	433d      	orrs	r5, r7
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8004272:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8004274:	6055      	str	r5, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004276:	69d3      	ldr	r3, [r2, #28]
 8004278:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800427c:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800427e:	f8c4 8060 	str.w	r8, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004282:	f884 c05d 	strb.w	ip, [r4, #93]	; 0x5d
  return HAL_OK;
 8004286:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800428a:	2300      	movs	r3, #0
 800428c:	461e      	mov	r6, r3
 800428e:	62a3      	str	r3, [r4, #40]	; 0x28
 8004290:	e7c6      	b.n	8004220 <HAL_SPI_Init+0x44>
    hspi->Lock = HAL_UNLOCKED;
 8004292:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8004296:	f7fd fd29 	bl	8001cec <HAL_SPI_MspInit>
 800429a:	e7ac      	b.n	80041f6 <HAL_SPI_Init+0x1a>
    return HAL_ERROR;
 800429c:	2001      	movs	r0, #1
 800429e:	4770      	bx	lr

080042a0 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80042a0:	2800      	cmp	r0, #0
 80042a2:	f000 808d 	beq.w	80043c0 <HAL_TIM_Base_Init+0x120>
{ 
 80042a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 80042a8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80042ac:	4604      	mov	r4, r0
 80042ae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d077      	beq.n	80043a6 <HAL_TIM_Base_Init+0x106>
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80042b6:	6822      	ldr	r2, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80042b8:	2302      	movs	r3, #2
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80042ba:	4943      	ldr	r1, [pc, #268]	; (80043c8 <HAL_TIM_Base_Init+0x128>)
 80042bc:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State= HAL_TIM_STATE_BUSY;
 80042c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80042c4:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 80042c8:	6813      	ldr	r3, [r2, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80042ca:	fab1 f181 	clz	r1, r1
 80042ce:	ea4f 1151 	mov.w	r1, r1, lsr #5
 80042d2:	d047      	beq.n	8004364 <HAL_TIM_Base_Init+0xc4>
 80042d4:	2900      	cmp	r1, #0
 80042d6:	d145      	bne.n	8004364 <HAL_TIM_Base_Init+0xc4>
 80042d8:	483c      	ldr	r0, [pc, #240]	; (80043cc <HAL_TIM_Base_Init+0x12c>)
 80042da:	4282      	cmp	r2, r0
 80042dc:	d068      	beq.n	80043b0 <HAL_TIM_Base_Init+0x110>
 80042de:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80042e2:	4282      	cmp	r2, r0
 80042e4:	d064      	beq.n	80043b0 <HAL_TIM_Base_Init+0x110>
 80042e6:	4d3a      	ldr	r5, [pc, #232]	; (80043d0 <HAL_TIM_Base_Init+0x130>)
 80042e8:	4e3a      	ldr	r6, [pc, #232]	; (80043d4 <HAL_TIM_Base_Init+0x134>)
 80042ea:	1b50      	subs	r0, r2, r5
 80042ec:	42aa      	cmp	r2, r5
 80042ee:	bf18      	it	ne
 80042f0:	42b2      	cmpne	r2, r6
 80042f2:	fab0 f080 	clz	r0, r0
 80042f6:	ea4f 1050 	mov.w	r0, r0, lsr #5
 80042fa:	d15f      	bne.n	80043bc <HAL_TIM_Base_Init+0x11c>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80042fc:	4d36      	ldr	r5, [pc, #216]	; (80043d8 <HAL_TIM_Base_Init+0x138>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004302:	68a6      	ldr	r6, [r4, #8]
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8004304:	42aa      	cmp	r2, r5
    tmpcr1 |= Structure->CounterMode;
 8004306:	ea43 0306 	orr.w	r3, r3, r6
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800430a:	d034      	beq.n	8004376 <HAL_TIM_Base_Init+0xd6>
 800430c:	f5a5 6580 	sub.w	r5, r5, #1024	; 0x400
 8004310:	42aa      	cmp	r2, r5
 8004312:	d030      	beq.n	8004376 <HAL_TIM_Base_Init+0xd6>
 8004314:	4d2f      	ldr	r5, [pc, #188]	; (80043d4 <HAL_TIM_Base_Init+0x134>)
 8004316:	42aa      	cmp	r2, r5
 8004318:	bf14      	ite	ne
 800431a:	4605      	movne	r5, r0
 800431c:	f040 0501 	orreq.w	r5, r0, #1
 8004320:	bb4d      	cbnz	r5, 8004376 <HAL_TIM_Base_Init+0xd6>
 8004322:	482e      	ldr	r0, [pc, #184]	; (80043dc <HAL_TIM_Base_Init+0x13c>)
 8004324:	4e2e      	ldr	r6, [pc, #184]	; (80043e0 <HAL_TIM_Base_Init+0x140>)
 8004326:	4282      	cmp	r2, r0
 8004328:	bf18      	it	ne
 800432a:	42b2      	cmpne	r2, r6
 800432c:	bf0c      	ite	eq
 800432e:	2001      	moveq	r0, #1
 8004330:	2000      	movne	r0, #0
 8004332:	d047      	beq.n	80043c4 <HAL_TIM_Base_Init+0x124>
 8004334:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8004338:	4d2a      	ldr	r5, [pc, #168]	; (80043e4 <HAL_TIM_Base_Init+0x144>)
 800433a:	42aa      	cmp	r2, r5
 800433c:	bf18      	it	ne
 800433e:	42b2      	cmpne	r2, r6
 8004340:	d019      	beq.n	8004376 <HAL_TIM_Base_Init+0xd6>
 8004342:	4829      	ldr	r0, [pc, #164]	; (80043e8 <HAL_TIM_Base_Init+0x148>)
 8004344:	4282      	cmp	r2, r0
 8004346:	d03d      	beq.n	80043c4 <HAL_TIM_Base_Init+0x124>
 8004348:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800434c:	4282      	cmp	r2, r0
 800434e:	d039      	beq.n	80043c4 <HAL_TIM_Base_Init+0x124>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004350:	69a1      	ldr	r1, [r4, #24]
 8004352:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004356:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004358:	430b      	orrs	r3, r1
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800435a:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800435c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800435e:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8004360:	6291      	str	r1, [r2, #40]	; 0x28
 8004362:	e017      	b.n	8004394 <HAL_TIM_Base_Init+0xf4>
 8004364:	481a      	ldr	r0, [pc, #104]	; (80043d0 <HAL_TIM_Base_Init+0x130>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004366:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800436a:	68a5      	ldr	r5, [r4, #8]
 800436c:	1a10      	subs	r0, r2, r0
 800436e:	432b      	orrs	r3, r5
 8004370:	fab0 f080 	clz	r0, r0
 8004374:	0940      	lsrs	r0, r0, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004376:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004378:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800437c:	69a5      	ldr	r5, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800437e:	4333      	orrs	r3, r6
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004380:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8004382:	6866      	ldr	r6, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004384:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004388:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800438a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800438c:	62d7      	str	r7, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800438e:	6296      	str	r6, [r2, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8004390:	b931      	cbnz	r1, 80043a0 <HAL_TIM_Base_Init+0x100>
 8004392:	b928      	cbnz	r0, 80043a0 <HAL_TIM_Base_Init+0x100>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004394:	2301      	movs	r3, #1
  return HAL_OK;
 8004396:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 8004398:	6153      	str	r3, [r2, #20]
  htim->State= HAL_TIM_STATE_READY;
 800439a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800439e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIMx->RCR = Structure->RepetitionCounter;
 80043a0:	6963      	ldr	r3, [r4, #20]
 80043a2:	6313      	str	r3, [r2, #48]	; 0x30
 80043a4:	e7f6      	b.n	8004394 <HAL_TIM_Base_Init+0xf4>
    htim->Lock = HAL_UNLOCKED;
 80043a6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80043aa:	f7fd febd 	bl	8002128 <HAL_TIM_Base_MspInit>
 80043ae:	e782      	b.n	80042b6 <HAL_TIM_Base_Init+0x16>
 80043b0:	4807      	ldr	r0, [pc, #28]	; (80043d0 <HAL_TIM_Base_Init+0x130>)
 80043b2:	1a10      	subs	r0, r2, r0
 80043b4:	fab0 f080 	clz	r0, r0
 80043b8:	0940      	lsrs	r0, r0, #5
 80043ba:	e79f      	b.n	80042fc <HAL_TIM_Base_Init+0x5c>
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80043bc:	4608      	mov	r0, r1
 80043be:	e7a9      	b.n	8004314 <HAL_TIM_Base_Init+0x74>
    return HAL_ERROR;
 80043c0:	2001      	movs	r0, #1
 80043c2:	4770      	bx	lr
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80043c4:	2000      	movs	r0, #0
 80043c6:	e7d6      	b.n	8004376 <HAL_TIM_Base_Init+0xd6>
 80043c8:	40010000 	.word	0x40010000
 80043cc:	40000400 	.word	0x40000400
 80043d0:	40010400 	.word	0x40010400
 80043d4:	40000c00 	.word	0x40000c00
 80043d8:	40000800 	.word	0x40000800
 80043dc:	40014400 	.word	0x40014400
 80043e0:	40014000 	.word	0x40014000
 80043e4:	40001800 	.word	0x40001800
 80043e8:	40001c00 	.word	0x40001c00

080043ec <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043ec:	6803      	ldr	r3, [r0, #0]
}
 80043ee:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043f0:	68da      	ldr	r2, [r3, #12]
 80043f2:	f042 0201 	orr.w	r2, r2, #1
 80043f6:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	f042 0201 	orr.w	r2, r2, #1
 80043fe:	601a      	str	r2, [r3, #0]
}
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop

08004404 <HAL_TIM_PWM_MspInit>:
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop

08004408 <HAL_TIM_PWM_Init>:
  if(htim == NULL)
 8004408:	2800      	cmp	r0, #0
 800440a:	f000 808d 	beq.w	8004528 <HAL_TIM_PWM_Init+0x120>
{
 800440e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8004410:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004414:	4604      	mov	r4, r0
 8004416:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800441a:	2b00      	cmp	r3, #0
 800441c:	d077      	beq.n	800450e <HAL_TIM_PWM_Init+0x106>
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800441e:	6822      	ldr	r2, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;  
 8004420:	2302      	movs	r3, #2
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8004422:	4943      	ldr	r1, [pc, #268]	; (8004530 <HAL_TIM_PWM_Init+0x128>)
 8004424:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State= HAL_TIM_STATE_BUSY;  
 8004428:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800442c:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 8004430:	6813      	ldr	r3, [r2, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8004432:	fab1 f181 	clz	r1, r1
 8004436:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800443a:	d047      	beq.n	80044cc <HAL_TIM_PWM_Init+0xc4>
 800443c:	2900      	cmp	r1, #0
 800443e:	d145      	bne.n	80044cc <HAL_TIM_PWM_Init+0xc4>
 8004440:	483c      	ldr	r0, [pc, #240]	; (8004534 <HAL_TIM_PWM_Init+0x12c>)
 8004442:	4282      	cmp	r2, r0
 8004444:	d068      	beq.n	8004518 <HAL_TIM_PWM_Init+0x110>
 8004446:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800444a:	4282      	cmp	r2, r0
 800444c:	d064      	beq.n	8004518 <HAL_TIM_PWM_Init+0x110>
 800444e:	4d3a      	ldr	r5, [pc, #232]	; (8004538 <HAL_TIM_PWM_Init+0x130>)
 8004450:	4e3a      	ldr	r6, [pc, #232]	; (800453c <HAL_TIM_PWM_Init+0x134>)
 8004452:	1b50      	subs	r0, r2, r5
 8004454:	42aa      	cmp	r2, r5
 8004456:	bf18      	it	ne
 8004458:	42b2      	cmpne	r2, r6
 800445a:	fab0 f080 	clz	r0, r0
 800445e:	ea4f 1050 	mov.w	r0, r0, lsr #5
 8004462:	d15f      	bne.n	8004524 <HAL_TIM_PWM_Init+0x11c>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8004464:	4d36      	ldr	r5, [pc, #216]	; (8004540 <HAL_TIM_PWM_Init+0x138>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004466:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800446a:	68a6      	ldr	r6, [r4, #8]
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800446c:	42aa      	cmp	r2, r5
    tmpcr1 |= Structure->CounterMode;
 800446e:	ea43 0306 	orr.w	r3, r3, r6
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8004472:	d034      	beq.n	80044de <HAL_TIM_PWM_Init+0xd6>
 8004474:	f5a5 6580 	sub.w	r5, r5, #1024	; 0x400
 8004478:	42aa      	cmp	r2, r5
 800447a:	d030      	beq.n	80044de <HAL_TIM_PWM_Init+0xd6>
 800447c:	4d2f      	ldr	r5, [pc, #188]	; (800453c <HAL_TIM_PWM_Init+0x134>)
 800447e:	42aa      	cmp	r2, r5
 8004480:	bf14      	ite	ne
 8004482:	4605      	movne	r5, r0
 8004484:	f040 0501 	orreq.w	r5, r0, #1
 8004488:	bb4d      	cbnz	r5, 80044de <HAL_TIM_PWM_Init+0xd6>
 800448a:	482e      	ldr	r0, [pc, #184]	; (8004544 <HAL_TIM_PWM_Init+0x13c>)
 800448c:	4e2e      	ldr	r6, [pc, #184]	; (8004548 <HAL_TIM_PWM_Init+0x140>)
 800448e:	4282      	cmp	r2, r0
 8004490:	bf18      	it	ne
 8004492:	42b2      	cmpne	r2, r6
 8004494:	bf0c      	ite	eq
 8004496:	2001      	moveq	r0, #1
 8004498:	2000      	movne	r0, #0
 800449a:	d047      	beq.n	800452c <HAL_TIM_PWM_Init+0x124>
 800449c:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80044a0:	4d2a      	ldr	r5, [pc, #168]	; (800454c <HAL_TIM_PWM_Init+0x144>)
 80044a2:	42aa      	cmp	r2, r5
 80044a4:	bf18      	it	ne
 80044a6:	42b2      	cmpne	r2, r6
 80044a8:	d019      	beq.n	80044de <HAL_TIM_PWM_Init+0xd6>
 80044aa:	4829      	ldr	r0, [pc, #164]	; (8004550 <HAL_TIM_PWM_Init+0x148>)
 80044ac:	4282      	cmp	r2, r0
 80044ae:	d03d      	beq.n	800452c <HAL_TIM_PWM_Init+0x124>
 80044b0:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80044b4:	4282      	cmp	r2, r0
 80044b6:	d039      	beq.n	800452c <HAL_TIM_PWM_Init+0x124>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044b8:	69a1      	ldr	r1, [r4, #24]
 80044ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044be:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044c0:	430b      	orrs	r3, r1
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80044c2:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80044c4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044c6:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80044c8:	6291      	str	r1, [r2, #40]	; 0x28
 80044ca:	e017      	b.n	80044fc <HAL_TIM_PWM_Init+0xf4>
 80044cc:	481a      	ldr	r0, [pc, #104]	; (8004538 <HAL_TIM_PWM_Init+0x130>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80044d2:	68a5      	ldr	r5, [r4, #8]
 80044d4:	1a10      	subs	r0, r2, r0
 80044d6:	432b      	orrs	r3, r5
 80044d8:	fab0 f080 	clz	r0, r0
 80044dc:	0940      	lsrs	r0, r0, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044de:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80044e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044e4:	69a5      	ldr	r5, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044e6:	4333      	orrs	r3, r6
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044e8:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80044ea:	6866      	ldr	r6, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044f0:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80044f2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044f4:	62d7      	str	r7, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80044f6:	6296      	str	r6, [r2, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80044f8:	b931      	cbnz	r1, 8004508 <HAL_TIM_PWM_Init+0x100>
 80044fa:	b928      	cbnz	r0, 8004508 <HAL_TIM_PWM_Init+0x100>
  TIMx->EGR = TIM_EGR_UG;
 80044fc:	2301      	movs	r3, #1
  return HAL_OK;
 80044fe:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 8004500:	6153      	str	r3, [r2, #20]
  htim->State= HAL_TIM_STATE_READY;
 8004502:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8004506:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIMx->RCR = Structure->RepetitionCounter;
 8004508:	6963      	ldr	r3, [r4, #20]
 800450a:	6313      	str	r3, [r2, #48]	; 0x30
 800450c:	e7f6      	b.n	80044fc <HAL_TIM_PWM_Init+0xf4>
    htim->Lock = HAL_UNLOCKED;  
 800450e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8004512:	f7ff ff77 	bl	8004404 <HAL_TIM_PWM_MspInit>
 8004516:	e782      	b.n	800441e <HAL_TIM_PWM_Init+0x16>
 8004518:	4807      	ldr	r0, [pc, #28]	; (8004538 <HAL_TIM_PWM_Init+0x130>)
 800451a:	1a10      	subs	r0, r2, r0
 800451c:	fab0 f080 	clz	r0, r0
 8004520:	0940      	lsrs	r0, r0, #5
 8004522:	e79f      	b.n	8004464 <HAL_TIM_PWM_Init+0x5c>
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8004524:	4608      	mov	r0, r1
 8004526:	e7a9      	b.n	800447c <HAL_TIM_PWM_Init+0x74>
    return HAL_ERROR;
 8004528:	2001      	movs	r0, #1
 800452a:	4770      	bx	lr
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800452c:	2000      	movs	r0, #0
 800452e:	e7d6      	b.n	80044de <HAL_TIM_PWM_Init+0xd6>
 8004530:	40010000 	.word	0x40010000
 8004534:	40000400 	.word	0x40000400
 8004538:	40010400 	.word	0x40010400
 800453c:	40000c00 	.word	0x40000c00
 8004540:	40000800 	.word	0x40000800
 8004544:	40014400 	.word	0x40014400
 8004548:	40014000 	.word	0x40014000
 800454c:	40001800 	.word	0x40001800
 8004550:	40001c00 	.word	0x40001c00

08004554 <HAL_TIM_PWM_Start>:
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004554:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8004556:	2201      	movs	r2, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004558:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << Channel;
 800455a:	fa02 f101 	lsl.w	r1, r2, r1
  TIMx->CCER &= ~tmp;
 800455e:	ea20 0001 	bic.w	r0, r0, r1
{
 8004562:	b410      	push	{r4}
  TIMx->CCER &= ~tmp;
 8004564:	6218      	str	r0, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8004566:	4c0b      	ldr	r4, [pc, #44]	; (8004594 <HAL_TIM_PWM_Start+0x40>)

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8004568:	6a1a      	ldr	r2, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800456a:	42a3      	cmp	r3, r4
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800456c:	ea41 0102 	orr.w	r1, r1, r2
 8004570:	6219      	str	r1, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8004572:	d00a      	beq.n	800458a <HAL_TIM_PWM_Start+0x36>
 8004574:	4a08      	ldr	r2, [pc, #32]	; (8004598 <HAL_TIM_PWM_Start+0x44>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d007      	beq.n	800458a <HAL_TIM_PWM_Start+0x36>
  __HAL_TIM_ENABLE(htim);
 800457a:	681a      	ldr	r2, [r3, #0]
} 
 800457c:	2000      	movs	r0, #0
 800457e:	f85d 4b04 	ldr.w	r4, [sp], #4
  __HAL_TIM_ENABLE(htim);
 8004582:	f042 0201 	orr.w	r2, r2, #1
 8004586:	601a      	str	r2, [r3, #0]
} 
 8004588:	4770      	bx	lr
    __HAL_TIM_MOE_ENABLE(htim);
 800458a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800458c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004590:	645a      	str	r2, [r3, #68]	; 0x44
 8004592:	e7f2      	b.n	800457a <HAL_TIM_PWM_Start+0x26>
 8004594:	40010000 	.word	0x40010000
 8004598:	40010400 	.word	0x40010400

0800459c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800459c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d03f      	beq.n	8004624 <HAL_TIM_ConfigClockSource+0x88>
  tmpsmcr = htim->Instance->SMCR;
 80045a4:	6803      	ldr	r3, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045a6:	4a5e      	ldr	r2, [pc, #376]	; (8004720 <HAL_TIM_ConfigClockSource+0x184>)
{
 80045a8:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 80045aa:	2402      	movs	r4, #2
  __HAL_LOCK(htim);
 80045ac:	2501      	movs	r5, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80045ae:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
  switch (sClockSourceConfig->ClockSource)
 80045b2:	680c      	ldr	r4, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 80045b4:	689e      	ldr	r6, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80045b6:	2c40      	cmp	r4, #64	; 0x40
  __HAL_LOCK(htim);
 80045b8:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045bc:	ea02 0206 	and.w	r2, r2, r6
  htim->Instance->SMCR = tmpsmcr;
 80045c0:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80045c2:	d076      	beq.n	80046b2 <HAL_TIM_ConfigClockSource+0x116>
 80045c4:	d918      	bls.n	80045f8 <HAL_TIM_ConfigClockSource+0x5c>
 80045c6:	2c70      	cmp	r4, #112	; 0x70
 80045c8:	d061      	beq.n	800468e <HAL_TIM_ConfigClockSource+0xf2>
 80045ca:	d92e      	bls.n	800462a <HAL_TIM_ConfigClockSource+0x8e>
 80045cc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 80045d0:	d058      	beq.n	8004684 <HAL_TIM_ConfigClockSource+0xe8>
 80045d2:	f5b4 5f00 	cmp.w	r4, #8192	; 0x2000
 80045d6:	d11c      	bne.n	8004612 <HAL_TIM_ConfigClockSource+0x76>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80045d8:	688a      	ldr	r2, [r1, #8]
 80045da:	684d      	ldr	r5, [r1, #4]
 80045dc:	68cc      	ldr	r4, [r1, #12]
 80045de:	432a      	orrs	r2, r5
  tmpsmcr = TIMx->SMCR;
 80045e0:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80045e2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045e6:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80045ea:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 80045ec:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045ee:	689a      	ldr	r2, [r3, #8]
 80045f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045f4:	609a      	str	r2, [r3, #8]
    break;
 80045f6:	e00c      	b.n	8004612 <HAL_TIM_ConfigClockSource+0x76>
  switch (sClockSourceConfig->ClockSource)
 80045f8:	2c10      	cmp	r4, #16
 80045fa:	d033      	beq.n	8004664 <HAL_TIM_ConfigClockSource+0xc8>
 80045fc:	d939      	bls.n	8004672 <HAL_TIM_ConfigClockSource+0xd6>
 80045fe:	2c20      	cmp	r4, #32
 8004600:	d06f      	beq.n	80046e2 <HAL_TIM_ConfigClockSource+0x146>
 8004602:	2c30      	cmp	r4, #48	; 0x30
 8004604:	d105      	bne.n	8004612 <HAL_TIM_ConfigClockSource+0x76>
   tmpsmcr = TIMx->SMCR;
 8004606:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004608:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800460c:	f042 0237 	orr.w	r2, r2, #55	; 0x37
   TIMx->SMCR = tmpsmcr;
 8004610:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(htim);
 8004612:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 8004614:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8004616:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 800461a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 800461e:	4610      	mov	r0, r2
 8004620:	bcf0      	pop	{r4, r5, r6, r7}
 8004622:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004624:	2302      	movs	r3, #2
}
 8004626:	4618      	mov	r0, r3
 8004628:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800462a:	2c50      	cmp	r4, #80	; 0x50
 800462c:	d060      	beq.n	80046f0 <HAL_TIM_ConfigClockSource+0x154>
 800462e:	2c60      	cmp	r4, #96	; 0x60
 8004630:	d1ef      	bne.n	8004612 <HAL_TIM_ConfigClockSource+0x76>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004632:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8004634:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004636:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance, 
 800463a:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800463c:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800463e:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8004640:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004642:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004646:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12);
 800464a:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4);
 800464e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8004652:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8004654:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8004656:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004658:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800465c:	f042 0267 	orr.w	r2, r2, #103	; 0x67
   TIMx->SMCR = tmpsmcr;
 8004660:	609a      	str	r2, [r3, #8]
 8004662:	e7d6      	b.n	8004612 <HAL_TIM_ConfigClockSource+0x76>
   tmpsmcr = TIMx->SMCR;
 8004664:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004666:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800466a:	f042 0217 	orr.w	r2, r2, #23
   TIMx->SMCR = tmpsmcr;
 800466e:	609a      	str	r2, [r3, #8]
 8004670:	e7cf      	b.n	8004612 <HAL_TIM_ConfigClockSource+0x76>
  switch (sClockSourceConfig->ClockSource)
 8004672:	2c00      	cmp	r4, #0
 8004674:	d1cd      	bne.n	8004612 <HAL_TIM_ConfigClockSource+0x76>
   tmpsmcr = TIMx->SMCR;
 8004676:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004678:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800467c:	f042 0207 	orr.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8004680:	609a      	str	r2, [r3, #8]
 8004682:	e7c6      	b.n	8004612 <HAL_TIM_ConfigClockSource+0x76>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8004684:	6899      	ldr	r1, [r3, #8]
 8004686:	4a27      	ldr	r2, [pc, #156]	; (8004724 <HAL_TIM_ConfigClockSource+0x188>)
 8004688:	400a      	ands	r2, r1
 800468a:	609a      	str	r2, [r3, #8]
    break;
 800468c:	e7c1      	b.n	8004612 <HAL_TIM_ConfigClockSource+0x76>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800468e:	684c      	ldr	r4, [r1, #4]
 8004690:	688a      	ldr	r2, [r1, #8]
 8004692:	68cd      	ldr	r5, [r1, #12]
 8004694:	4322      	orrs	r2, r4
  tmpsmcr = TIMx->SMCR;
 8004696:	689c      	ldr	r4, [r3, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004698:	4923      	ldr	r1, [pc, #140]	; (8004728 <HAL_TIM_ConfigClockSource+0x18c>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800469a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800469e:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80046a2:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 80046a4:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80046a6:	689a      	ldr	r2, [r3, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046a8:	4011      	ands	r1, r2
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046aa:	f041 0177 	orr.w	r1, r1, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80046ae:	6099      	str	r1, [r3, #8]
    break;
 80046b0:	e7af      	b.n	8004612 <HAL_TIM_ConfigClockSource+0x76>
  tmpccer = TIMx->CCER;
 80046b2:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046b4:	6a1d      	ldr	r5, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80046b6:	684c      	ldr	r4, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80046b8:	f026 060a 	bic.w	r6, r6, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046bc:	f025 0501 	bic.w	r5, r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80046c0:	68cf      	ldr	r7, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 80046c2:	4334      	orrs	r4, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046c4:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80046c6:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80046c8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 80046cc:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80046d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046d2:	621c      	str	r4, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80046d4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80046d6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80046da:	f042 0247 	orr.w	r2, r2, #71	; 0x47
   TIMx->SMCR = tmpsmcr;
 80046de:	609a      	str	r2, [r3, #8]
 80046e0:	e797      	b.n	8004612 <HAL_TIM_ConfigClockSource+0x76>
   tmpsmcr = TIMx->SMCR;
 80046e2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80046e4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80046e8:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   TIMx->SMCR = tmpsmcr;
 80046ec:	609a      	str	r2, [r3, #8]
 80046ee:	e790      	b.n	8004612 <HAL_TIM_ConfigClockSource+0x76>
  tmpccer = TIMx->CCER;
 80046f0:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046f2:	6a1d      	ldr	r5, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80046f4:	684c      	ldr	r4, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80046f6:	f026 060a 	bic.w	r6, r6, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046fa:	f025 0501 	bic.w	r5, r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80046fe:	68cf      	ldr	r7, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 8004700:	4334      	orrs	r4, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004702:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8004704:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004706:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 800470a:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800470e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004710:	621c      	str	r4, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8004712:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004714:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8004718:	f042 0257 	orr.w	r2, r2, #87	; 0x57
   TIMx->SMCR = tmpsmcr;
 800471c:	609a      	str	r2, [r3, #8]
 800471e:	e778      	b.n	8004612 <HAL_TIM_ConfigClockSource+0x76>
 8004720:	fffe0088 	.word	0xfffe0088
 8004724:	fffefff8 	.word	0xfffefff8
 8004728:	fffeff88 	.word	0xfffeff88

0800472c <HAL_TIM_OC_DelayElapsedCallback>:
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop

08004730 <HAL_TIM_IC_CaptureCallback>:
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop

08004734 <HAL_TIM_PWM_PulseFinishedCallback>:
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop

08004738 <HAL_TIM_TriggerCallback>:
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop

0800473c <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800473c:	6803      	ldr	r3, [r0, #0]
 800473e:	691a      	ldr	r2, [r3, #16]
 8004740:	0791      	lsls	r1, r2, #30
{
 8004742:	b510      	push	{r4, lr}
 8004744:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004746:	d502      	bpl.n	800474e <HAL_TIM_IRQHandler+0x12>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8004748:	68da      	ldr	r2, [r3, #12]
 800474a:	0792      	lsls	r2, r2, #30
 800474c:	d465      	bmi.n	800481a <HAL_TIM_IRQHandler+0xde>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800474e:	691a      	ldr	r2, [r3, #16]
 8004750:	0752      	lsls	r2, r2, #29
 8004752:	d502      	bpl.n	800475a <HAL_TIM_IRQHandler+0x1e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8004754:	68da      	ldr	r2, [r3, #12]
 8004756:	0750      	lsls	r0, r2, #29
 8004758:	d44c      	bmi.n	80047f4 <HAL_TIM_IRQHandler+0xb8>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800475a:	691a      	ldr	r2, [r3, #16]
 800475c:	0711      	lsls	r1, r2, #28
 800475e:	d502      	bpl.n	8004766 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8004760:	68da      	ldr	r2, [r3, #12]
 8004762:	0712      	lsls	r2, r2, #28
 8004764:	d434      	bmi.n	80047d0 <HAL_TIM_IRQHandler+0x94>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004766:	691a      	ldr	r2, [r3, #16]
 8004768:	06d0      	lsls	r0, r2, #27
 800476a:	d502      	bpl.n	8004772 <HAL_TIM_IRQHandler+0x36>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800476c:	68da      	ldr	r2, [r3, #12]
 800476e:	06d1      	lsls	r1, r2, #27
 8004770:	d41e      	bmi.n	80047b0 <HAL_TIM_IRQHandler+0x74>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004772:	691a      	ldr	r2, [r3, #16]
 8004774:	07d2      	lsls	r2, r2, #31
 8004776:	d502      	bpl.n	800477e <HAL_TIM_IRQHandler+0x42>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8004778:	68da      	ldr	r2, [r3, #12]
 800477a:	07d0      	lsls	r0, r2, #31
 800477c:	d46b      	bmi.n	8004856 <HAL_TIM_IRQHandler+0x11a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800477e:	691a      	ldr	r2, [r3, #16]
 8004780:	0611      	lsls	r1, r2, #24
 8004782:	d502      	bpl.n	800478a <HAL_TIM_IRQHandler+0x4e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8004784:	68da      	ldr	r2, [r3, #12]
 8004786:	0612      	lsls	r2, r2, #24
 8004788:	d46d      	bmi.n	8004866 <HAL_TIM_IRQHandler+0x12a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800478a:	691a      	ldr	r2, [r3, #16]
 800478c:	05d0      	lsls	r0, r2, #23
 800478e:	d502      	bpl.n	8004796 <HAL_TIM_IRQHandler+0x5a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8004790:	68da      	ldr	r2, [r3, #12]
 8004792:	0611      	lsls	r1, r2, #24
 8004794:	d46f      	bmi.n	8004876 <HAL_TIM_IRQHandler+0x13a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004796:	691a      	ldr	r2, [r3, #16]
 8004798:	0652      	lsls	r2, r2, #25
 800479a:	d502      	bpl.n	80047a2 <HAL_TIM_IRQHandler+0x66>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800479c:	68da      	ldr	r2, [r3, #12]
 800479e:	0650      	lsls	r0, r2, #25
 80047a0:	d451      	bmi.n	8004846 <HAL_TIM_IRQHandler+0x10a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80047a2:	691a      	ldr	r2, [r3, #16]
 80047a4:	0691      	lsls	r1, r2, #26
 80047a6:	d502      	bpl.n	80047ae <HAL_TIM_IRQHandler+0x72>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80047a8:	68da      	ldr	r2, [r3, #12]
 80047aa:	0692      	lsls	r2, r2, #26
 80047ac:	d443      	bmi.n	8004836 <HAL_TIM_IRQHandler+0xfa>
 80047ae:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80047b0:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047b4:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 80047b6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80047b8:	6119      	str	r1, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80047ba:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047bc:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80047be:	f413 7f40 	tst.w	r3, #768	; 0x300
 80047c2:	d06c      	beq.n	800489e <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_IC_CaptureCallback(htim);
 80047c4:	f7ff ffb4 	bl	8004730 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047c8:	2200      	movs	r2, #0
 80047ca:	6823      	ldr	r3, [r4, #0]
 80047cc:	7722      	strb	r2, [r4, #28]
 80047ce:	e7d0      	b.n	8004772 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80047d0:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80047d4:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 80047d6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80047d8:	6119      	str	r1, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80047da:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80047dc:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80047de:	079b      	lsls	r3, r3, #30
 80047e0:	d15a      	bne.n	8004898 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047e2:	f7ff ffa3 	bl	800472c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80047e6:	4620      	mov	r0, r4
 80047e8:	f7ff ffa4 	bl	8004734 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ec:	2200      	movs	r2, #0
 80047ee:	6823      	ldr	r3, [r4, #0]
 80047f0:	7722      	strb	r2, [r4, #28]
 80047f2:	e7b8      	b.n	8004766 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80047f4:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80047f8:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80047fa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80047fc:	6119      	str	r1, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80047fe:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004800:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8004802:	f413 7f40 	tst.w	r3, #768	; 0x300
 8004806:	d144      	bne.n	8004892 <HAL_TIM_IRQHandler+0x156>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004808:	f7ff ff90 	bl	800472c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800480c:	4620      	mov	r0, r4
 800480e:	f7ff ff91 	bl	8004734 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004812:	2200      	movs	r2, #0
 8004814:	6823      	ldr	r3, [r4, #0]
 8004816:	7722      	strb	r2, [r4, #28]
 8004818:	e79f      	b.n	800475a <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800481a:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800481e:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004820:	6119      	str	r1, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8004822:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004824:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8004826:	0799      	lsls	r1, r3, #30
 8004828:	d02d      	beq.n	8004886 <HAL_TIM_IRQHandler+0x14a>
          HAL_TIM_IC_CaptureCallback(htim);
 800482a:	f7ff ff81 	bl	8004730 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800482e:	2200      	movs	r2, #0
 8004830:	6823      	ldr	r3, [r4, #0]
 8004832:	7722      	strb	r2, [r4, #28]
 8004834:	e78b      	b.n	800474e <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004836:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 800483a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800483c:	611a      	str	r2, [r3, #16]
}
 800483e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8004842:	f000 b989 	b.w	8004b58 <HAL_TIMEx_CommutationCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004846:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800484a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800484c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800484e:	f7ff ff73 	bl	8004738 <HAL_TIM_TriggerCallback>
 8004852:	6823      	ldr	r3, [r4, #0]
 8004854:	e7a5      	b.n	80047a2 <HAL_TIM_IRQHandler+0x66>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004856:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800485a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800485c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800485e:	f7fd fa0d 	bl	8001c7c <HAL_TIM_PeriodElapsedCallback>
 8004862:	6823      	ldr	r3, [r4, #0]
 8004864:	e78b      	b.n	800477e <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004866:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800486a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800486c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800486e:	f000 f975 	bl	8004b5c <HAL_TIMEx_BreakCallback>
 8004872:	6823      	ldr	r3, [r4, #0]
 8004874:	e789      	b.n	800478a <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004876:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800487a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800487c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800487e:	f000 f96d 	bl	8004b5c <HAL_TIMEx_BreakCallback>
 8004882:	6823      	ldr	r3, [r4, #0]
 8004884:	e787      	b.n	8004796 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004886:	f7ff ff51 	bl	800472c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800488a:	4620      	mov	r0, r4
 800488c:	f7ff ff52 	bl	8004734 <HAL_TIM_PWM_PulseFinishedCallback>
 8004890:	e7cd      	b.n	800482e <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 8004892:	f7ff ff4d 	bl	8004730 <HAL_TIM_IC_CaptureCallback>
 8004896:	e7bc      	b.n	8004812 <HAL_TIM_IRQHandler+0xd6>
        HAL_TIM_IC_CaptureCallback(htim);
 8004898:	f7ff ff4a 	bl	8004730 <HAL_TIM_IC_CaptureCallback>
 800489c:	e7a6      	b.n	80047ec <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800489e:	f7ff ff45 	bl	800472c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048a2:	4620      	mov	r0, r4
 80048a4:	f7ff ff46 	bl	8004734 <HAL_TIM_PWM_PulseFinishedCallback>
 80048a8:	e78e      	b.n	80047c8 <HAL_TIM_IRQHandler+0x8c>
 80048aa:	bf00      	nop

080048ac <TIM_OC1_SetConfig>:
{
 80048ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048ae:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= OC_Config->OCPolarity;
 80048b0:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048b2:	f024 0401 	bic.w	r4, r4, #1
  tmpccmrx |= OC_Config->OCMode;
 80048b6:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80048b8:	4a13      	ldr	r2, [pc, #76]	; (8004908 <TIM_OC1_SetConfig+0x5c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048ba:	6204      	str	r4, [r0, #32]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80048bc:	4d13      	ldr	r5, [pc, #76]	; (800490c <TIM_OC1_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 80048be:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 80048c0:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80048c2:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR1;
 80048c4:	f8d0 e018 	ldr.w	lr, [r0, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 80048c8:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80048cc:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= OC_Config->OCPolarity;
 80048d0:	ea43 0307 	orr.w	r3, r3, r7
  tmpccmrx |= OC_Config->OCMode;
 80048d4:	ea42 0206 	orr.w	r2, r2, r6
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80048d8:	d009      	beq.n	80048ee <TIM_OC1_SetConfig+0x42>
 80048da:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80048de:	42a8      	cmp	r0, r5
 80048e0:	d005      	beq.n	80048ee <TIM_OC1_SetConfig+0x42>
  TIMx->CCR1 = OC_Config->Pulse;
 80048e2:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80048e4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80048e6:	6182      	str	r2, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80048e8:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;  
 80048ea:	6203      	str	r3, [r0, #32]
 80048ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccer &= ~TIM_CCER_CC1NP;
 80048ee:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80048f2:	68cf      	ldr	r7, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 80048f4:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048f6:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80048fa:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 80048fc:	433b      	orrs	r3, r7
    tmpcr2 |= OC_Config->OCNIdleState;
 80048fe:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8004900:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8004904:	432c      	orrs	r4, r5
 8004906:	e7ec      	b.n	80048e2 <TIM_OC1_SetConfig+0x36>
 8004908:	fffeff8c 	.word	0xfffeff8c
 800490c:	40010000 	.word	0x40010000

08004910 <TIM_OC2_SetConfig>:
{
 8004910:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004912:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 4);
 8004914:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004916:	f024 0410 	bic.w	r4, r4, #16
  tmpccmrx |= (OC_Config->OCMode << 8);
 800491a:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800491c:	4a14      	ldr	r2, [pc, #80]	; (8004970 <TIM_OC2_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800491e:	6204      	str	r4, [r0, #32]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8004920:	4d14      	ldr	r5, [pc, #80]	; (8004974 <TIM_OC2_SetConfig+0x64>)
  tmpccer = TIMx->CCER;
 8004922:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8004924:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8004926:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR1;
 8004928:	f8d0 e018 	ldr.w	lr, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 800492c:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004930:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= (OC_Config->OCPolarity << 4);
 8004934:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8);
 8004938:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800493c:	d009      	beq.n	8004952 <TIM_OC2_SetConfig+0x42>
 800493e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004942:	42a8      	cmp	r0, r5
 8004944:	d005      	beq.n	8004952 <TIM_OC2_SetConfig+0x42>
  TIMx->CCR2 = OC_Config->Pulse;
 8004946:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004948:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800494a:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800494c:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800494e:	6203      	str	r3, [r0, #32]
 8004950:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccer &= ~TIM_CCER_CC2NP;
 8004952:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8004956:	68cf      	ldr	r7, [r1, #12]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8004958:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800495a:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800495e:	698e      	ldr	r6, [r1, #24]
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8004960:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8004964:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8004966:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800496a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 800496e:	e7ea      	b.n	8004946 <TIM_OC2_SetConfig+0x36>
 8004970:	feff8cff 	.word	0xfeff8cff
 8004974:	40010000 	.word	0x40010000

08004978 <TIM_OC3_SetConfig>:
{
 8004978:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800497a:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 8);
 800497c:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800497e:	f424 7480 	bic.w	r4, r4, #256	; 0x100
  tmpccmrx |= OC_Config->OCMode;
 8004982:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8004984:	4a14      	ldr	r2, [pc, #80]	; (80049d8 <TIM_OC3_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004986:	6204      	str	r4, [r0, #32]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8004988:	4d14      	ldr	r5, [pc, #80]	; (80049dc <TIM_OC3_SetConfig+0x64>)
  tmpccer = TIMx->CCER;
 800498a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 800498c:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800498e:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR2;
 8004990:	f8d0 e01c 	ldr.w	lr, [r0, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 8004994:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8004998:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= (OC_Config->OCPolarity << 8);
 800499c:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 80049a0:	ea42 0206 	orr.w	r2, r2, r6
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80049a4:	d009      	beq.n	80049ba <TIM_OC3_SetConfig+0x42>
 80049a6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80049aa:	42a8      	cmp	r0, r5
 80049ac:	d005      	beq.n	80049ba <TIM_OC3_SetConfig+0x42>
  TIMx->CCR3 = OC_Config->Pulse;
 80049ae:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80049b0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 80049b2:	61c2      	str	r2, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80049b4:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 80049b6:	6203      	str	r3, [r0, #32]
 80049b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccer &= ~TIM_CCER_CC3NP;
 80049ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8);
 80049be:	68cf      	ldr	r7, [r1, #12]
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 80049c0:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80049c2:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 80049c6:	698e      	ldr	r6, [r1, #24]
    tmpccer |= (OC_Config->OCNPolarity << 8);
 80049c8:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 80049cc:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80049ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 80049d2:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 80049d6:	e7ea      	b.n	80049ae <TIM_OC3_SetConfig+0x36>
 80049d8:	fffeff8c 	.word	0xfffeff8c
 80049dc:	40010000 	.word	0x40010000

080049e0 <TIM_OC4_SetConfig>:
{
 80049e0:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049e2:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 12);
 80049e4:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049e6:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
  tmpccmrx |= (OC_Config->OCMode << 8);
 80049ea:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80049ec:	4a10      	ldr	r2, [pc, #64]	; (8004a30 <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049ee:	6204      	str	r4, [r0, #32]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80049f0:	4d10      	ldr	r5, [pc, #64]	; (8004a34 <TIM_OC4_SetConfig+0x54>)
  tmpccer = TIMx->CCER;
 80049f2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 80049f4:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80049f6:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR2;
 80049f8:	f8d0 e01c 	ldr.w	lr, [r0, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 80049fc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a00:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= (OC_Config->OCPolarity << 12);
 8004a04:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8);
 8004a08:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8004a0c:	d009      	beq.n	8004a22 <TIM_OC4_SetConfig+0x42>
 8004a0e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004a12:	42a8      	cmp	r0, r5
 8004a14:	d005      	beq.n	8004a22 <TIM_OC4_SetConfig+0x42>
  TIMx->CCR4 = OC_Config->Pulse;
 8004a16:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004a18:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004a1a:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8004a1c:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8004a1e:	6203      	str	r3, [r0, #32]
 8004a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a22:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8004a26:	694d      	ldr	r5, [r1, #20]
 8004a28:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8004a2c:	e7f3      	b.n	8004a16 <TIM_OC4_SetConfig+0x36>
 8004a2e:	bf00      	nop
 8004a30:	feff8cff 	.word	0xfeff8cff
 8004a34:	40010000 	.word	0x40010000

08004a38 <HAL_TIMEx_PWMN_Start>:
{
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); 
  
  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8004a38:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_ADVANCED_INSTANCE(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNELS(Channel));

  tmp = TIM_CCER_CC1NE << Channel;
 8004a3a:	2204      	movs	r2, #4
} 
 8004a3c:	2000      	movs	r0, #0
  tmp = TIM_CCER_CC1NE << Channel;
 8004a3e:	fa02 f101 	lsl.w	r1, r2, r1
{
 8004a42:	b410      	push	{r4}

  /* Reset the CCxNE Bit */
  TIMx->CCER &= ~tmp;
 8004a44:	6a1c      	ldr	r4, [r3, #32]
 8004a46:	ea24 0401 	bic.w	r4, r4, r1
 8004a4a:	621c      	str	r4, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelNState << Channel);
 8004a4c:	6a1a      	ldr	r2, [r3, #32]
} 
 8004a4e:	f85d 4b04 	ldr.w	r4, [sp], #4
  TIMx->CCER |= (uint32_t)(ChannelNState << Channel);
 8004a52:	4311      	orrs	r1, r2
 8004a54:	6219      	str	r1, [r3, #32]
  __HAL_TIM_MOE_ENABLE(htim);
 8004a56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a58:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a5c:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	f042 0201 	orr.w	r2, r2, #1
 8004a64:	601a      	str	r2, [r3, #0]
} 
 8004a66:	4770      	bx	lr

08004a68 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8004a68:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004a6c:	2b01      	cmp	r3, #1
{
 8004a6e:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(htim);
 8004a70:	d01f      	beq.n	8004ab2 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  tmpcr2 = htim->Instance->CR2;
 8004a72:	6802      	ldr	r2, [r0, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004a74:	4d11      	ldr	r5, [pc, #68]	; (8004abc <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  tmpcr2 = htim->Instance->CR2;
 8004a76:	6853      	ldr	r3, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004a78:	42aa      	cmp	r2, r5
  tmpsmcr = htim->Instance->SMCR;
 8004a7a:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004a7c:	d014      	beq.n	8004aa8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8004a7e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004a82:	42aa      	cmp	r2, r5
 8004a84:	d010      	beq.n	8004aa8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a86:	680d      	ldr	r5, [r1, #0]
  __HAL_UNLOCK(htim);
 8004a88:	2600      	movs	r6, #0
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a8a:	6889      	ldr	r1, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004a8c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a94:	4321      	orrs	r1, r4
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a96:	432b      	orrs	r3, r5
  return HAL_OK;
 8004a98:	4635      	mov	r5, r6
  htim->Instance->CR2 = tmpcr2;
 8004a9a:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR = tmpsmcr;
 8004a9c:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8004a9e:	f880 603c 	strb.w	r6, [r0, #60]	; 0x3c
} 
 8004aa2:	4628      	mov	r0, r5
 8004aa4:	bc70      	pop	{r4, r5, r6}
 8004aa6:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004aa8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004aac:	684d      	ldr	r5, [r1, #4]
 8004aae:	432b      	orrs	r3, r5
 8004ab0:	e7e9      	b.n	8004a86 <HAL_TIMEx_MasterConfigSynchronization+0x1e>
  __HAL_LOCK(htim);
 8004ab2:	2502      	movs	r5, #2
} 
 8004ab4:	4628      	mov	r0, r5
 8004ab6:	bc70      	pop	{r4, r5, r6}
 8004ab8:	4770      	bx	lr
 8004aba:	bf00      	nop
 8004abc:	40010000 	.word	0x40010000

08004ac0 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8004ac0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d040      	beq.n	8004b4a <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004ac8:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004aca:	684a      	ldr	r2, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004acc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
{
 8004ad0:	b4f0      	push	{r4, r5, r6, r7}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004ad2:	688d      	ldr	r5, [r1, #8]
  htim->State = HAL_TIM_STATE_BUSY;
 8004ad4:	2402      	movs	r4, #2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004ad6:	680f      	ldr	r7, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004ad8:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004ada:	690e      	ldr	r6, [r1, #16]
  htim->State = HAL_TIM_STATE_BUSY;
 8004adc:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004ae0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004ae4:	6a8c      	ldr	r4, [r1, #40]	; 0x28
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004ae6:	6805      	ldr	r5, [r0, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004ae8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8004aea:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004aec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004af0:	433b      	orrs	r3, r7
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004af2:	4f17      	ldr	r7, [pc, #92]	; (8004b50 <HAL_TIMEx_ConfigBreakDeadTime+0x90>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004af4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004af8:	42bd      	cmp	r5, r7
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004afa:	ea43 0306 	orr.w	r3, r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004afe:	694e      	ldr	r6, [r1, #20]
 8004b00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b04:	ea43 0306 	orr.w	r3, r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004b08:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004b0c:	ea43 0304 	orr.w	r3, r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8004b10:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8004b14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004b18:	d009      	beq.n	8004b2e <HAL_TIMEx_ConfigBreakDeadTime+0x6e>
 8004b1a:	4a0e      	ldr	r2, [pc, #56]	; (8004b54 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 8004b1c:	4295      	cmp	r5, r2
 8004b1e:	d006      	beq.n	8004b2e <HAL_TIMEx_ConfigBreakDeadTime+0x6e>
  __HAL_UNLOCK(htim);
 8004b20:	2200      	movs	r2, #0
  htim->Instance->BDTR = tmpbdtr;
 8004b22:	646b      	str	r3, [r5, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8004b24:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8004b28:	4610      	mov	r0, r2
 8004b2a:	bcf0      	pop	{r4, r5, r6, r7}
 8004b2c:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8004b2e:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8004b30:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004b34:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8004b36:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004b3a:	6a0a      	ldr	r2, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004b3c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b40:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004b42:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004b46:	4313      	orrs	r3, r2
 8004b48:	e7ea      	b.n	8004b20 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
  __HAL_LOCK(htim);
 8004b4a:	2302      	movs	r3, #2
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	4770      	bx	lr
 8004b50:	40010000 	.word	0x40010000
 8004b54:	40010400 	.word	0x40010400

08004b58 <HAL_TIMEx_CommutationCallback>:
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop

08004b5c <HAL_TIMEx_BreakCallback>:
{
 8004b5c:	4770      	bx	lr
 8004b5e:	bf00      	nop

08004b60 <HAL_TIM_PWM_ConfigChannel>:
{
 8004b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8004b62:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d030      	beq.n	8004bcc <HAL_TIM_PWM_ConfigChannel+0x6c>
 8004b6a:	460d      	mov	r5, r1
  htim->State = HAL_TIM_STATE_BUSY;
 8004b6c:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8004b6e:	2101      	movs	r1, #1
 8004b70:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8004b72:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 8004b76:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  switch (Channel)
 8004b7a:	2a14      	cmp	r2, #20
 8004b7c:	d81e      	bhi.n	8004bbc <HAL_TIM_PWM_ConfigChannel+0x5c>
 8004b7e:	e8df f002 	tbb	[pc, r2]
 8004b82:	1d56      	.short	0x1d56
 8004b84:	1d681d1d 	.word	0x1d681d1d
 8004b88:	1d7b1d1d 	.word	0x1d7b1d1d
 8004b8c:	1d0b1d1d 	.word	0x1d0b1d1d
 8004b90:	1d8d1d1d 	.word	0x1d8d1d1d
 8004b94:	1d1d      	.short	0x1d1d
 8004b96:	27          	.byte	0x27
 8004b97:	00          	.byte	0x00
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b98:	4629      	mov	r1, r5
 8004b9a:	6800      	ldr	r0, [r0, #0]
 8004b9c:	f7ff ff20 	bl	80049e0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004ba0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 8004ba2:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004ba4:	69d9      	ldr	r1, [r3, #28]
 8004ba6:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8004baa:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004bac:	69d9      	ldr	r1, [r3, #28]
 8004bae:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004bb2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 8004bb4:	69da      	ldr	r2, [r3, #28]
 8004bb6:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8004bba:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8004bbc:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8004bbe:	2201      	movs	r2, #1
  return HAL_OK;
 8004bc0:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 8004bc2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004bc6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return HAL_OK;
 8004bca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 8004bcc:	2002      	movs	r0, #2
}
 8004bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004bd0:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 8004bd2:	68ae      	ldr	r6, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004bd4:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8);
 8004bd6:	682f      	ldr	r7, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004bd8:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004bdc:	494c      	ldr	r1, [pc, #304]	; (8004d10 <HAL_TIM_PWM_ConfigChannel+0x1b0>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004bde:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 8004be0:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 8004be2:	6858      	ldr	r0, [r3, #4]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004be4:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccmrx = TIMx->CCMR3;
 8004be8:	f8d3 e054 	ldr.w	lr, [r3, #84]	; 0x54
  tmpccer |= (OC_Config->OCPolarity << 20);
 8004bec:	ea42 5206 	orr.w	r2, r2, r6, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004bf0:	4e48      	ldr	r6, [pc, #288]	; (8004d14 <HAL_TIM_PWM_ConfigChannel+0x1b4>)
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004bf2:	ea0e 0101 	and.w	r1, lr, r1
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004bf6:	42b3      	cmp	r3, r6
  tmpccmrx |= (OC_Config->OCMode << 8);
 8004bf8:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004bfc:	f000 8081 	beq.w	8004d02 <HAL_TIM_PWM_ConfigChannel+0x1a2>
 8004c00:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004c04:	42b3      	cmp	r3, r6
 8004c06:	d07c      	beq.n	8004d02 <HAL_TIM_PWM_ConfigChannel+0x1a2>
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004c08:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8004c0a:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8004c0c:	6559      	str	r1, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8004c0e:	65de      	str	r6, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8004c10:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004c12:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 8004c14:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004c16:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8004c1a:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004c1c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004c1e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004c22:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 8004c24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c26:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8004c2a:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 8004c2c:	e7c6      	b.n	8004bbc <HAL_TIM_PWM_ConfigChannel+0x5c>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c2e:	4629      	mov	r1, r5
 8004c30:	6800      	ldr	r0, [r0, #0]
 8004c32:	f7ff fe3b 	bl	80048ac <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c36:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c38:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c3a:	6999      	ldr	r1, [r3, #24]
 8004c3c:	f041 0108 	orr.w	r1, r1, #8
 8004c40:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004c42:	6999      	ldr	r1, [r3, #24]
 8004c44:	f021 0104 	bic.w	r1, r1, #4
 8004c48:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c4a:	699a      	ldr	r2, [r3, #24]
 8004c4c:	4302      	orrs	r2, r0
 8004c4e:	619a      	str	r2, [r3, #24]
    break;
 8004c50:	e7b4      	b.n	8004bbc <HAL_TIM_PWM_ConfigChannel+0x5c>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c52:	4629      	mov	r1, r5
 8004c54:	6800      	ldr	r0, [r0, #0]
 8004c56:	f7ff fe5b 	bl	8004910 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c5a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8004c5c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c5e:	6999      	ldr	r1, [r3, #24]
 8004c60:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8004c64:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c66:	6999      	ldr	r1, [r3, #24]
 8004c68:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004c6c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8004c6e:	699a      	ldr	r2, [r3, #24]
 8004c70:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8004c74:	619a      	str	r2, [r3, #24]
    break;
 8004c76:	e7a1      	b.n	8004bbc <HAL_TIM_PWM_ConfigChannel+0x5c>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c78:	4629      	mov	r1, r5
 8004c7a:	6800      	ldr	r0, [r0, #0]
 8004c7c:	f7ff fe7c 	bl	8004978 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c80:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8004c82:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c84:	69d9      	ldr	r1, [r3, #28]
 8004c86:	f041 0108 	orr.w	r1, r1, #8
 8004c8a:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c8c:	69d9      	ldr	r1, [r3, #28]
 8004c8e:	f021 0104 	bic.w	r1, r1, #4
 8004c92:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8004c94:	69da      	ldr	r2, [r3, #28]
 8004c96:	4302      	orrs	r2, r0
 8004c98:	61da      	str	r2, [r3, #28]
    break;
 8004c9a:	e78f      	b.n	8004bbc <HAL_TIM_PWM_ConfigChannel+0x5c>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004c9c:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16);
 8004c9e:	68ae      	ldr	r6, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004ca0:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8004ca2:	682f      	ldr	r7, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004ca4:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004ca8:	491b      	ldr	r1, [pc, #108]	; (8004d18 <HAL_TIM_PWM_ConfigChannel+0x1b8>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004caa:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 8004cac:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 8004cae:	6858      	ldr	r0, [r3, #4]
  tmpccer &= ~TIM_CCER_CC5P;
 8004cb0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccmrx = TIMx->CCMR3;
 8004cb4:	f8d3 e054 	ldr.w	lr, [r3, #84]	; 0x54
  tmpccer |= (OC_Config->OCPolarity << 16);
 8004cb8:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004cbc:	4e15      	ldr	r6, [pc, #84]	; (8004d14 <HAL_TIM_PWM_ConfigChannel+0x1b4>)
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004cbe:	ea0e 0101 	and.w	r1, lr, r1
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004cc2:	42b3      	cmp	r3, r6
  tmpccmrx |= OC_Config->OCMode;
 8004cc4:	ea41 0107 	orr.w	r1, r1, r7
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004cc8:	d015      	beq.n	8004cf6 <HAL_TIM_PWM_ConfigChannel+0x196>
 8004cca:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004cce:	42b3      	cmp	r3, r6
 8004cd0:	d011      	beq.n	8004cf6 <HAL_TIM_PWM_ConfigChannel+0x196>
  TIMx->CCR5 = OC_Config->Pulse;
 8004cd2:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8004cd4:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8004cd6:	6559      	str	r1, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 8004cd8:	659e      	str	r6, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;  
 8004cda:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004cdc:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8004cde:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004ce0:	f041 0108 	orr.w	r1, r1, #8
 8004ce4:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004ce6:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004ce8:	f021 0104 	bic.w	r1, r1, #4
 8004cec:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8004cee:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004cf0:	4302      	orrs	r2, r0
 8004cf2:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 8004cf4:	e762      	b.n	8004bbc <HAL_TIM_PWM_ConfigChannel+0x5c>
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004cf6:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 8004cfa:	696e      	ldr	r6, [r5, #20]
 8004cfc:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
 8004d00:	e7e7      	b.n	8004cd2 <HAL_TIM_PWM_ConfigChannel+0x172>
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004d02:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 8004d06:	696e      	ldr	r6, [r5, #20]
 8004d08:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
 8004d0c:	e77c      	b.n	8004c08 <HAL_TIM_PWM_ConfigChannel+0xa8>
 8004d0e:	bf00      	nop
 8004d10:	feff8fff 	.word	0xfeff8fff
 8004d14:	40010000 	.word	0x40010000
 8004d18:	fffeff8f 	.word	0xfffeff8f

08004d1c <HAL_UART_Transmit>:
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d20:	461e      	mov	r6, r3
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8004d22:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
{
 8004d26:	b082      	sub	sp, #8
  if(huart->gState == HAL_UART_STATE_READY)
 8004d28:	2b20      	cmp	r3, #32
 8004d2a:	d003      	beq.n	8004d34 <HAL_UART_Transmit+0x18>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8004d2c:	2002      	movs	r0, #2
  }
}
 8004d2e:	b002      	add	sp, #8
 8004d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d34:	4688      	mov	r8, r1
    if((pData == NULL ) || (Size == 0U))
 8004d36:	b391      	cbz	r1, 8004d9e <HAL_UART_Transmit+0x82>
 8004d38:	fab2 f382 	clz	r3, r2
 8004d3c:	095b      	lsrs	r3, r3, #5
 8004d3e:	bb73      	cbnz	r3, 8004d9e <HAL_UART_Transmit+0x82>
    __HAL_LOCK(huart);
 8004d40:	f890 1068 	ldrb.w	r1, [r0, #104]	; 0x68
 8004d44:	4605      	mov	r5, r0
 8004d46:	2901      	cmp	r1, #1
 8004d48:	d0f0      	beq.n	8004d2c <HAL_UART_Transmit+0x10>
 8004d4a:	2001      	movs	r0, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d4c:	2121      	movs	r1, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d4e:	66eb      	str	r3, [r5, #108]	; 0x6c
    __HAL_LOCK(huart);
 8004d50:	f885 0068 	strb.w	r0, [r5, #104]	; 0x68
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d54:	f885 1069 	strb.w	r1, [r5, #105]	; 0x69
 8004d58:	9201      	str	r2, [sp, #4]
    tickstart = HAL_GetTick();
 8004d5a:	f7fd fc2b 	bl	80025b4 <HAL_GetTick>
    huart->TxXferSize = Size;
 8004d5e:	9a01      	ldr	r2, [sp, #4]
    tickstart = HAL_GetTick();
 8004d60:	4607      	mov	r7, r0
 8004d62:	682c      	ldr	r4, [r5, #0]
    huart->TxXferSize = Size;
 8004d64:	f8a5 2050 	strh.w	r2, [r5, #80]	; 0x50
    huart->TxXferCount = Size;
 8004d68:	f8a5 2052 	strh.w	r2, [r5, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8004d6c:	f8b5 3052 	ldrh.w	r3, [r5, #82]	; 0x52
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	b303      	cbz	r3, 8004db6 <HAL_UART_Transmit+0x9a>
      huart->TxXferCount--;
 8004d74:	f8b5 3052 	ldrh.w	r3, [r5, #82]	; 0x52
 8004d78:	3b01      	subs	r3, #1
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	f8a5 3052 	strh.w	r3, [r5, #82]	; 0x52
 8004d80:	1c72      	adds	r2, r6, #1
 8004d82:	d125      	bne.n	8004dd0 <HAL_UART_Transmit+0xb4>
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d84:	69e2      	ldr	r2, [r4, #28]
 8004d86:	0613      	lsls	r3, r2, #24
 8004d88:	d5fc      	bpl.n	8004d84 <HAL_UART_Transmit+0x68>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d8a:	68ab      	ldr	r3, [r5, #8]
 8004d8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d90:	d03a      	beq.n	8004e08 <HAL_UART_Transmit+0xec>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8004d92:	f898 3000 	ldrb.w	r3, [r8]
 8004d96:	f108 0801 	add.w	r8, r8, #1
 8004d9a:	62a3      	str	r3, [r4, #40]	; 0x28
 8004d9c:	e7e6      	b.n	8004d6c <HAL_UART_Transmit+0x50>
      return  HAL_ERROR;
 8004d9e:	2001      	movs	r0, #1
 8004da0:	e7c5      	b.n	8004d2e <HAL_UART_Transmit+0x12>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004da2:	69e3      	ldr	r3, [r4, #28]
 8004da4:	065b      	lsls	r3, r3, #25
 8004da6:	d40b      	bmi.n	8004dc0 <HAL_UART_Transmit+0xa4>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 8004da8:	b1e6      	cbz	r6, 8004de4 <HAL_UART_Transmit+0xc8>
 8004daa:	f7fd fc03 	bl	80025b4 <HAL_GetTick>
 8004dae:	1bc0      	subs	r0, r0, r7
 8004db0:	682c      	ldr	r4, [r5, #0]
 8004db2:	4286      	cmp	r6, r0
 8004db4:	d916      	bls.n	8004de4 <HAL_UART_Transmit+0xc8>
 8004db6:	1c71      	adds	r1, r6, #1
 8004db8:	d1f3      	bne.n	8004da2 <HAL_UART_Transmit+0x86>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dba:	69e3      	ldr	r3, [r4, #28]
 8004dbc:	065a      	lsls	r2, r3, #25
 8004dbe:	d5fc      	bpl.n	8004dba <HAL_UART_Transmit+0x9e>
    __HAL_UNLOCK(huart);
 8004dc0:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_READY;
 8004dc2:	2220      	movs	r2, #32
    return HAL_OK;
 8004dc4:	4618      	mov	r0, r3
    __HAL_UNLOCK(huart);
 8004dc6:	f885 3068 	strb.w	r3, [r5, #104]	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 8004dca:	f885 2069 	strb.w	r2, [r5, #105]	; 0x69
    return HAL_OK;
 8004dce:	e7ae      	b.n	8004d2e <HAL_UART_Transmit+0x12>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dd0:	69e3      	ldr	r3, [r4, #28]
 8004dd2:	0618      	lsls	r0, r3, #24
 8004dd4:	d4d9      	bmi.n	8004d8a <HAL_UART_Transmit+0x6e>
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 8004dd6:	b12e      	cbz	r6, 8004de4 <HAL_UART_Transmit+0xc8>
 8004dd8:	f7fd fbec 	bl	80025b4 <HAL_GetTick>
 8004ddc:	1bc0      	subs	r0, r0, r7
 8004dde:	682c      	ldr	r4, [r5, #0]
 8004de0:	4286      	cmp	r6, r0
 8004de2:	d8cd      	bhi.n	8004d80 <HAL_UART_Transmit+0x64>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004de4:	6823      	ldr	r3, [r4, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

        huart->gState = HAL_UART_STATE_READY;
 8004de6:	2220      	movs	r2, #32
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004de8:	2100      	movs	r1, #0
      return HAL_TIMEOUT;
 8004dea:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004dec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004df0:	6023      	str	r3, [r4, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004df2:	68a3      	ldr	r3, [r4, #8]
 8004df4:	f023 0301 	bic.w	r3, r3, #1
 8004df8:	60a3      	str	r3, [r4, #8]
        huart->gState = HAL_UART_STATE_READY;
 8004dfa:	f885 2069 	strb.w	r2, [r5, #105]	; 0x69
        __HAL_UNLOCK(huart);
 8004dfe:	f885 1068 	strb.w	r1, [r5, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 8004e02:	f885 206a 	strb.w	r2, [r5, #106]	; 0x6a
 8004e06:	e792      	b.n	8004d2e <HAL_UART_Transmit+0x12>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e08:	692b      	ldr	r3, [r5, #16]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1c1      	bne.n	8004d92 <HAL_UART_Transmit+0x76>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8004e0e:	f838 3b02 	ldrh.w	r3, [r8], #2
 8004e12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e16:	62a3      	str	r3, [r4, #40]	; 0x28
        pData += 2;
 8004e18:	e7a8      	b.n	8004d6c <HAL_UART_Transmit+0x50>
 8004e1a:	bf00      	nop

08004e1c <HAL_UART_Receive_DMA>:
{
 8004e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(huart->RxState == HAL_UART_STATE_READY)
 8004e1e:	f890 406a 	ldrb.w	r4, [r0, #106]	; 0x6a
 8004e22:	2c20      	cmp	r4, #32
 8004e24:	d001      	beq.n	8004e2a <HAL_UART_Receive_DMA+0xe>
    return HAL_BUSY;
 8004e26:	2002      	movs	r0, #2
}
 8004e28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((pData == NULL ) || (Size == 0U))
 8004e2a:	2900      	cmp	r1, #0
 8004e2c:	d035      	beq.n	8004e9a <HAL_UART_Receive_DMA+0x7e>
 8004e2e:	fab2 f482 	clz	r4, r2
 8004e32:	0964      	lsrs	r4, r4, #5
 8004e34:	2c00      	cmp	r4, #0
 8004e36:	d130      	bne.n	8004e9a <HAL_UART_Receive_DMA+0x7e>
    __HAL_LOCK(huart);
 8004e38:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d0f2      	beq.n	8004e26 <HAL_UART_Receive_DMA+0xa>
 8004e40:	4605      	mov	r5, r0
 8004e42:	4616      	mov	r6, r2
 8004e44:	460a      	mov	r2, r1
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004e46:	2122      	movs	r1, #34	; 0x22
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004e48:	6e47      	ldr	r7, [r0, #100]	; 0x64
    __HAL_LOCK(huart);
 8004e4a:	f04f 0e01 	mov.w	lr, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e4e:	66c4      	str	r4, [r0, #108]	; 0x6c
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 8004e50:	4633      	mov	r3, r6
    huart->pRxBuffPtr = pData;
 8004e52:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferSize = Size;
 8004e54:	f8a0 6058 	strh.w	r6, [r0, #88]	; 0x58
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 8004e58:	4638      	mov	r0, r7
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004e5a:	f885 106a 	strb.w	r1, [r5, #106]	; 0x6a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004e5e:	4e10      	ldr	r6, [pc, #64]	; (8004ea0 <HAL_UART_Receive_DMA+0x84>)
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004e60:	4910      	ldr	r1, [pc, #64]	; (8004ea4 <HAL_UART_Receive_DMA+0x88>)
    __HAL_LOCK(huart);
 8004e62:	f885 e068 	strb.w	lr, [r5, #104]	; 0x68
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004e66:	63fe      	str	r6, [r7, #60]	; 0x3c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004e68:	6439      	str	r1, [r7, #64]	; 0x40
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004e6a:	4e0f      	ldr	r6, [pc, #60]	; (8004ea8 <HAL_UART_Receive_DMA+0x8c>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 8004e6c:	6829      	ldr	r1, [r5, #0]
    huart->hdmarx->XferAbortCallback = NULL;
 8004e6e:	653c      	str	r4, [r7, #80]	; 0x50
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004e70:	64fe      	str	r6, [r7, #76]	; 0x4c
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 8004e72:	3124      	adds	r1, #36	; 0x24
 8004e74:	f7fd feb6 	bl	8002be4 <HAL_DMA_Start_IT>
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e78:	682b      	ldr	r3, [r5, #0]
    __HAL_UNLOCK(huart);
 8004e7a:	f885 4068 	strb.w	r4, [r5, #104]	; 0x68
    return HAL_OK;
 8004e7e:	4620      	mov	r0, r4
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e86:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e88:	689a      	ldr	r2, [r3, #8]
 8004e8a:	f042 0201 	orr.w	r2, r2, #1
 8004e8e:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e90:	689a      	ldr	r2, [r3, #8]
 8004e92:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e96:	609a      	str	r2, [r3, #8]
    return HAL_OK;
 8004e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8004e9a:	2001      	movs	r0, #1
 8004e9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	08004f21 	.word	0x08004f21
 8004ea4:	08004f5d 	.word	0x08004f5d
 8004ea8:	08004f69 	.word	0x08004f69

08004eac <HAL_UART_DMAResume>:
  __HAL_LOCK(huart);
 8004eac:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d016      	beq.n	8004ee2 <HAL_UART_DMAResume+0x36>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004eb4:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
  __HAL_LOCK(huart);
 8004eb8:	2201      	movs	r2, #1
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004eba:	2b21      	cmp	r3, #33	; 0x21
  __HAL_LOCK(huart);
 8004ebc:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004ec0:	6803      	ldr	r3, [r0, #0]
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004ec2:	d023      	beq.n	8004f0c <HAL_UART_DMAResume+0x60>
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ec4:	f890 206a 	ldrb.w	r2, [r0, #106]	; 0x6a
 8004ec8:	2a22      	cmp	r2, #34	; 0x22
 8004eca:	d00c      	beq.n	8004ee6 <HAL_UART_DMAResume+0x3a>
  if ((huart->Instance->CR1 & USART_CR1_UE) == 0U)
 8004ecc:	6818      	ldr	r0, [r3, #0]
 8004ece:	f010 0001 	ands.w	r0, r0, #1
 8004ed2:	d104      	bne.n	8004ede <HAL_UART_DMAResume+0x32>
    __HAL_UART_ENABLE(huart);
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	f042 0201 	orr.w	r2, r2, #1
 8004eda:	601a      	str	r2, [r3, #0]
 8004edc:	4770      	bx	lr
  return HAL_OK;
 8004ede:	2000      	movs	r0, #0
}
 8004ee0:	4770      	bx	lr
  __HAL_LOCK(huart);
 8004ee2:	2002      	movs	r0, #2
 8004ee4:	4770      	bx	lr
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8004ee6:	2208      	movs	r2, #8
 8004ee8:	621a      	str	r2, [r3, #32]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ef0:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ef2:	689a      	ldr	r2, [r3, #8]
 8004ef4:	f042 0201 	orr.w	r2, r2, #1
 8004ef8:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004efa:	689a      	ldr	r2, [r3, #8]
 8004efc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f00:	609a      	str	r2, [r3, #8]
  if ((huart->Instance->CR1 & USART_CR1_UE) == 0U)
 8004f02:	6818      	ldr	r0, [r3, #0]
 8004f04:	f010 0001 	ands.w	r0, r0, #1
 8004f08:	d0e4      	beq.n	8004ed4 <HAL_UART_DMAResume+0x28>
 8004f0a:	e7e8      	b.n	8004ede <HAL_UART_DMAResume+0x32>
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004f0c:	689a      	ldr	r2, [r3, #8]
 8004f0e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004f12:	609a      	str	r2, [r3, #8]
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f14:	f890 206a 	ldrb.w	r2, [r0, #106]	; 0x6a
 8004f18:	2a22      	cmp	r2, #34	; 0x22
 8004f1a:	d1d7      	bne.n	8004ecc <HAL_UART_DMAResume+0x20>
 8004f1c:	e7e3      	b.n	8004ee6 <HAL_UART_DMAResume+0x3a>
 8004f1e:	bf00      	nop

08004f20 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback
  * @param hdma: DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004f20:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;

  /* DMA Normal mode */
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004f22:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004f24:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8004f2c:	d111      	bne.n	8004f52 <UART_DMAReceiveCplt+0x32>
  {
    huart->RxXferCount = 0U;

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f2e:	6802      	ldr	r2, [r0, #0]
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

	/* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004f30:	2120      	movs	r1, #32
    huart->RxXferCount = 0U;
 8004f32:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f36:	6813      	ldr	r3, [r2, #0]
 8004f38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f3c:	6013      	str	r3, [r2, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f3e:	6893      	ldr	r3, [r2, #8]
 8004f40:	f023 0301 	bic.w	r3, r3, #1
 8004f44:	6093      	str	r3, [r2, #8]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f46:	6893      	ldr	r3, [r2, #8]
 8004f48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f4c:	6093      	str	r3, [r2, #8]
    huart->RxState = HAL_UART_STATE_READY;
 8004f4e:	f880 106a 	strb.w	r1, [r0, #106]	; 0x6a
  }
  HAL_UART_RxCpltCallback(huart);
 8004f52:	f7fb fb6f 	bl	8000634 <HAL_UART_RxCpltCallback>
 8004f56:	bd08      	pop	{r3, pc}

08004f58 <HAL_UART_RxHalfCpltCallback>:
 8004f58:	4770      	bx	lr
 8004f5a:	bf00      	nop

08004f5c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback
  * @param hdma : DMA handle
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f5c:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;

  HAL_UART_RxHalfCpltCallback(huart);
 8004f5e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8004f60:	f7ff fffa 	bl	8004f58 <HAL_UART_RxHalfCpltCallback>
 8004f64:	bd08      	pop	{r3, pc}
 8004f66:	bf00      	nop

08004f68 <UART_DMAError>:
  * @brief DMA UART communication error callback
  * @param hdma: DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004f68:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  huart->RxXferCount = 0U;
 8004f6a:	2200      	movs	r2, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004f6c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8004f6e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004f72:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  /* Stop UART DMA Tx request if ongoing */
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004f76:	f893 2069 	ldrb.w	r2, [r3, #105]	; 0x69
 8004f7a:	2a21      	cmp	r2, #33	; 0x21
 8004f7c:	d01b      	beq.n	8004fb6 <UART_DMAError+0x4e>
  {
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f7e:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 8004f82:	2a22      	cmp	r2, #34	; 0x22
 8004f84:	d007      	beq.n	8004f96 <UART_DMAError+0x2e>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
  {
    UART_EndRxTransfer(huart);
  }
  SET_BIT(huart->ErrorCode, HAL_UART_ERROR_DMA);
 8004f86:	6eda      	ldr	r2, [r3, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 8004f88:	4618      	mov	r0, r3
  SET_BIT(huart->ErrorCode, HAL_UART_ERROR_DMA);
 8004f8a:	f042 0210 	orr.w	r2, r2, #16
 8004f8e:	66da      	str	r2, [r3, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 8004f90:	f7fb fb4a 	bl	8000628 <HAL_UART_ErrorCallback>
 8004f94:	bd08      	pop	{r3, pc}
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	6891      	ldr	r1, [r2, #8]
 8004f9a:	0649      	lsls	r1, r1, #25
 8004f9c:	d5f3      	bpl.n	8004f86 <UART_DMAError+0x1e>
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f9e:	6811      	ldr	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fa0:	2020      	movs	r0, #32
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fa2:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 8004fa6:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fa8:	6891      	ldr	r1, [r2, #8]
 8004faa:	f021 0101 	bic.w	r1, r1, #1
 8004fae:	6091      	str	r1, [r2, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8004fb0:	f883 006a 	strb.w	r0, [r3, #106]	; 0x6a
 8004fb4:	e7e7      	b.n	8004f86 <UART_DMAError+0x1e>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	6891      	ldr	r1, [r2, #8]
 8004fba:	0608      	lsls	r0, r1, #24
 8004fbc:	d5df      	bpl.n	8004f7e <UART_DMAError+0x16>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004fbe:	6811      	ldr	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004fc0:	2020      	movs	r0, #32
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004fc2:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8004fc6:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004fc8:	f883 0069 	strb.w	r0, [r3, #105]	; 0x69
 8004fcc:	e7d7      	b.n	8004f7e <UART_DMAError+0x16>
 8004fce:	bf00      	nop

08004fd0 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004fd0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004fd2:	07da      	lsls	r2, r3, #31
{
 8004fd4:	b410      	push	{r4}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004fd6:	d506      	bpl.n	8004fe6 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004fd8:	6801      	ldr	r1, [r0, #0]
 8004fda:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8004fdc:	684a      	ldr	r2, [r1, #4]
 8004fde:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004fe2:	4322      	orrs	r2, r4
 8004fe4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004fe6:	079c      	lsls	r4, r3, #30
 8004fe8:	d506      	bpl.n	8004ff8 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004fea:	6801      	ldr	r1, [r0, #0]
 8004fec:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8004fee:	684a      	ldr	r2, [r1, #4]
 8004ff0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004ff4:	4322      	orrs	r2, r4
 8004ff6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ff8:	0759      	lsls	r1, r3, #29
 8004ffa:	d506      	bpl.n	800500a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ffc:	6801      	ldr	r1, [r0, #0]
 8004ffe:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8005000:	684a      	ldr	r2, [r1, #4]
 8005002:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005006:	4322      	orrs	r2, r4
 8005008:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800500a:	071a      	lsls	r2, r3, #28
 800500c:	d506      	bpl.n	800501c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800500e:	6801      	ldr	r1, [r0, #0]
 8005010:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8005012:	684a      	ldr	r2, [r1, #4]
 8005014:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005018:	4322      	orrs	r2, r4
 800501a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800501c:	06dc      	lsls	r4, r3, #27
 800501e:	d506      	bpl.n	800502e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005020:	6801      	ldr	r1, [r0, #0]
 8005022:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8005024:	688a      	ldr	r2, [r1, #8]
 8005026:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800502a:	4322      	orrs	r2, r4
 800502c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800502e:	0699      	lsls	r1, r3, #26
 8005030:	d506      	bpl.n	8005040 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005032:	6801      	ldr	r1, [r0, #0]
 8005034:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8005036:	688a      	ldr	r2, [r1, #8]
 8005038:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800503c:	4322      	orrs	r2, r4
 800503e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005040:	065a      	lsls	r2, r3, #25
 8005042:	d50a      	bpl.n	800505a <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005044:	6801      	ldr	r1, [r0, #0]
 8005046:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8005048:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800504a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800504e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8005052:	ea42 0204 	orr.w	r2, r2, r4
 8005056:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005058:	d00b      	beq.n	8005072 <UART_AdvFeatureConfig+0xa2>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800505a:	061b      	lsls	r3, r3, #24
 800505c:	d506      	bpl.n	800506c <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800505e:	6802      	ldr	r2, [r0, #0]
 8005060:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8005062:	6853      	ldr	r3, [r2, #4]
 8005064:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005068:	430b      	orrs	r3, r1
 800506a:	6053      	str	r3, [r2, #4]
  }
}
 800506c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005070:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005072:	684a      	ldr	r2, [r1, #4]
 8005074:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8005076:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800507a:	4322      	orrs	r2, r4
 800507c:	604a      	str	r2, [r1, #4]
 800507e:	e7ec      	b.n	800505a <UART_AdvFeatureConfig+0x8a>

08005080 <HAL_UART_Init>:
  if(huart == NULL)
 8005080:	2800      	cmp	r0, #0
 8005082:	f000 81be 	beq.w	8005402 <HAL_UART_Init+0x382>
{
 8005086:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_RESET)
 8005088:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 800508c:	4604      	mov	r4, r0
 800508e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005092:	2b00      	cmp	r3, #0
 8005094:	d047      	beq.n	8005126 <HAL_UART_Init+0xa6>
  __HAL_UART_DISABLE(huart);
 8005096:	6825      	ldr	r5, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005098:	2224      	movs	r2, #36	; 0x24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800509a:	6921      	ldr	r1, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 800509c:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80050a0:	68a3      	ldr	r3, [r4, #8]
  __HAL_UART_DISABLE(huart);
 80050a2:	682a      	ldr	r2, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80050a4:	430b      	orrs	r3, r1
 80050a6:	6961      	ldr	r1, [r4, #20]
  __HAL_UART_DISABLE(huart);
 80050a8:	f022 0201 	bic.w	r2, r2, #1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80050ac:	48b8      	ldr	r0, [pc, #736]	; (8005390 <HAL_UART_Init+0x310>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80050ae:	430b      	orrs	r3, r1
 80050b0:	69e1      	ldr	r1, [r4, #28]
  __HAL_UART_DISABLE(huart);
 80050b2:	602a      	str	r2, [r5, #0]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80050b4:	682a      	ldr	r2, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80050b6:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050b8:	68e7      	ldr	r7, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80050ba:	4010      	ands	r0, r2
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80050bc:	6a26      	ldr	r6, [r4, #32]
 80050be:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80050c0:	4303      	orrs	r3, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 80050c2:	48b4      	ldr	r0, [pc, #720]	; (8005394 <HAL_UART_Init+0x314>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80050c4:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80050c6:	602b      	str	r3, [r5, #0]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80050c8:	4285      	cmp	r5, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050ca:	686b      	ldr	r3, [r5, #4]
 80050cc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80050d0:	ea43 0307 	orr.w	r3, r3, r7
 80050d4:	606b      	str	r3, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80050d6:	68ab      	ldr	r3, [r5, #8]
 80050d8:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80050dc:	ea42 0203 	orr.w	r2, r2, r3
 80050e0:	60aa      	str	r2, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80050e2:	f000 8094 	beq.w	800520e <HAL_UART_Init+0x18e>
 80050e6:	4bac      	ldr	r3, [pc, #688]	; (8005398 <HAL_UART_Init+0x318>)
 80050e8:	429d      	cmp	r5, r3
 80050ea:	f000 80a4 	beq.w	8005236 <HAL_UART_Init+0x1b6>
 80050ee:	4bab      	ldr	r3, [pc, #684]	; (800539c <HAL_UART_Init+0x31c>)
 80050f0:	429d      	cmp	r5, r3
 80050f2:	f000 80a9 	beq.w	8005248 <HAL_UART_Init+0x1c8>
 80050f6:	4baa      	ldr	r3, [pc, #680]	; (80053a0 <HAL_UART_Init+0x320>)
 80050f8:	429d      	cmp	r5, r3
 80050fa:	d019      	beq.n	8005130 <HAL_UART_Init+0xb0>
 80050fc:	4ba9      	ldr	r3, [pc, #676]	; (80053a4 <HAL_UART_Init+0x324>)
 80050fe:	429d      	cmp	r5, r3
 8005100:	d027      	beq.n	8005152 <HAL_UART_Init+0xd2>
 8005102:	4ba9      	ldr	r3, [pc, #676]	; (80053a8 <HAL_UART_Init+0x328>)
 8005104:	429d      	cmp	r5, r3
 8005106:	f000 80c8 	beq.w	800529a <HAL_UART_Init+0x21a>
 800510a:	4ba8      	ldr	r3, [pc, #672]	; (80053ac <HAL_UART_Init+0x32c>)
 800510c:	429d      	cmp	r5, r3
 800510e:	f000 80b5 	beq.w	800527c <HAL_UART_Init+0x1fc>
 8005112:	4ba7      	ldr	r3, [pc, #668]	; (80053b0 <HAL_UART_Init+0x330>)
 8005114:	429d      	cmp	r5, r3
 8005116:	f000 8159 	beq.w	80053cc <HAL_UART_Init+0x34c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800511a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800511e:	f000 8168 	beq.w	80053f2 <HAL_UART_Init+0x372>
    return HAL_ERROR;
 8005122:	2001      	movs	r0, #1
 8005124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->Lock = HAL_UNLOCKED;
 8005126:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 800512a:	f7fd f8c1 	bl	80022b0 <HAL_UART_MspInit>
 800512e:	e7b2      	b.n	8005096 <HAL_UART_Init+0x16>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005130:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8005134:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005138:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800513c:	2b40      	cmp	r3, #64	; 0x40
 800513e:	f000 80a6 	beq.w	800528e <HAL_UART_Init+0x20e>
 8005142:	d912      	bls.n	800516a <HAL_UART_Init+0xea>
 8005144:	2b80      	cmp	r3, #128	; 0x80
 8005146:	f000 8103 	beq.w	8005350 <HAL_UART_Init+0x2d0>
 800514a:	2bc0      	cmp	r3, #192	; 0xc0
 800514c:	f000 808a 	beq.w	8005264 <HAL_UART_Init+0x1e4>
 8005150:	e7e3      	b.n	800511a <HAL_UART_Init+0x9a>
 8005152:	f503 33f4 	add.w	r3, r3, #124928	; 0x1e800
 8005156:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800515a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800515e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005162:	f000 8094 	beq.w	800528e <HAL_UART_Init+0x20e>
 8005166:	f200 80e6 	bhi.w	8005336 <HAL_UART_Init+0x2b6>
 800516a:	2b00      	cmp	r3, #0
 800516c:	d1d5      	bne.n	800511a <HAL_UART_Init+0x9a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800516e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8005172:	f000 80e7 	beq.w	8005344 <HAL_UART_Init+0x2c4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005176:	f7fe fd4f 	bl	8003c18 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800517a:	6862      	ldr	r2, [r4, #4]
 800517c:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8005180:	fbb3 f3f2 	udiv	r3, r3, r2
 8005184:	b29b      	uxth	r3, r3
 8005186:	60eb      	str	r3, [r5, #12]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005188:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800518a:	2b00      	cmp	r3, #0
 800518c:	d13b      	bne.n	8005206 <HAL_UART_Init+0x186>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800518e:	6823      	ldr	r3, [r4, #0]
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005190:	2100      	movs	r1, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005192:	685a      	ldr	r2, [r3, #4]
 8005194:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005198:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800519a:	689a      	ldr	r2, [r3, #8]
 800519c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80051a0:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	f042 0201 	orr.w	r2, r2, #1
 80051a8:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051aa:	66e1      	str	r1, [r4, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80051ac:	f7fd fa02 	bl	80025b4 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80051b0:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80051b2:	4606      	mov	r6, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	0712      	lsls	r2, r2, #28
 80051b8:	d409      	bmi.n	80051ce <HAL_UART_Init+0x14e>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 80051ba:	2220      	movs	r2, #32
  huart->RxState= HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80051bc:	2300      	movs	r3, #0
  huart->gState= HAL_UART_STATE_READY;
 80051be:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69

  return HAL_OK;
 80051c2:	4618      	mov	r0, r3
  huart->RxState= HAL_UART_STATE_READY;
 80051c4:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
  __HAL_UNLOCK(huart);
 80051c8:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 80051cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 80051ce:	4f79      	ldr	r7, [pc, #484]	; (80053b4 <HAL_UART_Init+0x334>)
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051d0:	69dd      	ldr	r5, [r3, #28]
 80051d2:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 80051d6:	d1f0      	bne.n	80051ba <HAL_UART_Init+0x13a>
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 80051d8:	f7fd f9ec 	bl	80025b4 <HAL_GetTick>
 80051dc:	1b80      	subs	r0, r0, r6
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80051de:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 80051e0:	42b8      	cmp	r0, r7
 80051e2:	d9f5      	bls.n	80051d0 <HAL_UART_Init+0x150>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80051e4:	681a      	ldr	r2, [r3, #0]
        huart->gState = HAL_UART_STATE_READY;
 80051e6:	2120      	movs	r1, #32
      return HAL_TIMEOUT;
 80051e8:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80051ea:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80051ee:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051f0:	689a      	ldr	r2, [r3, #8]
 80051f2:	f022 0201 	bic.w	r2, r2, #1
 80051f6:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80051f8:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
        __HAL_UNLOCK(huart);
 80051fc:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 8005200:	f884 106a 	strb.w	r1, [r4, #106]	; 0x6a
 8005204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    UART_AdvFeatureConfig(huart);
 8005206:	4620      	mov	r0, r4
 8005208:	f7ff fee2 	bl	8004fd0 <UART_AdvFeatureConfig>
 800520c:	e7bf      	b.n	800518e <HAL_UART_Init+0x10e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800520e:	4b6a      	ldr	r3, [pc, #424]	; (80053b8 <HAL_UART_Init+0x338>)
 8005210:	4a6a      	ldr	r2, [pc, #424]	; (80053bc <HAL_UART_Init+0x33c>)
 8005212:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005216:	f003 0303 	and.w	r3, r3, #3
 800521a:	5cd3      	ldrb	r3, [r2, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800521c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8005220:	d159      	bne.n	80052d6 <HAL_UART_Init+0x256>
    switch (clocksource)
 8005222:	2b08      	cmp	r3, #8
 8005224:	f200 80e5 	bhi.w	80053f2 <HAL_UART_Init+0x372>
 8005228:	e8df f003 	tbb	[pc, r3]
 800522c:	e395748c 	.word	0xe395748c
 8005230:	e3e3e38f 	.word	0xe3e3e38f
 8005234:	9d          	.byte	0x9d
 8005235:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005236:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 800523a:	4a61      	ldr	r2, [pc, #388]	; (80053c0 <HAL_UART_Init+0x340>)
 800523c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005240:	f003 030c 	and.w	r3, r3, #12
 8005244:	5cd3      	ldrb	r3, [r2, r3]
 8005246:	e7e9      	b.n	800521c <HAL_UART_Init+0x19c>
 8005248:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
 800524c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005250:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005254:	2b10      	cmp	r3, #16
 8005256:	d01a      	beq.n	800528e <HAL_UART_Init+0x20e>
 8005258:	d987      	bls.n	800516a <HAL_UART_Init+0xea>
 800525a:	2b20      	cmp	r3, #32
 800525c:	d078      	beq.n	8005350 <HAL_UART_Init+0x2d0>
 800525e:	2b30      	cmp	r3, #48	; 0x30
 8005260:	f47f af5b 	bne.w	800511a <HAL_UART_Init+0x9a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005264:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8005268:	d07d      	beq.n	8005366 <HAL_UART_Init+0x2e6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800526a:	6862      	ldr	r2, [r4, #4]
 800526c:	0853      	lsrs	r3, r2, #1
 800526e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8005272:	fbb3 f3f2 	udiv	r3, r3, r2
 8005276:	b29b      	uxth	r3, r3
 8005278:	60eb      	str	r3, [r5, #12]
 800527a:	e785      	b.n	8005188 <HAL_UART_Init+0x108>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800527c:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8005280:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005284:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005288:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800528c:	d116      	bne.n	80052bc <HAL_UART_Init+0x23c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800528e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8005292:	d05a      	beq.n	800534a <HAL_UART_Init+0x2ca>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005294:	f7fe fc90 	bl	8003bb8 <HAL_RCC_GetSysClockFreq>
 8005298:	e76f      	b.n	800517a <HAL_UART_Init+0xfa>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800529a:	f503 3392 	add.w	r3, r3, #74752	; 0x12400
 800529e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052a2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80052a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052aa:	d0f0      	beq.n	800528e <HAL_UART_Init+0x20e>
 80052ac:	d92c      	bls.n	8005308 <HAL_UART_Init+0x288>
 80052ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052b2:	d04d      	beq.n	8005350 <HAL_UART_Init+0x2d0>
 80052b4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80052b8:	d0d4      	beq.n	8005264 <HAL_UART_Init+0x1e4>
 80052ba:	e72e      	b.n	800511a <HAL_UART_Init+0x9a>
 80052bc:	f240 809d 	bls.w	80053fa <HAL_UART_Init+0x37a>
 80052c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052c4:	d044      	beq.n	8005350 <HAL_UART_Init+0x2d0>
 80052c6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80052ca:	d0cb      	beq.n	8005264 <HAL_UART_Init+0x1e4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052cc:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80052d0:	f000 808f 	beq.w	80053f2 <HAL_UART_Init+0x372>
 80052d4:	2310      	movs	r3, #16
    switch (clocksource)
 80052d6:	2b08      	cmp	r3, #8
 80052d8:	f63f af23 	bhi.w	8005122 <HAL_UART_Init+0xa2>
 80052dc:	a201      	add	r2, pc, #4	; (adr r2, 80052e4 <HAL_UART_Init+0x264>)
 80052de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052e2:	bf00      	nop
 80052e4:	08005177 	.word	0x08005177
 80052e8:	08005377 	.word	0x08005377
 80052ec:	0800537d 	.word	0x0800537d
 80052f0:	08005123 	.word	0x08005123
 80052f4:	08005295 	.word	0x08005295
 80052f8:	08005123 	.word	0x08005123
 80052fc:	08005123 	.word	0x08005123
 8005300:	08005123 	.word	0x08005123
 8005304:	0800526b 	.word	0x0800526b
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005308:	2b00      	cmp	r3, #0
 800530a:	f47f af06 	bne.w	800511a <HAL_UART_Init+0x9a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800530e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8005312:	d130      	bne.n	8005376 <HAL_UART_Init+0x2f6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005314:	f7fe fc90 	bl	8003c38 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005318:	6862      	ldr	r2, [r4, #4]
 800531a:	6825      	ldr	r5, [r4, #0]
 800531c:	0853      	lsrs	r3, r2, #1
 800531e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8005322:	fbb3 f3f2 	udiv	r3, r3, r2
 8005326:	b29b      	uxth	r3, r3
    brrtemp = usartdiv & 0xFFF0U;
 8005328:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800532c:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8005330:	4313      	orrs	r3, r2
 8005332:	60eb      	str	r3, [r5, #12]
 8005334:	e728      	b.n	8005188 <HAL_UART_Init+0x108>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005336:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800533a:	d009      	beq.n	8005350 <HAL_UART_Init+0x2d0>
 800533c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005340:	d090      	beq.n	8005264 <HAL_UART_Init+0x1e4>
 8005342:	e6ea      	b.n	800511a <HAL_UART_Init+0x9a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005344:	f7fe fc68 	bl	8003c18 <HAL_RCC_GetPCLK1Freq>
 8005348:	e7e6      	b.n	8005318 <HAL_UART_Init+0x298>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800534a:	f7fe fc35 	bl	8003bb8 <HAL_RCC_GetSysClockFreq>
 800534e:	e7e3      	b.n	8005318 <HAL_UART_Init+0x298>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005350:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8005354:	d112      	bne.n	800537c <HAL_UART_Init+0x2fc>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005356:	6862      	ldr	r2, [r4, #4]
 8005358:	4b1a      	ldr	r3, [pc, #104]	; (80053c4 <HAL_UART_Init+0x344>)
 800535a:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800535e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005362:	b29b      	uxth	r3, r3
 8005364:	e7e0      	b.n	8005328 <HAL_UART_Init+0x2a8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005366:	6862      	ldr	r2, [r4, #4]
 8005368:	0853      	lsrs	r3, r2, #1
 800536a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800536e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005372:	b29b      	uxth	r3, r3
 8005374:	e7d8      	b.n	8005328 <HAL_UART_Init+0x2a8>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005376:	f7fe fc5f 	bl	8003c38 <HAL_RCC_GetPCLK2Freq>
 800537a:	e6fe      	b.n	800517a <HAL_UART_Init+0xfa>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800537c:	6862      	ldr	r2, [r4, #4]
 800537e:	4b12      	ldr	r3, [pc, #72]	; (80053c8 <HAL_UART_Init+0x348>)
 8005380:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8005384:	fbb3 f3f2 	udiv	r3, r3, r2
 8005388:	b29b      	uxth	r3, r3
 800538a:	60eb      	str	r3, [r5, #12]
 800538c:	e6fc      	b.n	8005188 <HAL_UART_Init+0x108>
 800538e:	bf00      	nop
 8005390:	efff69f3 	.word	0xefff69f3
 8005394:	40011000 	.word	0x40011000
 8005398:	40004400 	.word	0x40004400
 800539c:	40004800 	.word	0x40004800
 80053a0:	40004c00 	.word	0x40004c00
 80053a4:	40005000 	.word	0x40005000
 80053a8:	40011400 	.word	0x40011400
 80053ac:	40007800 	.word	0x40007800
 80053b0:	40007c00 	.word	0x40007c00
 80053b4:	01fffffe 	.word	0x01fffffe
 80053b8:	40023800 	.word	0x40023800
 80053bc:	08007eec 	.word	0x08007eec
 80053c0:	08007ef0 	.word	0x08007ef0
 80053c4:	01e84800 	.word	0x01e84800
 80053c8:	00f42400 	.word	0x00f42400
  UART_GETCLOCKSOURCE(huart, clocksource);
 80053cc:	f503 33de 	add.w	r3, r3, #113664	; 0x1bc00
 80053d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80053d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80053dc:	f43f af57 	beq.w	800528e <HAL_UART_Init+0x20e>
 80053e0:	d90b      	bls.n	80053fa <HAL_UART_Init+0x37a>
 80053e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053e6:	d0b3      	beq.n	8005350 <HAL_UART_Init+0x2d0>
 80053e8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80053ec:	f43f af3a 	beq.w	8005264 <HAL_UART_Init+0x1e4>
 80053f0:	e76c      	b.n	80052cc <HAL_UART_Init+0x24c>
    huart->Instance->BRR = brrtemp;
 80053f2:	2300      	movs	r3, #0
    return HAL_ERROR;
 80053f4:	2001      	movs	r0, #1
    huart->Instance->BRR = brrtemp;
 80053f6:	60eb      	str	r3, [r5, #12]
 80053f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	f43f aeb7 	beq.w	800516e <HAL_UART_Init+0xee>
 8005400:	e764      	b.n	80052cc <HAL_UART_Init+0x24c>
    return HAL_ERROR;
 8005402:	2001      	movs	r0, #1
}
 8005404:	4770      	bx	lr
 8005406:	bf00      	nop

08005408 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005408:	b084      	sub	sp, #16
 800540a:	b430      	push	{r4, r5}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800540c:	9d08      	ldr	r5, [sp, #32]
{
 800540e:	ac03      	add	r4, sp, #12
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005410:	2d01      	cmp	r5, #1
{
 8005412:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005416:	d027      	beq.n	8005468 <USB_CoreInit+0x60>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005418:	68c2      	ldr	r2, [r0, #12]
 800541a:	4b27      	ldr	r3, [pc, #156]	; (80054b8 <USB_CoreInit+0xb0>)
 800541c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005420:	60c2      	str	r2, [r0, #12]
 8005422:	e001      	b.n	8005428 <USB_CoreInit+0x20>
  uint32_t count = 0;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000)
 8005424:	3b01      	subs	r3, #1
 8005426:	d00d      	beq.n	8005444 <USB_CoreInit+0x3c>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0);
 8005428:	6902      	ldr	r2, [r0, #16]
 800542a:	2a00      	cmp	r2, #0
 800542c:	dafa      	bge.n	8005424 <USB_CoreInit+0x1c>

  /* Core Soft Reset */
  count = 0;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800542e:	6902      	ldr	r2, [r0, #16]
 8005430:	4b21      	ldr	r3, [pc, #132]	; (80054b8 <USB_CoreInit+0xb0>)
 8005432:	f042 0201 	orr.w	r2, r2, #1
 8005436:	6102      	str	r2, [r0, #16]
 8005438:	e001      	b.n	800543e <USB_CoreInit+0x36>

  do
  {
    if (++count > 200000)
 800543a:	3b01      	subs	r3, #1
 800543c:	d002      	beq.n	8005444 <USB_CoreInit+0x3c>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800543e:	6902      	ldr	r2, [r0, #16]
 8005440:	07d2      	lsls	r2, r2, #31
 8005442:	d4fa      	bmi.n	800543a <USB_CoreInit+0x32>
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 8005444:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005448:	6383      	str	r3, [r0, #56]	; 0x38
  if(cfg.dma_enable == ENABLE)
 800544a:	9b06      	ldr	r3, [sp, #24]
 800544c:	2b01      	cmp	r3, #1
 800544e:	d107      	bne.n	8005460 <USB_CoreInit+0x58>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005450:	6883      	ldr	r3, [r0, #8]
 8005452:	f043 0306 	orr.w	r3, r3, #6
 8005456:	6083      	str	r3, [r0, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005458:	6883      	ldr	r3, [r0, #8]
 800545a:	f043 0320 	orr.w	r3, r3, #32
 800545e:	6083      	str	r3, [r0, #8]
}
 8005460:	2000      	movs	r0, #0
 8005462:	bc30      	pop	{r4, r5}
 8005464:	b004      	add	sp, #16
 8005466:	4770      	bx	lr
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005468:	6b82      	ldr	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800546a:	4b14      	ldr	r3, [pc, #80]	; (80054bc <USB_CoreInit+0xb4>)
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800546c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if(cfg.use_external_vbus == 1)
 8005470:	990f      	ldr	r1, [sp, #60]	; 0x3c
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005472:	6382      	str	r2, [r0, #56]	; 0x38
    if(cfg.use_external_vbus == 1)
 8005474:	2901      	cmp	r1, #1
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005476:	68c2      	ldr	r2, [r0, #12]
 8005478:	ea03 0302 	and.w	r3, r3, r2
 800547c:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800547e:	68c3      	ldr	r3, [r0, #12]
 8005480:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005484:	60c3      	str	r3, [r0, #12]
    if(cfg.use_external_vbus == 1)
 8005486:	d012      	beq.n	80054ae <USB_CoreInit+0xa6>
{
 8005488:	4b0b      	ldr	r3, [pc, #44]	; (80054b8 <USB_CoreInit+0xb0>)
 800548a:	e001      	b.n	8005490 <USB_CoreInit+0x88>
    if (++count > 200000)
 800548c:	3b01      	subs	r3, #1
 800548e:	d0dc      	beq.n	800544a <USB_CoreInit+0x42>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0);
 8005490:	6902      	ldr	r2, [r0, #16]
 8005492:	2a00      	cmp	r2, #0
 8005494:	dafa      	bge.n	800548c <USB_CoreInit+0x84>
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005496:	6902      	ldr	r2, [r0, #16]
 8005498:	4b07      	ldr	r3, [pc, #28]	; (80054b8 <USB_CoreInit+0xb0>)
 800549a:	f042 0201 	orr.w	r2, r2, #1
 800549e:	6102      	str	r2, [r0, #16]
 80054a0:	e001      	b.n	80054a6 <USB_CoreInit+0x9e>
    if (++count > 200000)
 80054a2:	3b01      	subs	r3, #1
 80054a4:	d0d1      	beq.n	800544a <USB_CoreInit+0x42>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80054a6:	6902      	ldr	r2, [r0, #16]
 80054a8:	07d1      	lsls	r1, r2, #31
 80054aa:	d4fa      	bmi.n	80054a2 <USB_CoreInit+0x9a>
 80054ac:	e7cd      	b.n	800544a <USB_CoreInit+0x42>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80054ae:	68c3      	ldr	r3, [r0, #12]
 80054b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80054b4:	60c3      	str	r3, [r0, #12]
 80054b6:	e7e7      	b.n	8005488 <USB_CoreInit+0x80>
 80054b8:	00030d40 	.word	0x00030d40
 80054bc:	ffbdffbf 	.word	0xffbdffbf

080054c0 <USB_DisableGlobalInt>:
{
 80054c0:	4602      	mov	r2, r0
}
 80054c2:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80054c4:	6893      	ldr	r3, [r2, #8]
 80054c6:	f023 0301 	bic.w	r3, r3, #1
 80054ca:	6093      	str	r3, [r2, #8]
}
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop

080054d0 <USB_SetCurrentMode>:
{
 80054d0:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80054d2:	68c3      	ldr	r3, [r0, #12]
  if ( mode == USB_OTG_HOST_MODE)
 80054d4:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80054d6:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80054da:	60c3      	str	r3, [r0, #12]
  if ( mode == USB_OTG_HOST_MODE)
 80054dc:	d009      	beq.n	80054f2 <USB_SetCurrentMode+0x22>
  else if ( mode == USB_OTG_DEVICE_MODE)
 80054de:	b919      	cbnz	r1, 80054e8 <USB_SetCurrentMode+0x18>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80054e0:	68c3      	ldr	r3, [r0, #12]
 80054e2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80054e6:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50);
 80054e8:	2032      	movs	r0, #50	; 0x32
 80054ea:	f7fd f869 	bl	80025c0 <HAL_Delay>
}
 80054ee:	2000      	movs	r0, #0
 80054f0:	bd08      	pop	{r3, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80054f2:	68c3      	ldr	r3, [r0, #12]
 80054f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80054f8:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50);
 80054fa:	2032      	movs	r0, #50	; 0x32
 80054fc:	f7fd f860 	bl	80025c0 <HAL_Delay>
}
 8005500:	2000      	movs	r0, #0
 8005502:	bd08      	pop	{r3, pc}

08005504 <USB_DevInit>:
{
 8005504:	b084      	sub	sp, #16
 8005506:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800550a:	6b86      	ldr	r6, [r0, #56]	; 0x38
{
 800550c:	af07      	add	r7, sp, #28
 800550e:	9c11      	ldr	r4, [sp, #68]	; 0x44
  USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005510:	f446 1600 	orr.w	r6, r6, #2097152	; 0x200000
 8005514:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 8005518:	6386      	str	r6, [r0, #56]	; 0x38
{
 800551a:	e887 000e 	stmia.w	r7, {r1, r2, r3}
 800551e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005520:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  if (cfg.vbus_sensing_enable == 0)
 8005522:	b95c      	cbnz	r4, 800553c <USB_DevInit+0x38>
    USBx->GCCFG &= ~ USB_OTG_GCCFG_VBDEN;
 8005524:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005526:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800552a:	6382      	str	r2, [r0, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800552c:	6802      	ldr	r2, [r0, #0]
 800552e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005532:	6002      	str	r2, [r0, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005534:	6802      	ldr	r2, [r0, #0]
 8005536:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800553a:	6002      	str	r2, [r0, #0]
  USBx_PCGCCTL = 0;
 800553c:	2200      	movs	r2, #0
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 800553e:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005540:	f500 6600 	add.w	r6, r0, #2048	; 0x800
  USBx_PCGCCTL = 0;
 8005544:	f8c0 2e00 	str.w	r2, [r0, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005548:	f8d0 2800 	ldr.w	r2, [r0, #2048]	; 0x800
 800554c:	f8c0 2800 	str.w	r2, [r0, #2048]	; 0x800
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 8005550:	f000 8094 	beq.w	800567c <USB_DevInit+0x178>
  else if(cfg.phy_itface  == USB_OTG_HS_EMBEDDED_PHY)
 8005554:	2b03      	cmp	r3, #3
  USBx_DEVICE->DCFG |= speed;
 8005556:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
  else if(cfg.phy_itface  == USB_OTG_HS_EMBEDDED_PHY)
 800555a:	f000 8099 	beq.w	8005690 <USB_DevInit+0x18c>
  USBx_DEVICE->DCFG |= speed;
 800555e:	f043 0303 	orr.w	r3, r3, #3
 8005562:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6));
 8005566:	f44f 6284 	mov.w	r2, #1056	; 0x420
 800556a:	4b4d      	ldr	r3, [pc, #308]	; (80056a0 <USB_DevInit+0x19c>)
 800556c:	6102      	str	r2, [r0, #16]
 800556e:	e001      	b.n	8005574 <USB_DevInit+0x70>
    if (++count > 200000)
 8005570:	3b01      	subs	r3, #1
 8005572:	d002      	beq.n	800557a <USB_DevInit+0x76>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005574:	6902      	ldr	r2, [r0, #16]
 8005576:	0695      	lsls	r5, r2, #26
 8005578:	d4fa      	bmi.n	8005570 <USB_DevInit+0x6c>
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800557a:	2210      	movs	r2, #16
 800557c:	4b48      	ldr	r3, [pc, #288]	; (80056a0 <USB_DevInit+0x19c>)
 800557e:	6102      	str	r2, [r0, #16]
 8005580:	e001      	b.n	8005586 <USB_DevInit+0x82>
    if (++count > 200000)
 8005582:	3b01      	subs	r3, #1
 8005584:	d002      	beq.n	800558c <USB_DevInit+0x88>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005586:	6902      	ldr	r2, [r0, #16]
 8005588:	06d2      	lsls	r2, r2, #27
 800558a:	d4fa      	bmi.n	8005582 <USB_DevInit+0x7e>
  USBx_DEVICE->DIEPMSK = 0;
 800558c:	2200      	movs	r2, #0
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 800558e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  USBx_DEVICE->DIEPMSK = 0;
 8005592:	6132      	str	r2, [r6, #16]
  USBx_DEVICE->DOEPMSK = 0;
 8005594:	6172      	str	r2, [r6, #20]
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 8005596:	61b3      	str	r3, [r6, #24]
  USBx_DEVICE->DAINTMSK = 0;
 8005598:	61f2      	str	r2, [r6, #28]
  for (i = 0; i < cfg.dev_endpoints; i++)
 800559a:	b381      	cbz	r1, 80055fe <USB_DevInit+0xfa>
 800559c:	f500 6310 	add.w	r3, r0, #2304	; 0x900
    USBx_INEP(i)->DIEPINT  = 0xFF;
 80055a0:	f04f 0cff 	mov.w	ip, #255	; 0xff
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 80055a4:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
      USBx_INEP(i)->DIEPCTL = 0;
 80055a8:	4615      	mov	r5, r2
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80055aa:	681f      	ldr	r7, [r3, #0]
  for (i = 0; i < cfg.dev_endpoints; i++)
 80055ac:	3201      	adds	r2, #1
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80055ae:	2f00      	cmp	r7, #0
 80055b0:	db4d      	blt.n	800564e <USB_DevInit+0x14a>
  for (i = 0; i < cfg.dev_endpoints; i++)
 80055b2:	428a      	cmp	r2, r1
      USBx_INEP(i)->DIEPCTL = 0;
 80055b4:	601d      	str	r5, [r3, #0]
    USBx_INEP(i)->DIEPTSIZ = 0;
 80055b6:	611d      	str	r5, [r3, #16]
 80055b8:	f103 0320 	add.w	r3, r3, #32
    USBx_INEP(i)->DIEPINT  = 0xFF;
 80055bc:	f843 cc18 	str.w	ip, [r3, #-24]
  for (i = 0; i < cfg.dev_endpoints; i++)
 80055c0:	d1f3      	bne.n	80055aa <USB_DevInit+0xa6>
 80055c2:	2200      	movs	r2, #0
 80055c4:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
    USBx_OUTEP(i)->DOEPINT  = 0xFF;
 80055c8:	f04f 0cff 	mov.w	ip, #255	; 0xff
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 80055cc:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
      USBx_OUTEP(i)->DOEPCTL = 0;
 80055d0:	4615      	mov	r5, r2
 80055d2:	e007      	b.n	80055e4 <USB_DevInit+0xe0>
  for (i = 0; i < cfg.dev_endpoints; i++)
 80055d4:	428a      	cmp	r2, r1
      USBx_OUTEP(i)->DOEPCTL = 0;
 80055d6:	601d      	str	r5, [r3, #0]
    USBx_OUTEP(i)->DOEPTSIZ = 0;
 80055d8:	611d      	str	r5, [r3, #16]
 80055da:	f103 0320 	add.w	r3, r3, #32
    USBx_OUTEP(i)->DOEPINT  = 0xFF;
 80055de:	f843 cc18 	str.w	ip, [r3, #-24]
  for (i = 0; i < cfg.dev_endpoints; i++)
 80055e2:	d00c      	beq.n	80055fe <USB_DevInit+0xfa>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80055e4:	681f      	ldr	r7, [r3, #0]
  for (i = 0; i < cfg.dev_endpoints; i++)
 80055e6:	3201      	adds	r2, #1
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80055e8:	2f00      	cmp	r7, #0
 80055ea:	daf3      	bge.n	80055d4 <USB_DevInit+0xd0>
  for (i = 0; i < cfg.dev_endpoints; i++)
 80055ec:	428a      	cmp	r2, r1
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 80055ee:	f8c3 8000 	str.w	r8, [r3]
    USBx_OUTEP(i)->DOEPTSIZ = 0;
 80055f2:	611d      	str	r5, [r3, #16]
 80055f4:	f103 0320 	add.w	r3, r3, #32
    USBx_OUTEP(i)->DOEPINT  = 0xFF;
 80055f8:	f843 cc18 	str.w	ip, [r3, #-24]
  for (i = 0; i < cfg.dev_endpoints; i++)
 80055fc:	d1f2      	bne.n	80055e4 <USB_DevInit+0xe0>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80055fe:	6933      	ldr	r3, [r6, #16]
  if (cfg.dma_enable == 1)
 8005600:	f1be 0f01 	cmp.w	lr, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005604:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005608:	6133      	str	r3, [r6, #16]
  if (cfg.dma_enable == 1)
 800560a:	d02a      	beq.n	8005662 <USB_DevInit+0x15e>
  USBx->GINTMSK = 0;
 800560c:	2200      	movs	r2, #0
  USBx->GINTSTS = 0xBFFFFFFF;
 800560e:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
  USBx->GINTMSK = 0;
 8005612:	6182      	str	r2, [r0, #24]
  USBx->GINTSTS = 0xBFFFFFFF;
 8005614:	6143      	str	r3, [r0, #20]
  if (cfg.dma_enable == DISABLE)
 8005616:	f1be 0f00 	cmp.w	lr, #0
 800561a:	d103      	bne.n	8005624 <USB_DevInit+0x120>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800561c:	6983      	ldr	r3, [r0, #24]
 800561e:	f043 0310 	orr.w	r3, r3, #16
 8005622:	6183      	str	r3, [r0, #24]
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 8005624:	6981      	ldr	r1, [r0, #24]
 8005626:	4b1f      	ldr	r3, [pc, #124]	; (80056a4 <USB_DevInit+0x1a0>)
  if(cfg.Sof_enable)
 8005628:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 800562a:	430b      	orrs	r3, r1
 800562c:	6183      	str	r3, [r0, #24]
  if(cfg.Sof_enable)
 800562e:	b11a      	cbz	r2, 8005638 <USB_DevInit+0x134>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005630:	6983      	ldr	r3, [r0, #24]
 8005632:	f043 0308 	orr.w	r3, r3, #8
 8005636:	6183      	str	r3, [r0, #24]
  if (cfg.vbus_sensing_enable == ENABLE)
 8005638:	2c01      	cmp	r4, #1
 800563a:	d103      	bne.n	8005644 <USB_DevInit+0x140>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800563c:	6982      	ldr	r2, [r0, #24]
 800563e:	4b1a      	ldr	r3, [pc, #104]	; (80056a8 <USB_DevInit+0x1a4>)
 8005640:	4313      	orrs	r3, r2
 8005642:	6183      	str	r3, [r0, #24]
}
 8005644:	2000      	movs	r0, #0
 8005646:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800564a:	b004      	add	sp, #16
 800564c:	4770      	bx	lr
  for (i = 0; i < cfg.dev_endpoints; i++)
 800564e:	4291      	cmp	r1, r2
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8005650:	f8c3 8000 	str.w	r8, [r3]
    USBx_INEP(i)->DIEPTSIZ = 0;
 8005654:	611d      	str	r5, [r3, #16]
 8005656:	f103 0320 	add.w	r3, r3, #32
    USBx_INEP(i)->DIEPINT  = 0xFF;
 800565a:	f843 cc18 	str.w	ip, [r3, #-24]
  for (i = 0; i < cfg.dev_endpoints; i++)
 800565e:	d1a4      	bne.n	80055aa <USB_DevInit+0xa6>
 8005660:	e7af      	b.n	80055c2 <USB_DevInit+0xbe>
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 8005662:	4d12      	ldr	r5, [pc, #72]	; (80056ac <USB_DevInit+0x1a8>)
  USBx->GINTMSK = 0;
 8005664:	2100      	movs	r1, #0
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 8005666:	4b12      	ldr	r3, [pc, #72]	; (80056b0 <USB_DevInit+0x1ac>)
  USBx->GINTSTS = 0xBFFFFFFF;
 8005668:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 800566c:	6335      	str	r5, [r6, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 800566e:	6b35      	ldr	r5, [r6, #48]	; 0x30
 8005670:	432b      	orrs	r3, r5
 8005672:	6333      	str	r3, [r6, #48]	; 0x30
    i= USBx_DEVICE->DTHRCTL;
 8005674:	6b33      	ldr	r3, [r6, #48]	; 0x30
  USBx->GINTMSK = 0;
 8005676:	6181      	str	r1, [r0, #24]
  USBx->GINTSTS = 0xBFFFFFFF;
 8005678:	6142      	str	r2, [r0, #20]
 800567a:	e7d3      	b.n	8005624 <USB_DevInit+0x120>
  USBx_DEVICE->DCFG |= speed;
 800567c:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
    if(cfg.speed == USB_OTG_SPEED_HIGH)
 8005680:	2f00      	cmp	r7, #0
 8005682:	f43f af6e 	beq.w	8005562 <USB_DevInit+0x5e>
  USBx_DEVICE->DCFG |= speed;
 8005686:	f043 0301 	orr.w	r3, r3, #1
 800568a:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
 800568e:	e76a      	b.n	8005566 <USB_DevInit+0x62>
    if(cfg.speed == USB_OTG_SPEED_HIGH)
 8005690:	2f00      	cmp	r7, #0
 8005692:	f43f af66 	beq.w	8005562 <USB_DevInit+0x5e>
  USBx_DEVICE->DCFG |= speed;
 8005696:	f043 0301 	orr.w	r3, r3, #1
 800569a:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
 800569e:	e762      	b.n	8005566 <USB_DevInit+0x62>
 80056a0:	00030d40 	.word	0x00030d40
 80056a4:	803c3800 	.word	0x803c3800
 80056a8:	40000004 	.word	0x40000004
 80056ac:	00800100 	.word	0x00800100
 80056b0:	00010003 	.word	0x00010003

080056b4 <USB_DevDisconnect>:
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ;
 80056b4:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  HAL_Delay(3);
 80056b8:	2003      	movs	r0, #3
{
 80056ba:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ;
 80056bc:	6853      	ldr	r3, [r2, #4]
 80056be:	f043 0302 	orr.w	r3, r3, #2
 80056c2:	6053      	str	r3, [r2, #4]
  HAL_Delay(3);
 80056c4:	f7fc ff7c 	bl	80025c0 <HAL_Delay>
}
 80056c8:	2000      	movs	r0, #0
 80056ca:	bd08      	pop	{r3, pc}

080056cc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80056cc:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 80056ce:	f001 f8c9 	bl	8006864 <vTaskStartScheduler>
  
  return osOK;
}
 80056d2:	2000      	movs	r0, #0
 80056d4:	bd08      	pop	{r3, pc}
 80056d6:	bf00      	nop

080056d8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80056d8:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056da:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
{
 80056de:	b085      	sub	sp, #20
 80056e0:	4602      	mov	r2, r0
 80056e2:	460b      	mov	r3, r1
  if (priority != osPriorityError) {
 80056e4:	2c84      	cmp	r4, #132	; 0x84
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056e6:	ad03      	add	r5, sp, #12
 80056e8:	6811      	ldr	r1, [r2, #0]
    fpriority += (priority - osPriorityIdle);
 80056ea:	bf14      	ite	ne
 80056ec:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80056ee:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056f0:	8a12      	ldrh	r2, [r2, #16]
 80056f2:	6840      	ldr	r0, [r0, #4]
 80056f4:	e88d 0030 	stmia.w	sp, {r4, r5}
 80056f8:	f000 ff84 	bl	8006604 <xTaskCreate>
 80056fc:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80056fe:	bf0c      	ite	eq
 8005700:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 8005702:	2000      	movne	r0, #0
}
 8005704:	b005      	add	sp, #20
 8005706:	bd30      	pop	{r4, r5, pc}

08005708 <osDelay>:
osStatus osDelay (uint32_t millisec)
{
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005708:	2800      	cmp	r0, #0
 800570a:	bf08      	it	eq
 800570c:	2001      	moveq	r0, #1
{
 800570e:	b508      	push	{r3, lr}
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005710:	f001 fa30 	bl	8006b74 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005714:	2000      	movs	r0, #0
 8005716:	bd08      	pop	{r3, pc}

08005718 <osMutexCreate>:
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 8005718:	2001      	movs	r0, #1
 800571a:	f000 bd1f 	b.w	800615c <xQueueCreateMutex>
 800571e:	bf00      	nop

08005720 <osMessageCreate>:
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8005720:	2200      	movs	r2, #0
 8005722:	c803      	ldmia	r0, {r0, r1}
 8005724:	f000 bb76 	b.w	8005e14 <xQueueGenericCreate>

08005728 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8005728:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800572a:	f001 fbd3 	bl	8006ed4 <xTaskGetSchedulerState>
 800572e:	2801      	cmp	r0, #1
 8005730:	d003      	beq.n	800573a <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8005732:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8005736:	f000 ba25 	b.w	8005b84 <xPortSysTickHandler>
 800573a:	bd08      	pop	{r3, pc}

0800573c <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800573c:	4b11      	ldr	r3, [pc, #68]	; (8005784 <prvInsertBlockIntoFreeList+0x48>)
{
 800573e:	b430      	push	{r4, r5}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	4282      	cmp	r2, r0
 8005744:	d201      	bcs.n	800574a <prvInsertBlockIntoFreeList+0xe>
 8005746:	4613      	mov	r3, r2
 8005748:	e7fa      	b.n	8005740 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800574a:	685c      	ldr	r4, [r3, #4]
 800574c:	1919      	adds	r1, r3, r4
 800574e:	4288      	cmp	r0, r1
 8005750:	d103      	bne.n	800575a <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005752:	6841      	ldr	r1, [r0, #4]
 8005754:	4618      	mov	r0, r3
 8005756:	4421      	add	r1, r4
 8005758:	6059      	str	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800575a:	6844      	ldr	r4, [r0, #4]
 800575c:	1901      	adds	r1, r0, r4
 800575e:	428a      	cmp	r2, r1
 8005760:	d109      	bne.n	8005776 <prvInsertBlockIntoFreeList+0x3a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005762:	4909      	ldr	r1, [pc, #36]	; (8005788 <prvInsertBlockIntoFreeList+0x4c>)
 8005764:	6809      	ldr	r1, [r1, #0]
 8005766:	428a      	cmp	r2, r1
 8005768:	d005      	beq.n	8005776 <prvInsertBlockIntoFreeList+0x3a>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800576a:	6851      	ldr	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800576c:	6815      	ldr	r5, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800576e:	4421      	add	r1, r4
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005770:	6005      	str	r5, [r0, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005772:	6041      	str	r1, [r0, #4]
 8005774:	e000      	b.n	8005778 <prvInsertBlockIntoFreeList+0x3c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005776:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005778:	4298      	cmp	r0, r3
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800577a:	bc30      	pop	{r4, r5}
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800577c:	bf18      	it	ne
 800577e:	6018      	strne	r0, [r3, #0]
}
 8005780:	4770      	bx	lr
 8005782:	bf00      	nop
 8005784:	20003c8c 	.word	0x20003c8c
 8005788:	2000007c 	.word	0x2000007c

0800578c <pvPortMalloc>:
{
 800578c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxEnd == NULL )
 8005790:	4e47      	ldr	r6, [pc, #284]	; (80058b0 <pvPortMalloc+0x124>)
{
 8005792:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8005794:	f001 f8a6 	bl	80068e4 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8005798:	6833      	ldr	r3, [r6, #0]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d05e      	beq.n	800585c <pvPortMalloc+0xd0>
 800579e:	4a45      	ldr	r2, [pc, #276]	; (80058b4 <pvPortMalloc+0x128>)
 80057a0:	6816      	ldr	r6, [r2, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80057a2:	4234      	tst	r4, r6
 80057a4:	d154      	bne.n	8005850 <pvPortMalloc+0xc4>
			if( xWantedSize > 0 )
 80057a6:	2c00      	cmp	r4, #0
 80057a8:	d052      	beq.n	8005850 <pvPortMalloc+0xc4>
				xWantedSize += xHeapStructSize;
 80057aa:	f104 0208 	add.w	r2, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80057ae:	0750      	lsls	r0, r2, #29
 80057b0:	d002      	beq.n	80057b8 <pvPortMalloc+0x2c>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80057b2:	f022 0207 	bic.w	r2, r2, #7
 80057b6:	3208      	adds	r2, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80057b8:	2a00      	cmp	r2, #0
 80057ba:	d049      	beq.n	8005850 <pvPortMalloc+0xc4>
 80057bc:	f8df 8104 	ldr.w	r8, [pc, #260]	; 80058c4 <pvPortMalloc+0x138>
 80057c0:	f8d8 5000 	ldr.w	r5, [r8]
 80057c4:	42aa      	cmp	r2, r5
 80057c6:	d843      	bhi.n	8005850 <pvPortMalloc+0xc4>
				pxBlock = xStart.pxNextFreeBlock;
 80057c8:	483b      	ldr	r0, [pc, #236]	; (80058b8 <pvPortMalloc+0x12c>)
 80057ca:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80057cc:	e006      	b.n	80057dc <pvPortMalloc+0x50>
 80057ce:	f8d4 e000 	ldr.w	lr, [r4]
 80057d2:	f1be 0f00 	cmp.w	lr, #0
 80057d6:	d004      	beq.n	80057e2 <pvPortMalloc+0x56>
 80057d8:	4620      	mov	r0, r4
 80057da:	4674      	mov	r4, lr
 80057dc:	6861      	ldr	r1, [r4, #4]
 80057de:	428a      	cmp	r2, r1
 80057e0:	d8f5      	bhi.n	80057ce <pvPortMalloc+0x42>
				if( pxBlock != pxEnd )
 80057e2:	429c      	cmp	r4, r3
 80057e4:	d034      	beq.n	8005850 <pvPortMalloc+0xc4>
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80057e6:	1a8b      	subs	r3, r1, r2
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80057e8:	6827      	ldr	r7, [r4, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80057ea:	2b10      	cmp	r3, #16
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80057ec:	6007      	str	r7, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80057ee:	d912      	bls.n	8005816 <pvPortMalloc+0x8a>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80057f0:	18a0      	adds	r0, r4, r2
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80057f2:	0741      	lsls	r1, r0, #29
 80057f4:	d00a      	beq.n	800580c <pvPortMalloc+0x80>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80057f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057fa:	b672      	cpsid	i
 80057fc:	f383 8811 	msr	BASEPRI, r3
 8005800:	f3bf 8f6f 	isb	sy
 8005804:	f3bf 8f4f 	dsb	sy
 8005808:	b662      	cpsie	i
 800580a:	e7fe      	b.n	800580a <pvPortMalloc+0x7e>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800580c:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800580e:	6062      	str	r2, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005810:	f7ff ff94 	bl	800573c <prvInsertBlockIntoFreeList>
 8005814:	6861      	ldr	r1, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005816:	4a29      	ldr	r2, [pc, #164]	; (80058bc <pvPortMalloc+0x130>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005818:	1a6d      	subs	r5, r5, r1
					pxBlock->pxNextFreeBlock = NULL;
 800581a:	2300      	movs	r3, #0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800581c:	4331      	orrs	r1, r6
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800581e:	6810      	ldr	r0, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005820:	f8c8 5000 	str.w	r5, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005824:	4285      	cmp	r5, r0
					pxBlock->pxNextFreeBlock = NULL;
 8005826:	6023      	str	r3, [r4, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005828:	6061      	str	r1, [r4, #4]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800582a:	bf38      	it	cc
 800582c:	6015      	strcc	r5, [r2, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800582e:	f104 0508 	add.w	r5, r4, #8
	( void ) xTaskResumeAll();
 8005832:	f001 f90f 	bl	8006a54 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005836:	076b      	lsls	r3, r5, #29
 8005838:	d00d      	beq.n	8005856 <pvPortMalloc+0xca>
 800583a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800583e:	b672      	cpsid	i
 8005840:	f383 8811 	msr	BASEPRI, r3
 8005844:	f3bf 8f6f 	isb	sy
 8005848:	f3bf 8f4f 	dsb	sy
 800584c:	b662      	cpsie	i
 800584e:	e7fe      	b.n	800584e <pvPortMalloc+0xc2>
	( void ) xTaskResumeAll();
 8005850:	2500      	movs	r5, #0
 8005852:	f001 f8ff 	bl	8006a54 <xTaskResumeAll>
}
 8005856:	4628      	mov	r0, r5
 8005858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uxAddress = ( size_t ) ucHeap;
 800585c:	4918      	ldr	r1, [pc, #96]	; (80058c0 <pvPortMalloc+0x134>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800585e:	074d      	lsls	r5, r1, #29
 8005860:	d023      	beq.n	80058aa <pvPortMalloc+0x11e>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005862:	1dca      	adds	r2, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005864:	f501 5370 	add.w	r3, r1, #15360	; 0x3c00
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005868:	f022 0107 	bic.w	r1, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800586c:	1a5b      	subs	r3, r3, r1
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800586e:	440b      	add	r3, r1
	xStart.xBlockSize = ( size_t ) 0;
 8005870:	2000      	movs	r0, #0
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005872:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005876:	4f10      	ldr	r7, [pc, #64]	; (80058b8 <pvPortMalloc+0x12c>)
	uxAddress -= xHeapStructSize;
 8005878:	3b08      	subs	r3, #8
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800587a:	f8df 8040 	ldr.w	r8, [pc, #64]	; 80058bc <pvPortMalloc+0x130>
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800587e:	f8df c044 	ldr.w	ip, [pc, #68]	; 80058c4 <pvPortMalloc+0x138>
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005882:	f023 0307 	bic.w	r3, r3, #7
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005886:	f8df e02c 	ldr.w	lr, [pc, #44]	; 80058b4 <pvPortMalloc+0x128>
	xStart.xBlockSize = ( size_t ) 0;
 800588a:	6078      	str	r0, [r7, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800588c:	1a5a      	subs	r2, r3, r1
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800588e:	6039      	str	r1, [r7, #0]
	pxEnd->xBlockSize = 0;
 8005890:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005892:	6018      	str	r0, [r3, #0]
	pxEnd = ( void * ) uxAddress;
 8005894:	6033      	str	r3, [r6, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005896:	462e      	mov	r6, r5
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005898:	f8c8 2000 	str.w	r2, [r8]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800589c:	f8cc 2000 	str.w	r2, [ip]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80058a0:	f8ce 5000 	str.w	r5, [lr]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80058a4:	604a      	str	r2, [r1, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80058a6:	600b      	str	r3, [r1, #0]
 80058a8:	e77b      	b.n	80057a2 <pvPortMalloc+0x16>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80058aa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80058ae:	e7de      	b.n	800586e <pvPortMalloc+0xe2>
 80058b0:	2000007c 	.word	0x2000007c
 80058b4:	20003c80 	.word	0x20003c80
 80058b8:	20003c8c 	.word	0x20003c8c
 80058bc:	20003c88 	.word	0x20003c88
 80058c0:	20000080 	.word	0x20000080
 80058c4:	20003c84 	.word	0x20003c84

080058c8 <vPortFree>:
	if( pv != NULL )
 80058c8:	b1f0      	cbz	r0, 8005908 <vPortFree+0x40>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80058ca:	4a1b      	ldr	r2, [pc, #108]	; (8005938 <vPortFree+0x70>)
 80058cc:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80058d0:	6812      	ldr	r2, [r2, #0]
 80058d2:	4213      	tst	r3, r2
 80058d4:	d10a      	bne.n	80058ec <vPortFree+0x24>
 80058d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058da:	b672      	cpsid	i
 80058dc:	f383 8811 	msr	BASEPRI, r3
 80058e0:	f3bf 8f6f 	isb	sy
 80058e4:	f3bf 8f4f 	dsb	sy
 80058e8:	b662      	cpsie	i
 80058ea:	e7fe      	b.n	80058ea <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80058ec:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80058f0:	b159      	cbz	r1, 800590a <vPortFree+0x42>
 80058f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058f6:	b672      	cpsid	i
 80058f8:	f383 8811 	msr	BASEPRI, r3
 80058fc:	f3bf 8f6f 	isb	sy
 8005900:	f3bf 8f4f 	dsb	sy
 8005904:	b662      	cpsie	i
 8005906:	e7fe      	b.n	8005906 <vPortFree+0x3e>
 8005908:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800590a:	ea23 0302 	bic.w	r3, r3, r2
{
 800590e:	b510      	push	{r4, lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005910:	f840 3c04 	str.w	r3, [r0, #-4]
 8005914:	4604      	mov	r4, r0
				vTaskSuspendAll();
 8005916:	f000 ffe5 	bl	80068e4 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800591a:	4a08      	ldr	r2, [pc, #32]	; (800593c <vPortFree+0x74>)
 800591c:	f854 3c04 	ldr.w	r3, [r4, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005920:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005924:	6811      	ldr	r1, [r2, #0]
 8005926:	440b      	add	r3, r1
 8005928:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800592a:	f7ff ff07 	bl	800573c <prvInsertBlockIntoFreeList>
}
 800592e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8005932:	f001 b88f 	b.w	8006a54 <xTaskResumeAll>
 8005936:	bf00      	nop
 8005938:	20003c80 	.word	0x20003c80
 800593c:	20003c84 	.word	0x20003c84

08005940 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005940:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005944:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005948:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800594a:	6081      	str	r1, [r0, #8]
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800594c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800594e:	6103      	str	r3, [r0, #16]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005950:	e880 000c 	stmia.w	r0, {r2, r3}
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005954:	4770      	bx	lr
 8005956:	bf00      	nop

08005958 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005958:	2300      	movs	r3, #0
 800595a:	6103      	str	r3, [r0, #16]
 800595c:	4770      	bx	lr
 800595e:	bf00      	nop

08005960 <vListInsertEnd>:
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8005960:	e890 000c 	ldmia.w	r0, {r2, r3}
{
 8005964:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005966:	689c      	ldr	r4, [r3, #8]
	( pxList->uxNumberOfItems )++;
 8005968:	3201      	adds	r2, #1
	pxNewListItem->pxNext = pxIndex;
 800596a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800596c:	608c      	str	r4, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800596e:	689c      	ldr	r4, [r3, #8]
 8005970:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005972:	6099      	str	r1, [r3, #8]
}
 8005974:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005978:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800597a:	6002      	str	r2, [r0, #0]
}
 800597c:	4770      	bx	lr
 800597e:	bf00      	nop

08005980 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005980:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005982:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005984:	1c6b      	adds	r3, r5, #1
 8005986:	d011      	beq.n	80059ac <vListInsert+0x2c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005988:	f100 0208 	add.w	r2, r0, #8
 800598c:	e000      	b.n	8005990 <vListInsert+0x10>
 800598e:	461a      	mov	r2, r3
 8005990:	6853      	ldr	r3, [r2, #4]
 8005992:	681c      	ldr	r4, [r3, #0]
 8005994:	42a5      	cmp	r5, r4
 8005996:	d2fa      	bcs.n	800598e <vListInsert+0xe>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8005998:	6804      	ldr	r4, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 800599a:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 800599c:	3401      	adds	r4, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800599e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80059a0:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80059a2:	6051      	str	r1, [r2, #4]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80059a4:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80059a6:	6004      	str	r4, [r0, #0]
}
 80059a8:	bc30      	pop	{r4, r5}
 80059aa:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 80059ac:	6902      	ldr	r2, [r0, #16]
 80059ae:	6853      	ldr	r3, [r2, #4]
 80059b0:	e7f2      	b.n	8005998 <vListInsert+0x18>
 80059b2:	bf00      	nop

080059b4 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80059b4:	6902      	ldr	r2, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80059b6:	6843      	ldr	r3, [r0, #4]
 80059b8:	6881      	ldr	r1, [r0, #8]
{
 80059ba:	b410      	push	{r4}

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80059bc:	6854      	ldr	r4, [r2, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80059be:	6099      	str	r1, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80059c0:	6881      	ldr	r1, [r0, #8]
	if( pxList->pxIndex == pxItemToRemove )
 80059c2:	42a0      	cmp	r0, r4

	pxItemToRemove->pvContainer = NULL;
	( pxList->uxNumberOfItems )--;

	return pxList->uxNumberOfItems;
}
 80059c4:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80059c8:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )--;
 80059ca:	6813      	ldr	r3, [r2, #0]
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80059cc:	bf08      	it	eq
 80059ce:	6051      	streq	r1, [r2, #4]
	pxItemToRemove->pvContainer = NULL;
 80059d0:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 80059d2:	3b01      	subs	r3, #1
	pxItemToRemove->pvContainer = NULL;
 80059d4:	6101      	str	r1, [r0, #16]
}
 80059d6:	4618      	mov	r0, r3
	( pxList->uxNumberOfItems )--;
 80059d8:	6013      	str	r3, [r2, #0]
}
 80059da:	4770      	bx	lr

080059dc <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80059dc:	4b0c      	ldr	r3, [pc, #48]	; (8005a10 <prvTaskExitError+0x34>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	3301      	adds	r3, #1
 80059e2:	d00a      	beq.n	80059fa <prvTaskExitError+0x1e>
 80059e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059e8:	b672      	cpsid	i
 80059ea:	f383 8811 	msr	BASEPRI, r3
 80059ee:	f3bf 8f6f 	isb	sy
 80059f2:	f3bf 8f4f 	dsb	sy
 80059f6:	b662      	cpsie	i
 80059f8:	e7fe      	b.n	80059f8 <prvTaskExitError+0x1c>
 80059fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059fe:	b672      	cpsid	i
 8005a00:	f383 8811 	msr	BASEPRI, r3
 8005a04:	f3bf 8f6f 	isb	sy
 8005a08:	f3bf 8f4f 	dsb	sy
 8005a0c:	b662      	cpsie	i
 8005a0e:	e7fe      	b.n	8005a0e <prvTaskExitError+0x32>
 8005a10:	20000014 	.word	0x20000014

08005a14 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005a14:	4806      	ldr	r0, [pc, #24]	; (8005a30 <prvPortStartFirstTask+0x1c>)
 8005a16:	6800      	ldr	r0, [r0, #0]
 8005a18:	6800      	ldr	r0, [r0, #0]
 8005a1a:	f380 8808 	msr	MSP, r0
 8005a1e:	b662      	cpsie	i
 8005a20:	b661      	cpsie	f
 8005a22:	f3bf 8f4f 	dsb	sy
 8005a26:	f3bf 8f6f 	isb	sy
 8005a2a:	df00      	svc	0
 8005a2c:	bf00      	nop
 8005a2e:	0000      	.short	0x0000
 8005a30:	e000ed08 	.word	0xe000ed08

08005a34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005a34:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005a44 <vPortEnableVFP+0x10>
 8005a38:	6801      	ldr	r1, [r0, #0]
 8005a3a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005a3e:	6001      	str	r1, [r0, #0]
 8005a40:	4770      	bx	lr
 8005a42:	0000      	.short	0x0000
 8005a44:	e000ed88 	.word	0xe000ed88

08005a48 <pxPortInitialiseStack>:
{
 8005a48:	b470      	push	{r4, r5, r6}
 8005a4a:	4603      	mov	r3, r0
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005a4c:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005a50:	4d08      	ldr	r5, [pc, #32]	; (8005a74 <pxPortInitialiseStack+0x2c>)
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8005a52:	f06f 0402 	mvn.w	r4, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005a56:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005a5a:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8005a5e:	3844      	subs	r0, #68	; 0x44
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005a60:	63c1      	str	r1, [r0, #60]	; 0x3c
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005a62:	f843 6c04 	str.w	r6, [r3, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005a66:	f843 5c0c 	str.w	r5, [r3, #-12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8005a6a:	f843 4c24 	str.w	r4, [r3, #-36]
}
 8005a6e:	bc70      	pop	{r4, r5, r6}
 8005a70:	4770      	bx	lr
 8005a72:	bf00      	nop
 8005a74:	080059dd 	.word	0x080059dd
	...

08005a80 <SVC_Handler>:
	__asm volatile (
 8005a80:	4b07      	ldr	r3, [pc, #28]	; (8005aa0 <pxCurrentTCBConst2>)
 8005a82:	6819      	ldr	r1, [r3, #0]
 8005a84:	6808      	ldr	r0, [r1, #0]
 8005a86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a8a:	f380 8809 	msr	PSP, r0
 8005a8e:	f3bf 8f6f 	isb	sy
 8005a92:	f04f 0000 	mov.w	r0, #0
 8005a96:	f380 8811 	msr	BASEPRI, r0
 8005a9a:	4770      	bx	lr
 8005a9c:	f3af 8000 	nop.w

08005aa0 <pxCurrentTCBConst2>:
 8005aa0:	20003c9c 	.word	0x20003c9c

08005aa4 <vPortEnterCritical>:
 8005aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aa8:	b672      	cpsid	i
 8005aaa:	f383 8811 	msr	BASEPRI, r3
 8005aae:	f3bf 8f6f 	isb	sy
 8005ab2:	f3bf 8f4f 	dsb	sy
 8005ab6:	b662      	cpsie	i
	uxCriticalNesting++;
 8005ab8:	4a0b      	ldr	r2, [pc, #44]	; (8005ae8 <vPortEnterCritical+0x44>)
 8005aba:	6813      	ldr	r3, [r2, #0]
 8005abc:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8005abe:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8005ac0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8005ac2:	d000      	beq.n	8005ac6 <vPortEnterCritical+0x22>
 8005ac4:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005ac6:	4b09      	ldr	r3, [pc, #36]	; (8005aec <vPortEnterCritical+0x48>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005ace:	d0f9      	beq.n	8005ac4 <vPortEnterCritical+0x20>
 8005ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ad4:	b672      	cpsid	i
 8005ad6:	f383 8811 	msr	BASEPRI, r3
 8005ada:	f3bf 8f6f 	isb	sy
 8005ade:	f3bf 8f4f 	dsb	sy
 8005ae2:	b662      	cpsie	i
 8005ae4:	e7fe      	b.n	8005ae4 <vPortEnterCritical+0x40>
 8005ae6:	bf00      	nop
 8005ae8:	20000014 	.word	0x20000014
 8005aec:	e000ed04 	.word	0xe000ed04

08005af0 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8005af0:	4a09      	ldr	r2, [pc, #36]	; (8005b18 <vPortExitCritical+0x28>)
 8005af2:	6813      	ldr	r3, [r2, #0]
 8005af4:	b953      	cbnz	r3, 8005b0c <vPortExitCritical+0x1c>
 8005af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005afa:	b672      	cpsid	i
 8005afc:	f383 8811 	msr	BASEPRI, r3
 8005b00:	f3bf 8f6f 	isb	sy
 8005b04:	f3bf 8f4f 	dsb	sy
 8005b08:	b662      	cpsie	i
 8005b0a:	e7fe      	b.n	8005b0a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 8005b0c:	3b01      	subs	r3, #1
 8005b0e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005b10:	b90b      	cbnz	r3, 8005b16 <vPortExitCritical+0x26>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005b12:	f383 8811 	msr	BASEPRI, r3
 8005b16:	4770      	bx	lr
 8005b18:	20000014 	.word	0x20000014
 8005b1c:	00000000 	.word	0x00000000

08005b20 <PendSV_Handler>:
	__asm volatile
 8005b20:	f3ef 8009 	mrs	r0, PSP
 8005b24:	f3bf 8f6f 	isb	sy
 8005b28:	4b15      	ldr	r3, [pc, #84]	; (8005b80 <pxCurrentTCBConst>)
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	f01e 0f10 	tst.w	lr, #16
 8005b30:	bf08      	it	eq
 8005b32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005b36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b3a:	6010      	str	r0, [r2, #0]
 8005b3c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8005b40:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005b44:	b672      	cpsid	i
 8005b46:	f380 8811 	msr	BASEPRI, r0
 8005b4a:	f3bf 8f4f 	dsb	sy
 8005b4e:	f3bf 8f6f 	isb	sy
 8005b52:	b662      	cpsie	i
 8005b54:	f001 f87e 	bl	8006c54 <vTaskSwitchContext>
 8005b58:	f04f 0000 	mov.w	r0, #0
 8005b5c:	f380 8811 	msr	BASEPRI, r0
 8005b60:	bc08      	pop	{r3}
 8005b62:	6819      	ldr	r1, [r3, #0]
 8005b64:	6808      	ldr	r0, [r1, #0]
 8005b66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b6a:	f01e 0f10 	tst.w	lr, #16
 8005b6e:	bf08      	it	eq
 8005b70:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005b74:	f380 8809 	msr	PSP, r0
 8005b78:	f3bf 8f6f 	isb	sy
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop

08005b80 <pxCurrentTCBConst>:
 8005b80:	20003c9c 	.word	0x20003c9c

08005b84 <xPortSysTickHandler>:
{
 8005b84:	b508      	push	{r3, lr}
	__asm volatile
 8005b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b8a:	b672      	cpsid	i
 8005b8c:	f383 8811 	msr	BASEPRI, r3
 8005b90:	f3bf 8f6f 	isb	sy
 8005b94:	f3bf 8f4f 	dsb	sy
 8005b98:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 8005b9a:	f000 feab 	bl	80068f4 <xTaskIncrementTick>
 8005b9e:	b118      	cbz	r0, 8005ba8 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005ba0:	4b03      	ldr	r3, [pc, #12]	; (8005bb0 <xPortSysTickHandler+0x2c>)
 8005ba2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ba6:	601a      	str	r2, [r3, #0]
	__asm volatile
 8005ba8:	2300      	movs	r3, #0
 8005baa:	f383 8811 	msr	BASEPRI, r3
 8005bae:	bd08      	pop	{r3, pc}
 8005bb0:	e000ed04 	.word	0xe000ed04

08005bb4 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005bb4:	4b06      	ldr	r3, [pc, #24]	; (8005bd0 <vPortSetupTimerInterrupt+0x1c>)
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005bb6:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005bb8:	4a06      	ldr	r2, [pc, #24]	; (8005bd4 <vPortSetupTimerInterrupt+0x20>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4806      	ldr	r0, [pc, #24]	; (8005bd8 <vPortSetupTimerInterrupt+0x24>)
 8005bbe:	fba2 2303 	umull	r2, r3, r2, r3
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005bc2:	4a06      	ldr	r2, [pc, #24]	; (8005bdc <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005bc4:	099b      	lsrs	r3, r3, #6
 8005bc6:	3b01      	subs	r3, #1
 8005bc8:	6003      	str	r3, [r0, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005bca:	6011      	str	r1, [r2, #0]
 8005bcc:	4770      	bx	lr
 8005bce:	bf00      	nop
 8005bd0:	20000010 	.word	0x20000010
 8005bd4:	10624dd3 	.word	0x10624dd3
 8005bd8:	e000e014 	.word	0xe000e014
 8005bdc:	e000e010 	.word	0xe000e010

08005be0 <xPortStartScheduler>:
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005be0:	4b23      	ldr	r3, [pc, #140]	; (8005c70 <xPortStartScheduler+0x90>)
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005be2:	2207      	movs	r2, #7
 8005be4:	4823      	ldr	r0, [pc, #140]	; (8005c74 <xPortStartScheduler+0x94>)
{
 8005be6:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005be8:	7819      	ldrb	r1, [r3, #0]
{
 8005bea:	b083      	sub	sp, #12
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005bec:	25ff      	movs	r5, #255	; 0xff
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005bee:	4c22      	ldr	r4, [pc, #136]	; (8005c78 <xPortStartScheduler+0x98>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005bf0:	b2c9      	uxtb	r1, r1
 8005bf2:	9101      	str	r1, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005bf4:	701d      	strb	r5, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005bf6:	781b      	ldrb	r3, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005bf8:	6002      	str	r2, [r0, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005c00:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005c04:	f89d 1003 	ldrb.w	r1, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005c08:	f003 0350 	and.w	r3, r3, #80	; 0x50
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005c0c:	0609      	lsls	r1, r1, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005c0e:	7023      	strb	r3, [r4, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005c10:	d50d      	bpl.n	8005c2e <xPortStartScheduler+0x4e>
 8005c12:	2206      	movs	r2, #6
 8005c14:	e000      	b.n	8005c18 <xPortStartScheduler+0x38>
 8005c16:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005c18:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8005c1c:	1e51      	subs	r1, r2, #1
 8005c1e:	005b      	lsls	r3, r3, #1
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005c26:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8005c2a:	061b      	lsls	r3, r3, #24
 8005c2c:	d4f3      	bmi.n	8005c16 <xPortStartScheduler+0x36>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005c2e:	9901      	ldr	r1, [sp, #4]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005c30:	0212      	lsls	r2, r2, #8
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005c32:	4b12      	ldr	r3, [pc, #72]	; (8005c7c <xPortStartScheduler+0x9c>)
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005c34:	b2c9      	uxtb	r1, r1
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005c36:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005c3a:	4c0d      	ldr	r4, [pc, #52]	; (8005c70 <xPortStartScheduler+0x90>)
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005c3c:	6002      	str	r2, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005c3e:	7021      	strb	r1, [r4, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005c46:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8005c4e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8005c50:	f7ff ffb0 	bl	8005bb4 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8005c54:	4b0a      	ldr	r3, [pc, #40]	; (8005c80 <xPortStartScheduler+0xa0>)
 8005c56:	2200      	movs	r2, #0
 8005c58:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 8005c5a:	f7ff feeb 	bl	8005a34 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005c5e:	4a09      	ldr	r2, [pc, #36]	; (8005c84 <xPortStartScheduler+0xa4>)
 8005c60:	6813      	ldr	r3, [r2, #0]
 8005c62:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005c66:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8005c68:	f7ff fed4 	bl	8005a14 <prvPortStartFirstTask>
	prvTaskExitError();
 8005c6c:	f7ff feb6 	bl	80059dc <prvTaskExitError>
 8005c70:	e000e400 	.word	0xe000e400
 8005c74:	20003c98 	.word	0x20003c98
 8005c78:	20003c94 	.word	0x20003c94
 8005c7c:	e000ed20 	.word	0xe000ed20
 8005c80:	20000014 	.word	0x20000014
 8005c84:	e000ef34 	.word	0xe000ef34

08005c88 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 8005c88:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005c8c:	2b0f      	cmp	r3, #15
 8005c8e:	d910      	bls.n	8005cb2 <vPortValidateInterruptPriority+0x2a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005c90:	4912      	ldr	r1, [pc, #72]	; (8005cdc <vPortValidateInterruptPriority+0x54>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005c92:	4a13      	ldr	r2, [pc, #76]	; (8005ce0 <vPortValidateInterruptPriority+0x58>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005c94:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005c96:	7812      	ldrb	r2, [r2, #0]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d90a      	bls.n	8005cb2 <vPortValidateInterruptPriority+0x2a>
	__asm volatile
 8005c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ca0:	b672      	cpsid	i
 8005ca2:	f383 8811 	msr	BASEPRI, r3
 8005ca6:	f3bf 8f6f 	isb	sy
 8005caa:	f3bf 8f4f 	dsb	sy
 8005cae:	b662      	cpsie	i
 8005cb0:	e7fe      	b.n	8005cb0 <vPortValidateInterruptPriority+0x28>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005cb2:	4b0c      	ldr	r3, [pc, #48]	; (8005ce4 <vPortValidateInterruptPriority+0x5c>)
 8005cb4:	4a0c      	ldr	r2, [pc, #48]	; (8005ce8 <vPortValidateInterruptPriority+0x60>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	6812      	ldr	r2, [r2, #0]
 8005cba:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d90a      	bls.n	8005cd8 <vPortValidateInterruptPriority+0x50>
 8005cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cc6:	b672      	cpsid	i
 8005cc8:	f383 8811 	msr	BASEPRI, r3
 8005ccc:	f3bf 8f6f 	isb	sy
 8005cd0:	f3bf 8f4f 	dsb	sy
 8005cd4:	b662      	cpsie	i
 8005cd6:	e7fe      	b.n	8005cd6 <vPortValidateInterruptPriority+0x4e>
 8005cd8:	4770      	bx	lr
 8005cda:	bf00      	nop
 8005cdc:	e000e3f0 	.word	0xe000e3f0
 8005ce0:	20003c94 	.word	0x20003c94
 8005ce4:	e000ed0c 	.word	0xe000ed0c
 8005ce8:	20003c98 	.word	0x20003c98

08005cec <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005cec:	b570      	push	{r4, r5, r6, lr}
 8005cee:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005cf0:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8005cf2:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005cf4:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005cf6:	b932      	cbnz	r2, 8005d06 <prvCopyDataToQueue+0x1a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005cf8:	6805      	ldr	r5, [r0, #0]
 8005cfa:	bb3d      	cbnz	r5, 8005d4c <prvCopyDataToQueue+0x60>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005cfc:	6840      	ldr	r0, [r0, #4]
 8005cfe:	f001 f947 	bl	8006f90 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8005d02:	6065      	str	r5, [r4, #4]
 8005d04:	e025      	b.n	8005d52 <prvCopyDataToQueue+0x66>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005d06:	b96d      	cbnz	r5, 8005d24 <prvCopyDataToQueue+0x38>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005d08:	6880      	ldr	r0, [r0, #8]
 8005d0a:	f001 ffcd 	bl	8007ca8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005d0e:	68a3      	ldr	r3, [r4, #8]
 8005d10:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005d12:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005d14:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005d16:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005d18:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005d1a:	d317      	bcc.n	8005d4c <prvCopyDataToQueue+0x60>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005d1c:	6823      	ldr	r3, [r4, #0]
BaseType_t xReturn = pdFALSE;
 8005d1e:	4628      	mov	r0, r5
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005d20:	60a3      	str	r3, [r4, #8]
 8005d22:	e016      	b.n	8005d52 <prvCopyDataToQueue+0x66>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d24:	68c0      	ldr	r0, [r0, #12]
 8005d26:	f001 ffbf 	bl	8007ca8 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005d2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005d2c:	68e2      	ldr	r2, [r4, #12]
 8005d2e:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005d30:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005d32:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005d34:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005d36:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005d38:	d202      	bcs.n	8005d40 <prvCopyDataToQueue+0x54>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005d3a:	6862      	ldr	r2, [r4, #4]
 8005d3c:	4413      	add	r3, r2
 8005d3e:	60e3      	str	r3, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005d40:	2d02      	cmp	r5, #2
 8005d42:	d103      	bne.n	8005d4c <prvCopyDataToQueue+0x60>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005d44:	b126      	cbz	r6, 8005d50 <prvCopyDataToQueue+0x64>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005d46:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 8005d48:	2000      	movs	r0, #0
 8005d4a:	e002      	b.n	8005d52 <prvCopyDataToQueue+0x66>
 8005d4c:	2000      	movs	r0, #0
 8005d4e:	e000      	b.n	8005d52 <prvCopyDataToQueue+0x66>
 8005d50:	4630      	mov	r0, r6
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8005d52:	3601      	adds	r6, #1
 8005d54:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 8005d56:	bd70      	pop	{r4, r5, r6, pc}

08005d58 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005d58:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8005d5a:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005d5c:	b172      	cbz	r2, 8005d7c <prvCopyDataFromQueue+0x24>
 8005d5e:	4608      	mov	r0, r1
{
 8005d60:	b410      	push	{r4}
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005d62:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005d64:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005d66:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005d68:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005d6a:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005d6c:	d301      	bcc.n	8005d72 <prvCopyDataFromQueue+0x1a>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005d6e:	6819      	ldr	r1, [r3, #0]
 8005d70:	60d9      	str	r1, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005d72:	68d9      	ldr	r1, [r3, #12]
	}
}
 8005d74:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005d78:	f001 bf96 	b.w	8007ca8 <memcpy>
 8005d7c:	4770      	bx	lr
	...

08005d80 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005d80:	b570      	push	{r4, r5, r6, lr}
 8005d82:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005d84:	f7ff fe8e 	bl	8005aa4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005d88:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8005d8c:	b264      	sxtb	r4, r4

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005d8e:	2c00      	cmp	r4, #0
 8005d90:	dd16      	ble.n	8005dc0 <prvUnlockQueue+0x40>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d92:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005d94:	b1a3      	cbz	r3, 8005dc0 <prvUnlockQueue+0x40>
 8005d96:	f105 0624 	add.w	r6, r5, #36	; 0x24
 8005d9a:	e005      	b.n	8005da8 <prvUnlockQueue+0x28>
 8005d9c:	3c01      	subs	r4, #1
 8005d9e:	b2e3      	uxtb	r3, r4
 8005da0:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005da2:	b16b      	cbz	r3, 8005dc0 <prvUnlockQueue+0x40>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005da4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005da6:	b15b      	cbz	r3, 8005dc0 <prvUnlockQueue+0x40>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005da8:	4630      	mov	r0, r6
 8005daa:	f000 ffe5 	bl	8006d78 <xTaskRemoveFromEventList>
 8005dae:	2800      	cmp	r0, #0
 8005db0:	d0f4      	beq.n	8005d9c <prvUnlockQueue+0x1c>
 8005db2:	3c01      	subs	r4, #1
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005db4:	f001 f888 	bl	8006ec8 <vTaskMissedYield>
 8005db8:	b2e3      	uxtb	r3, r4
 8005dba:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d1f1      	bne.n	8005da4 <prvUnlockQueue+0x24>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005dc0:	23ff      	movs	r3, #255	; 0xff
 8005dc2:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005dc6:	f7ff fe93 	bl	8005af0 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005dca:	f7ff fe6b 	bl	8005aa4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005dce:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 8005dd2:	b264      	sxtb	r4, r4

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005dd4:	2c00      	cmp	r4, #0
 8005dd6:	dd16      	ble.n	8005e06 <prvUnlockQueue+0x86>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005dd8:	692b      	ldr	r3, [r5, #16]
 8005dda:	b1a3      	cbz	r3, 8005e06 <prvUnlockQueue+0x86>
 8005ddc:	f105 0610 	add.w	r6, r5, #16
 8005de0:	e005      	b.n	8005dee <prvUnlockQueue+0x6e>
 8005de2:	3c01      	subs	r4, #1
 8005de4:	b2e3      	uxtb	r3, r4
 8005de6:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005de8:	b16b      	cbz	r3, 8005e06 <prvUnlockQueue+0x86>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005dea:	692b      	ldr	r3, [r5, #16]
 8005dec:	b15b      	cbz	r3, 8005e06 <prvUnlockQueue+0x86>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005dee:	4630      	mov	r0, r6
 8005df0:	f000 ffc2 	bl	8006d78 <xTaskRemoveFromEventList>
 8005df4:	2800      	cmp	r0, #0
 8005df6:	d0f4      	beq.n	8005de2 <prvUnlockQueue+0x62>
 8005df8:	3c01      	subs	r4, #1
				{
					vTaskMissedYield();
 8005dfa:	f001 f865 	bl	8006ec8 <vTaskMissedYield>
 8005dfe:	b2e3      	uxtb	r3, r4
 8005e00:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d1f1      	bne.n	8005dea <prvUnlockQueue+0x6a>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005e06:	23ff      	movs	r3, #255	; 0xff
 8005e08:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8005e0c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8005e10:	f7ff be6e 	b.w	8005af0 <vPortExitCritical>

08005e14 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005e14:	b950      	cbnz	r0, 8005e2c <xQueueGenericCreate+0x18>
 8005e16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e1a:	b672      	cpsid	i
 8005e1c:	f383 8811 	msr	BASEPRI, r3
 8005e20:	f3bf 8f6f 	isb	sy
 8005e24:	f3bf 8f4f 	dsb	sy
 8005e28:	b662      	cpsie	i
 8005e2a:	e7fe      	b.n	8005e2a <xQueueGenericCreate+0x16>
	{
 8005e2c:	b570      	push	{r4, r5, r6, lr}
 8005e2e:	4606      	mov	r6, r0
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e30:	fb01 f000 	mul.w	r0, r1, r0
 8005e34:	460d      	mov	r5, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8005e36:	3048      	adds	r0, #72	; 0x48
 8005e38:	f7ff fca8 	bl	800578c <pvPortMalloc>
		if( pxNewQueue != NULL )
 8005e3c:	4604      	mov	r4, r0
 8005e3e:	b318      	cbz	r0, 8005e88 <xQueueGenericCreate+0x74>
	if( uxItemSize == ( UBaseType_t ) 0 )
 8005e40:	b325      	cbz	r5, 8005e8c <xQueueGenericCreate+0x78>
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8005e42:	f100 0348 	add.w	r3, r0, #72	; 0x48
 8005e46:	6023      	str	r3, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8005e48:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005e4a:	2600      	movs	r6, #0
	pxNewQueue->uxItemSize = uxItemSize;
 8005e4c:	6425      	str	r5, [r4, #64]	; 0x40
		pxQueue->cRxLock = queueUNLOCKED;
 8005e4e:	25ff      	movs	r5, #255	; 0xff
	taskENTER_CRITICAL();
 8005e50:	f7ff fe28 	bl	8005aa4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005e54:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005e56:	6be3      	ldr	r3, [r4, #60]	; 0x3c
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005e58:	f104 0010 	add.w	r0, r4, #16
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005e5c:	6822      	ldr	r2, [r4, #0]
 8005e5e:	fb03 f301 	mul.w	r3, r3, r1
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005e62:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005e64:	1a59      	subs	r1, r3, r1
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005e66:	4413      	add	r3, r2
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005e68:	63a6      	str	r6, [r4, #56]	; 0x38
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005e6a:	440a      	add	r2, r1
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005e6c:	6063      	str	r3, [r4, #4]
		pxQueue->cRxLock = queueUNLOCKED;
 8005e6e:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005e72:	60e2      	str	r2, [r4, #12]
		pxQueue->cTxLock = queueUNLOCKED;
 8005e74:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005e78:	f7ff fd62 	bl	8005940 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005e7c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005e80:	f7ff fd5e 	bl	8005940 <vListInitialise>
	taskEXIT_CRITICAL();
 8005e84:	f7ff fe34 	bl	8005af0 <vPortExitCritical>
	}
 8005e88:	4620      	mov	r0, r4
 8005e8a:	bd70      	pop	{r4, r5, r6, pc}
	if( uxItemSize == ( UBaseType_t ) 0 )
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	e7da      	b.n	8005e46 <xQueueGenericCreate+0x32>

08005e90 <xQueueGenericSend>:
{
 8005e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e94:	b085      	sub	sp, #20
 8005e96:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8005e98:	2800      	cmp	r0, #0
 8005e9a:	f000 810a 	beq.w	80060b2 <xQueueGenericSend+0x222>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e9e:	2900      	cmp	r1, #0
 8005ea0:	f000 814b 	beq.w	800613a <xQueueGenericSend+0x2aa>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005ea4:	2b02      	cmp	r3, #2
 8005ea6:	f000 8139 	beq.w	800611c <xQueueGenericSend+0x28c>
 8005eaa:	4604      	mov	r4, r0
 8005eac:	461f      	mov	r7, r3
 8005eae:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005eb0:	f001 f810 	bl	8006ed4 <xTaskGetSchedulerState>
 8005eb4:	b918      	cbnz	r0, 8005ebe <xQueueGenericSend+0x2e>
 8005eb6:	9b01      	ldr	r3, [sp, #4]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	f040 8124 	bne.w	8006106 <xQueueGenericSend+0x276>
		taskENTER_CRITICAL();
 8005ebe:	f7ff fdf1 	bl	8005aa4 <vPortEnterCritical>
 8005ec2:	f1a7 0602 	sub.w	r6, r7, #2
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005ec6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
{
 8005ec8:	2500      	movs	r5, #0
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005eca:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005ecc:	fab6 f686 	clz	r6, r6
		prvLockQueue( pxQueue );
 8005ed0:	46a9      	mov	r9, r5
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	ea4f 1656 	mov.w	r6, r6, lsr #5
 8005ed8:	d378      	bcc.n	8005fcc <xQueueGenericSend+0x13c>
 8005eda:	2e00      	cmp	r6, #0
 8005edc:	d176      	bne.n	8005fcc <xQueueGenericSend+0x13c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ede:	9b01      	ldr	r3, [sp, #4]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	f000 8104 	beq.w	80060ee <xQueueGenericSend+0x25e>
				else if( xEntryTimeSet == pdFALSE )
 8005ee6:	2d00      	cmp	r5, #0
 8005ee8:	f000 80fd 	beq.w	80060e6 <xQueueGenericSend+0x256>
		taskEXIT_CRITICAL();
 8005eec:	f7ff fe00 	bl	8005af0 <vPortExitCritical>
		vTaskSuspendAll();
 8005ef0:	f000 fcf8 	bl	80068e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005ef4:	f7ff fdd6 	bl	8005aa4 <vPortEnterCritical>
 8005ef8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005efc:	2bff      	cmp	r3, #255	; 0xff
 8005efe:	f000 80ef 	beq.w	80060e0 <xQueueGenericSend+0x250>
 8005f02:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005f06:	2bff      	cmp	r3, #255	; 0xff
 8005f08:	f000 80e7 	beq.w	80060da <xQueueGenericSend+0x24a>
 8005f0c:	f7ff fdf0 	bl	8005af0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005f10:	a901      	add	r1, sp, #4
 8005f12:	a802      	add	r0, sp, #8
 8005f14:	f000 ff90 	bl	8006e38 <xTaskCheckForTimeOut>
 8005f18:	2800      	cmp	r0, #0
 8005f1a:	f040 80d5 	bne.w	80060c8 <xQueueGenericSend+0x238>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005f1e:	f7ff fdc1 	bl	8005aa4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005f22:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005f24:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d066      	beq.n	8005ff8 <xQueueGenericSend+0x168>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8005f2a:	f7ff fde1 	bl	8005af0 <vPortExitCritical>
	taskENTER_CRITICAL();
 8005f2e:	f7ff fdb9 	bl	8005aa4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8005f32:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8005f36:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005f38:	2d00      	cmp	r5, #0
 8005f3a:	dd16      	ble.n	8005f6a <xQueueGenericSend+0xda>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f3e:	b1a3      	cbz	r3, 8005f6a <xQueueGenericSend+0xda>
 8005f40:	f104 0b24 	add.w	fp, r4, #36	; 0x24
 8005f44:	e005      	b.n	8005f52 <xQueueGenericSend+0xc2>
 8005f46:	3d01      	subs	r5, #1
 8005f48:	b2eb      	uxtb	r3, r5
 8005f4a:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005f4c:	b16b      	cbz	r3, 8005f6a <xQueueGenericSend+0xda>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f50:	b15b      	cbz	r3, 8005f6a <xQueueGenericSend+0xda>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f52:	4658      	mov	r0, fp
 8005f54:	f000 ff10 	bl	8006d78 <xTaskRemoveFromEventList>
 8005f58:	2800      	cmp	r0, #0
 8005f5a:	d0f4      	beq.n	8005f46 <xQueueGenericSend+0xb6>
 8005f5c:	3d01      	subs	r5, #1
						vTaskMissedYield();
 8005f5e:	f000 ffb3 	bl	8006ec8 <vTaskMissedYield>
 8005f62:	b2eb      	uxtb	r3, r5
 8005f64:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d1f1      	bne.n	8005f4e <xQueueGenericSend+0xbe>
		pxQueue->cTxLock = queueUNLOCKED;
 8005f6a:	23ff      	movs	r3, #255	; 0xff
 8005f6c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8005f70:	f7ff fdbe 	bl	8005af0 <vPortExitCritical>
	taskENTER_CRITICAL();
 8005f74:	f7ff fd96 	bl	8005aa4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8005f78:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8005f7c:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005f7e:	2d00      	cmp	r5, #0
 8005f80:	dd16      	ble.n	8005fb0 <xQueueGenericSend+0x120>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f82:	6923      	ldr	r3, [r4, #16]
 8005f84:	b1a3      	cbz	r3, 8005fb0 <xQueueGenericSend+0x120>
 8005f86:	f104 0b10 	add.w	fp, r4, #16
 8005f8a:	e005      	b.n	8005f98 <xQueueGenericSend+0x108>
 8005f8c:	3d01      	subs	r5, #1
 8005f8e:	b2eb      	uxtb	r3, r5
 8005f90:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005f92:	b16b      	cbz	r3, 8005fb0 <xQueueGenericSend+0x120>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f94:	6923      	ldr	r3, [r4, #16]
 8005f96:	b15b      	cbz	r3, 8005fb0 <xQueueGenericSend+0x120>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f98:	4658      	mov	r0, fp
 8005f9a:	f000 feed 	bl	8006d78 <xTaskRemoveFromEventList>
 8005f9e:	2800      	cmp	r0, #0
 8005fa0:	d0f4      	beq.n	8005f8c <xQueueGenericSend+0xfc>
 8005fa2:	3d01      	subs	r5, #1
					vTaskMissedYield();
 8005fa4:	f000 ff90 	bl	8006ec8 <vTaskMissedYield>
 8005fa8:	b2eb      	uxtb	r3, r5
 8005faa:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d1f1      	bne.n	8005f94 <xQueueGenericSend+0x104>
		pxQueue->cRxLock = queueUNLOCKED;
 8005fb0:	23ff      	movs	r3, #255	; 0xff
 8005fb2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8005fb6:	f7ff fd9b 	bl	8005af0 <vPortExitCritical>
				( void ) xTaskResumeAll();
 8005fba:	f000 fd4b 	bl	8006a54 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8005fbe:	f7ff fd71 	bl	8005aa4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005fc2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005fc4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005fc6:	2501      	movs	r5, #1
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d286      	bcs.n	8005eda <xQueueGenericSend+0x4a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005fcc:	463a      	mov	r2, r7
 8005fce:	4641      	mov	r1, r8
 8005fd0:	4620      	mov	r0, r4
 8005fd2:	f7ff fe8b 	bl	8005cec <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005fd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	f040 808c 	bne.w	80060f6 <xQueueGenericSend+0x266>
					else if( xYieldRequired != pdFALSE )
 8005fde:	b138      	cbz	r0, 8005ff0 <xQueueGenericSend+0x160>
						queueYIELD_IF_USING_PREEMPTION();
 8005fe0:	4b5d      	ldr	r3, [pc, #372]	; (8006158 <xQueueGenericSend+0x2c8>)
 8005fe2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fe6:	601a      	str	r2, [r3, #0]
 8005fe8:	f3bf 8f4f 	dsb	sy
 8005fec:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8005ff0:	f7ff fd7e 	bl	8005af0 <vPortExitCritical>
				return pdPASS;
 8005ff4:	2001      	movs	r0, #1
 8005ff6:	e06d      	b.n	80060d4 <xQueueGenericSend+0x244>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005ff8:	f104 0b10 	add.w	fp, r4, #16
	taskEXIT_CRITICAL();
 8005ffc:	f7ff fd78 	bl	8005af0 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006000:	9901      	ldr	r1, [sp, #4]
 8006002:	4658      	mov	r0, fp
 8006004:	f000 fe64 	bl	8006cd0 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8006008:	f7ff fd4c 	bl	8005aa4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800600c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8006010:	fa4f fa83 	sxtb.w	sl, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006014:	f1ba 0f00 	cmp.w	sl, #0
 8006018:	dd1a      	ble.n	8006050 <xQueueGenericSend+0x1c0>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800601a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800601c:	b1c2      	cbz	r2, 8006050 <xQueueGenericSend+0x1c0>
 800601e:	f104 0524 	add.w	r5, r4, #36	; 0x24
 8006022:	e007      	b.n	8006034 <xQueueGenericSend+0x1a4>
 8006024:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8006028:	b2db      	uxtb	r3, r3
 800602a:	fa4f fa83 	sxtb.w	sl, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800602e:	b17b      	cbz	r3, 8006050 <xQueueGenericSend+0x1c0>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006030:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006032:	b16a      	cbz	r2, 8006050 <xQueueGenericSend+0x1c0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006034:	4628      	mov	r0, r5
 8006036:	f000 fe9f 	bl	8006d78 <xTaskRemoveFromEventList>
 800603a:	2800      	cmp	r0, #0
 800603c:	d0f2      	beq.n	8006024 <xQueueGenericSend+0x194>
						vTaskMissedYield();
 800603e:	f000 ff43 	bl	8006ec8 <vTaskMissedYield>
 8006042:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8006046:	b2db      	uxtb	r3, r3
 8006048:	fa4f fa83 	sxtb.w	sl, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800604c:	2b00      	cmp	r3, #0
 800604e:	d1ef      	bne.n	8006030 <xQueueGenericSend+0x1a0>
		pxQueue->cTxLock = queueUNLOCKED;
 8006050:	23ff      	movs	r3, #255	; 0xff
 8006052:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8006056:	f7ff fd4b 	bl	8005af0 <vPortExitCritical>
	taskENTER_CRITICAL();
 800605a:	f7ff fd23 	bl	8005aa4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800605e:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8006062:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006064:	2d00      	cmp	r5, #0
 8006066:	dc04      	bgt.n	8006072 <xQueueGenericSend+0x1e2>
 8006068:	e011      	b.n	800608e <xQueueGenericSend+0x1fe>
 800606a:	3d01      	subs	r5, #1
 800606c:	b2eb      	uxtb	r3, r5
 800606e:	b25d      	sxtb	r5, r3
 8006070:	b16b      	cbz	r3, 800608e <xQueueGenericSend+0x1fe>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006072:	6923      	ldr	r3, [r4, #16]
 8006074:	b15b      	cbz	r3, 800608e <xQueueGenericSend+0x1fe>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006076:	4658      	mov	r0, fp
 8006078:	f000 fe7e 	bl	8006d78 <xTaskRemoveFromEventList>
 800607c:	2800      	cmp	r0, #0
 800607e:	d0f4      	beq.n	800606a <xQueueGenericSend+0x1da>
 8006080:	3d01      	subs	r5, #1
					vTaskMissedYield();
 8006082:	f000 ff21 	bl	8006ec8 <vTaskMissedYield>
 8006086:	b2eb      	uxtb	r3, r5
 8006088:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800608a:	2b00      	cmp	r3, #0
 800608c:	d1f1      	bne.n	8006072 <xQueueGenericSend+0x1e2>
		pxQueue->cRxLock = queueUNLOCKED;
 800608e:	23ff      	movs	r3, #255	; 0xff
 8006090:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8006094:	f7ff fd2c 	bl	8005af0 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 8006098:	f000 fcdc 	bl	8006a54 <xTaskResumeAll>
 800609c:	2800      	cmp	r0, #0
 800609e:	d18e      	bne.n	8005fbe <xQueueGenericSend+0x12e>
					portYIELD_WITHIN_API();
 80060a0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80060a4:	4a2c      	ldr	r2, [pc, #176]	; (8006158 <xQueueGenericSend+0x2c8>)
 80060a6:	6013      	str	r3, [r2, #0]
 80060a8:	f3bf 8f4f 	dsb	sy
 80060ac:	f3bf 8f6f 	isb	sy
 80060b0:	e785      	b.n	8005fbe <xQueueGenericSend+0x12e>
 80060b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060b6:	b672      	cpsid	i
 80060b8:	f383 8811 	msr	BASEPRI, r3
 80060bc:	f3bf 8f6f 	isb	sy
 80060c0:	f3bf 8f4f 	dsb	sy
 80060c4:	b662      	cpsie	i
 80060c6:	e7fe      	b.n	80060c6 <xQueueGenericSend+0x236>
			prvUnlockQueue( pxQueue );
 80060c8:	4620      	mov	r0, r4
 80060ca:	f7ff fe59 	bl	8005d80 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80060ce:	f000 fcc1 	bl	8006a54 <xTaskResumeAll>
			return errQUEUE_FULL;
 80060d2:	2000      	movs	r0, #0
}
 80060d4:	b005      	add	sp, #20
 80060d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		prvLockQueue( pxQueue );
 80060da:	f884 9045 	strb.w	r9, [r4, #69]	; 0x45
 80060de:	e715      	b.n	8005f0c <xQueueGenericSend+0x7c>
 80060e0:	f884 9044 	strb.w	r9, [r4, #68]	; 0x44
 80060e4:	e70d      	b.n	8005f02 <xQueueGenericSend+0x72>
					vTaskSetTimeOutState( &xTimeOut );
 80060e6:	a802      	add	r0, sp, #8
 80060e8:	f000 fe8e 	bl	8006e08 <vTaskSetTimeOutState>
 80060ec:	e6fe      	b.n	8005eec <xQueueGenericSend+0x5c>
					taskEXIT_CRITICAL();
 80060ee:	f7ff fcff 	bl	8005af0 <vPortExitCritical>
					return errQUEUE_FULL;
 80060f2:	4630      	mov	r0, r6
 80060f4:	e7ee      	b.n	80060d4 <xQueueGenericSend+0x244>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80060f6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80060fa:	f000 fe3d 	bl	8006d78 <xTaskRemoveFromEventList>
 80060fe:	2800      	cmp	r0, #0
 8006100:	f47f af6e 	bne.w	8005fe0 <xQueueGenericSend+0x150>
 8006104:	e774      	b.n	8005ff0 <xQueueGenericSend+0x160>
 8006106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800610a:	b672      	cpsid	i
 800610c:	f383 8811 	msr	BASEPRI, r3
 8006110:	f3bf 8f6f 	isb	sy
 8006114:	f3bf 8f4f 	dsb	sy
 8006118:	b662      	cpsie	i
 800611a:	e7fe      	b.n	800611a <xQueueGenericSend+0x28a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800611c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800611e:	2a01      	cmp	r2, #1
 8006120:	f43f aec3 	beq.w	8005eaa <xQueueGenericSend+0x1a>
 8006124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006128:	b672      	cpsid	i
 800612a:	f383 8811 	msr	BASEPRI, r3
 800612e:	f3bf 8f6f 	isb	sy
 8006132:	f3bf 8f4f 	dsb	sy
 8006136:	b662      	cpsie	i
 8006138:	e7fe      	b.n	8006138 <xQueueGenericSend+0x2a8>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800613a:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800613c:	2a00      	cmp	r2, #0
 800613e:	f43f aeb1 	beq.w	8005ea4 <xQueueGenericSend+0x14>
 8006142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006146:	b672      	cpsid	i
 8006148:	f383 8811 	msr	BASEPRI, r3
 800614c:	f3bf 8f6f 	isb	sy
 8006150:	f3bf 8f4f 	dsb	sy
 8006154:	b662      	cpsie	i
 8006156:	e7fe      	b.n	8006156 <xQueueGenericSend+0x2c6>
 8006158:	e000ed04 	.word	0xe000ed04

0800615c <xQueueCreateMutex>:
	{
 800615c:	b570      	push	{r4, r5, r6, lr}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800615e:	2048      	movs	r0, #72	; 0x48
 8006160:	f7ff fb14 	bl	800578c <pvPortMalloc>
		if( pxNewQueue != NULL )
 8006164:	4604      	mov	r4, r0
 8006166:	b350      	cbz	r0, 80061be <xQueueCreateMutex+0x62>
	pxNewQueue->uxItemSize = uxItemSize;
 8006168:	2500      	movs	r5, #0
	pxNewQueue->uxLength = uxQueueLength;
 800616a:	2301      	movs	r3, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800616c:	6020      	str	r0, [r4, #0]
		pxQueue->cRxLock = queueUNLOCKED;
 800616e:	26ff      	movs	r6, #255	; 0xff
	pxNewQueue->uxLength = uxQueueLength;
 8006170:	63c3      	str	r3, [r0, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006172:	6405      	str	r5, [r0, #64]	; 0x40
	taskENTER_CRITICAL();
 8006174:	f7ff fc96 	bl	8005aa4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006178:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800617a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800617c:	f104 0010 	add.w	r0, r4, #16
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006180:	6823      	ldr	r3, [r4, #0]
 8006182:	fb02 f201 	mul.w	r2, r2, r1
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006186:	60a3      	str	r3, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006188:	1a51      	subs	r1, r2, r1
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800618a:	441a      	add	r2, r3
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800618c:	63a5      	str	r5, [r4, #56]	; 0x38
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800618e:	440b      	add	r3, r1
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006190:	6062      	str	r2, [r4, #4]
		pxQueue->cRxLock = queueUNLOCKED;
 8006192:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006196:	60e3      	str	r3, [r4, #12]
		pxQueue->cTxLock = queueUNLOCKED;
 8006198:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800619c:	f7ff fbd0 	bl	8005940 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80061a0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80061a4:	f7ff fbcc 	bl	8005940 <vListInitialise>
	taskEXIT_CRITICAL();
 80061a8:	f7ff fca2 	bl	8005af0 <vPortExitCritical>
			pxNewQueue->pxMutexHolder = NULL;
 80061ac:	6065      	str	r5, [r4, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80061ae:	6025      	str	r5, [r4, #0]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80061b0:	462b      	mov	r3, r5
			pxNewQueue->u.uxRecursiveCallCount = 0;
 80061b2:	60e5      	str	r5, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80061b4:	462a      	mov	r2, r5
 80061b6:	4629      	mov	r1, r5
 80061b8:	4620      	mov	r0, r4
 80061ba:	f7ff fe69 	bl	8005e90 <xQueueGenericSend>
	}
 80061be:	4620      	mov	r0, r4
 80061c0:	bd70      	pop	{r4, r5, r6, pc}
 80061c2:	bf00      	nop

080061c4 <xQueueGenericSendFromISR>:
{
 80061c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 80061c8:	b318      	cbz	r0, 8006212 <xQueueGenericSendFromISR+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80061ca:	2900      	cmp	r1, #0
 80061cc:	d04a      	beq.n	8006264 <xQueueGenericSendFromISR+0xa0>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80061ce:	2b02      	cmp	r3, #2
 80061d0:	d03a      	beq.n	8006248 <xQueueGenericSendFromISR+0x84>
 80061d2:	4604      	mov	r4, r0
 80061d4:	461f      	mov	r7, r3
 80061d6:	4690      	mov	r8, r2
 80061d8:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80061da:	f7ff fd55 	bl	8005c88 <vPortValidateInterruptPriority>
	__asm volatile
 80061de:	f3ef 8611 	mrs	r6, BASEPRI
 80061e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e6:	b672      	cpsid	i
 80061e8:	f383 8811 	msr	BASEPRI, r3
 80061ec:	f3bf 8f6f 	isb	sy
 80061f0:	f3bf 8f4f 	dsb	sy
 80061f4:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80061f6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80061f8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d314      	bcc.n	8006228 <xQueueGenericSendFromISR+0x64>
 80061fe:	f1a7 0002 	sub.w	r0, r7, #2
 8006202:	fab0 f080 	clz	r0, r0
 8006206:	0940      	lsrs	r0, r0, #5
 8006208:	b970      	cbnz	r0, 8006228 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800620a:	f386 8811 	msr	BASEPRI, r6
}
 800620e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
 8006212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006216:	b672      	cpsid	i
 8006218:	f383 8811 	msr	BASEPRI, r3
 800621c:	f3bf 8f6f 	isb	sy
 8006220:	f3bf 8f4f 	dsb	sy
 8006224:	b662      	cpsie	i
 8006226:	e7fe      	b.n	8006226 <xQueueGenericSendFromISR+0x62>
			const int8_t cTxLock = pxQueue->cTxLock;
 8006228:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800622c:	463a      	mov	r2, r7
 800622e:	4649      	mov	r1, r9
 8006230:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 8006232:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006234:	f7ff fd5a 	bl	8005cec <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8006238:	1c6b      	adds	r3, r5, #1
 800623a:	d021      	beq.n	8006280 <xQueueGenericSendFromISR+0xbc>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800623c:	1c6b      	adds	r3, r5, #1
			xReturn = pdPASS;
 800623e:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006240:	b25b      	sxtb	r3, r3
 8006242:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006246:	e7e0      	b.n	800620a <xQueueGenericSendFromISR+0x46>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006248:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800624a:	2c01      	cmp	r4, #1
 800624c:	d0c1      	beq.n	80061d2 <xQueueGenericSendFromISR+0xe>
 800624e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006252:	b672      	cpsid	i
 8006254:	f383 8811 	msr	BASEPRI, r3
 8006258:	f3bf 8f6f 	isb	sy
 800625c:	f3bf 8f4f 	dsb	sy
 8006260:	b662      	cpsie	i
 8006262:	e7fe      	b.n	8006262 <xQueueGenericSendFromISR+0x9e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006264:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8006266:	2c00      	cmp	r4, #0
 8006268:	d0b1      	beq.n	80061ce <xQueueGenericSendFromISR+0xa>
 800626a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800626e:	b672      	cpsid	i
 8006270:	f383 8811 	msr	BASEPRI, r3
 8006274:	f3bf 8f6f 	isb	sy
 8006278:	f3bf 8f4f 	dsb	sy
 800627c:	b662      	cpsie	i
 800627e:	e7fe      	b.n	800627e <xQueueGenericSendFromISR+0xba>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006280:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006282:	b90b      	cbnz	r3, 8006288 <xQueueGenericSendFromISR+0xc4>
			xReturn = pdPASS;
 8006284:	2001      	movs	r0, #1
 8006286:	e7c0      	b.n	800620a <xQueueGenericSendFromISR+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006288:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800628c:	f000 fd74 	bl	8006d78 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8006290:	2800      	cmp	r0, #0
 8006292:	d0f7      	beq.n	8006284 <xQueueGenericSendFromISR+0xc0>
 8006294:	f1b8 0f00 	cmp.w	r8, #0
 8006298:	d0f4      	beq.n	8006284 <xQueueGenericSendFromISR+0xc0>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800629a:	2001      	movs	r0, #1
 800629c:	f8c8 0000 	str.w	r0, [r8]
 80062a0:	e7b3      	b.n	800620a <xQueueGenericSendFromISR+0x46>
 80062a2:	bf00      	nop

080062a4 <xQueueGenericReceive>:
{
 80062a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062a8:	b084      	sub	sp, #16
 80062aa:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 80062ac:	2800      	cmp	r0, #0
 80062ae:	f000 811e 	beq.w	80064ee <xQueueGenericReceive+0x24a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80062b2:	2900      	cmp	r1, #0
 80062b4:	f000 814f 	beq.w	8006556 <xQueueGenericReceive+0x2b2>
 80062b8:	4604      	mov	r4, r0
 80062ba:	461f      	mov	r7, r3
 80062bc:	460e      	mov	r6, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80062be:	f000 fe09 	bl	8006ed4 <xTaskGetSchedulerState>
 80062c2:	b960      	cbnz	r0, 80062de <xQueueGenericReceive+0x3a>
 80062c4:	9d01      	ldr	r5, [sp, #4]
 80062c6:	b15d      	cbz	r5, 80062e0 <xQueueGenericReceive+0x3c>
 80062c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062cc:	b672      	cpsid	i
 80062ce:	f383 8811 	msr	BASEPRI, r3
 80062d2:	f3bf 8f6f 	isb	sy
 80062d6:	f3bf 8f4f 	dsb	sy
 80062da:	b662      	cpsie	i
 80062dc:	e7fe      	b.n	80062dc <xQueueGenericReceive+0x38>
 80062de:	2500      	movs	r5, #0
		taskENTER_CRITICAL();
 80062e0:	f7ff fbe0 	bl	8005aa4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062e4:	f8d4 a038 	ldr.w	sl, [r4, #56]	; 0x38
		prvLockQueue( pxQueue );
 80062e8:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 80062ec:	f8df 9284 	ldr.w	r9, [pc, #644]	; 8006574 <xQueueGenericReceive+0x2d0>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80062f0:	f1ba 0f00 	cmp.w	sl, #0
 80062f4:	f040 808a 	bne.w	800640c <xQueueGenericReceive+0x168>
				if( xTicksToWait == ( TickType_t ) 0 )
 80062f8:	9b01      	ldr	r3, [sp, #4]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	f000 810a 	beq.w	8006514 <xQueueGenericReceive+0x270>
				else if( xEntryTimeSet == pdFALSE )
 8006300:	b915      	cbnz	r5, 8006308 <xQueueGenericReceive+0x64>
					vTaskSetTimeOutState( &xTimeOut );
 8006302:	a802      	add	r0, sp, #8
 8006304:	f000 fd80 	bl	8006e08 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8006308:	f7ff fbf2 	bl	8005af0 <vPortExitCritical>
		vTaskSuspendAll();
 800630c:	f000 faea 	bl	80068e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006310:	f7ff fbc8 	bl	8005aa4 <vPortEnterCritical>
 8006314:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8006318:	2bff      	cmp	r3, #255	; 0xff
 800631a:	d101      	bne.n	8006320 <xQueueGenericReceive+0x7c>
 800631c:	f884 8044 	strb.w	r8, [r4, #68]	; 0x44
 8006320:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8006324:	2bff      	cmp	r3, #255	; 0xff
 8006326:	d101      	bne.n	800632c <xQueueGenericReceive+0x88>
 8006328:	f884 8045 	strb.w	r8, [r4, #69]	; 0x45
 800632c:	f7ff fbe0 	bl	8005af0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006330:	a901      	add	r1, sp, #4
 8006332:	a802      	add	r0, sp, #8
 8006334:	f000 fd80 	bl	8006e38 <xTaskCheckForTimeOut>
 8006338:	2800      	cmp	r0, #0
 800633a:	f040 8088 	bne.w	800644e <xQueueGenericReceive+0x1aa>
	taskENTER_CRITICAL();
 800633e:	f7ff fbb1 	bl	8005aa4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006342:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006344:	2b00      	cmp	r3, #0
 8006346:	d179      	bne.n	800643c <xQueueGenericReceive+0x198>
	taskEXIT_CRITICAL();
 8006348:	f7ff fbd2 	bl	8005af0 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800634c:	6823      	ldr	r3, [r4, #0]
 800634e:	2b00      	cmp	r3, #0
 8006350:	f000 80d8 	beq.w	8006504 <xQueueGenericReceive+0x260>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006354:	f104 0a24 	add.w	sl, r4, #36	; 0x24
 8006358:	9901      	ldr	r1, [sp, #4]
 800635a:	4650      	mov	r0, sl
 800635c:	f000 fcb8 	bl	8006cd0 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8006360:	f7ff fba0 	bl	8005aa4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006364:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8006368:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800636a:	2d00      	cmp	r5, #0
 800636c:	dc04      	bgt.n	8006378 <xQueueGenericReceive+0xd4>
 800636e:	e011      	b.n	8006394 <xQueueGenericReceive+0xf0>
 8006370:	3d01      	subs	r5, #1
 8006372:	b2eb      	uxtb	r3, r5
 8006374:	b25d      	sxtb	r5, r3
 8006376:	b16b      	cbz	r3, 8006394 <xQueueGenericReceive+0xf0>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006378:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800637a:	b15b      	cbz	r3, 8006394 <xQueueGenericReceive+0xf0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800637c:	4650      	mov	r0, sl
 800637e:	f000 fcfb 	bl	8006d78 <xTaskRemoveFromEventList>
 8006382:	2800      	cmp	r0, #0
 8006384:	d0f4      	beq.n	8006370 <xQueueGenericReceive+0xcc>
 8006386:	3d01      	subs	r5, #1
						vTaskMissedYield();
 8006388:	f000 fd9e 	bl	8006ec8 <vTaskMissedYield>
 800638c:	b2eb      	uxtb	r3, r5
 800638e:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006390:	2b00      	cmp	r3, #0
 8006392:	d1f1      	bne.n	8006378 <xQueueGenericReceive+0xd4>
		pxQueue->cTxLock = queueUNLOCKED;
 8006394:	23ff      	movs	r3, #255	; 0xff
 8006396:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800639a:	f7ff fba9 	bl	8005af0 <vPortExitCritical>
	taskENTER_CRITICAL();
 800639e:	f7ff fb81 	bl	8005aa4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80063a2:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 80063a6:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80063a8:	2d00      	cmp	r5, #0
 80063aa:	dd16      	ble.n	80063da <xQueueGenericReceive+0x136>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063ac:	6923      	ldr	r3, [r4, #16]
 80063ae:	b1a3      	cbz	r3, 80063da <xQueueGenericReceive+0x136>
 80063b0:	f104 0a10 	add.w	sl, r4, #16
 80063b4:	e005      	b.n	80063c2 <xQueueGenericReceive+0x11e>
 80063b6:	3d01      	subs	r5, #1
 80063b8:	b2eb      	uxtb	r3, r5
 80063ba:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80063bc:	b16b      	cbz	r3, 80063da <xQueueGenericReceive+0x136>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063be:	6923      	ldr	r3, [r4, #16]
 80063c0:	b15b      	cbz	r3, 80063da <xQueueGenericReceive+0x136>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063c2:	4650      	mov	r0, sl
 80063c4:	f000 fcd8 	bl	8006d78 <xTaskRemoveFromEventList>
 80063c8:	2800      	cmp	r0, #0
 80063ca:	d0f4      	beq.n	80063b6 <xQueueGenericReceive+0x112>
 80063cc:	3d01      	subs	r5, #1
					vTaskMissedYield();
 80063ce:	f000 fd7b 	bl	8006ec8 <vTaskMissedYield>
 80063d2:	b2eb      	uxtb	r3, r5
 80063d4:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d1f1      	bne.n	80063be <xQueueGenericReceive+0x11a>
		pxQueue->cRxLock = queueUNLOCKED;
 80063da:	23ff      	movs	r3, #255	; 0xff
 80063dc:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 80063e0:	f7ff fb86 	bl	8005af0 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 80063e4:	f000 fb36 	bl	8006a54 <xTaskResumeAll>
 80063e8:	b938      	cbnz	r0, 80063fa <xQueueGenericReceive+0x156>
					portYIELD_WITHIN_API();
 80063ea:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80063ee:	f8c9 3000 	str.w	r3, [r9]
 80063f2:	f3bf 8f4f 	dsb	sy
 80063f6:	f3bf 8f6f 	isb	sy
 80063fa:	2501      	movs	r5, #1
		taskENTER_CRITICAL();
 80063fc:	f7ff fb52 	bl	8005aa4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006400:	f8d4 a038 	ldr.w	sl, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006404:	f1ba 0f00 	cmp.w	sl, #0
 8006408:	f43f af76 	beq.w	80062f8 <xQueueGenericReceive+0x54>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800640c:	4631      	mov	r1, r6
 800640e:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8006410:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006412:	f7ff fca1 	bl	8005d58 <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 8006416:	2f00      	cmp	r7, #0
 8006418:	f040 8082 	bne.w	8006520 <xQueueGenericReceive+0x27c>
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800641c:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006420:	6822      	ldr	r2, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8006422:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006424:	b912      	cbnz	r2, 800642c <xQueueGenericReceive+0x188>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8006426:	f000 fe11 	bl	800704c <pvTaskIncrementMutexHeldCount>
 800642a:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800642c:	6923      	ldr	r3, [r4, #16]
 800642e:	2b00      	cmp	r3, #0
 8006430:	f040 808a 	bne.w	8006548 <xQueueGenericReceive+0x2a4>
				taskEXIT_CRITICAL();
 8006434:	f7ff fb5c 	bl	8005af0 <vPortExitCritical>
				return pdPASS;
 8006438:	2001      	movs	r0, #1
 800643a:	e06e      	b.n	800651a <xQueueGenericReceive+0x276>
	taskEXIT_CRITICAL();
 800643c:	f7ff fb58 	bl	8005af0 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8006440:	4620      	mov	r0, r4
 8006442:	f7ff fc9d 	bl	8005d80 <prvUnlockQueue>
 8006446:	2501      	movs	r5, #1
				( void ) xTaskResumeAll();
 8006448:	f000 fb04 	bl	8006a54 <xTaskResumeAll>
 800644c:	e7d6      	b.n	80063fc <xQueueGenericReceive+0x158>
	taskENTER_CRITICAL();
 800644e:	f7ff fb29 	bl	8005aa4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006452:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8006456:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006458:	2d00      	cmp	r5, #0
 800645a:	dd16      	ble.n	800648a <xQueueGenericReceive+0x1e6>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800645c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800645e:	b1a3      	cbz	r3, 800648a <xQueueGenericReceive+0x1e6>
 8006460:	f104 0a24 	add.w	sl, r4, #36	; 0x24
 8006464:	e005      	b.n	8006472 <xQueueGenericReceive+0x1ce>
 8006466:	3d01      	subs	r5, #1
 8006468:	b2eb      	uxtb	r3, r5
 800646a:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800646c:	b16b      	cbz	r3, 800648a <xQueueGenericReceive+0x1e6>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800646e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006470:	b15b      	cbz	r3, 800648a <xQueueGenericReceive+0x1e6>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006472:	4650      	mov	r0, sl
 8006474:	f000 fc80 	bl	8006d78 <xTaskRemoveFromEventList>
 8006478:	2800      	cmp	r0, #0
 800647a:	d0f4      	beq.n	8006466 <xQueueGenericReceive+0x1c2>
 800647c:	3d01      	subs	r5, #1
						vTaskMissedYield();
 800647e:	f000 fd23 	bl	8006ec8 <vTaskMissedYield>
 8006482:	b2eb      	uxtb	r3, r5
 8006484:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006486:	2b00      	cmp	r3, #0
 8006488:	d1f1      	bne.n	800646e <xQueueGenericReceive+0x1ca>
		pxQueue->cTxLock = queueUNLOCKED;
 800648a:	23ff      	movs	r3, #255	; 0xff
 800648c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8006490:	f7ff fb2e 	bl	8005af0 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006494:	f7ff fb06 	bl	8005aa4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8006498:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800649c:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800649e:	2d00      	cmp	r5, #0
 80064a0:	dd16      	ble.n	80064d0 <xQueueGenericReceive+0x22c>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064a2:	6923      	ldr	r3, [r4, #16]
 80064a4:	b1a3      	cbz	r3, 80064d0 <xQueueGenericReceive+0x22c>
 80064a6:	f104 0a10 	add.w	sl, r4, #16
 80064aa:	e005      	b.n	80064b8 <xQueueGenericReceive+0x214>
 80064ac:	3d01      	subs	r5, #1
 80064ae:	b2eb      	uxtb	r3, r5
 80064b0:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80064b2:	b16b      	cbz	r3, 80064d0 <xQueueGenericReceive+0x22c>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064b4:	6923      	ldr	r3, [r4, #16]
 80064b6:	b15b      	cbz	r3, 80064d0 <xQueueGenericReceive+0x22c>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064b8:	4650      	mov	r0, sl
 80064ba:	f000 fc5d 	bl	8006d78 <xTaskRemoveFromEventList>
 80064be:	2800      	cmp	r0, #0
 80064c0:	d0f4      	beq.n	80064ac <xQueueGenericReceive+0x208>
 80064c2:	3d01      	subs	r5, #1
					vTaskMissedYield();
 80064c4:	f000 fd00 	bl	8006ec8 <vTaskMissedYield>
 80064c8:	b2eb      	uxtb	r3, r5
 80064ca:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d1f1      	bne.n	80064b4 <xQueueGenericReceive+0x210>
		pxQueue->cRxLock = queueUNLOCKED;
 80064d0:	23ff      	movs	r3, #255	; 0xff
 80064d2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 80064d6:	f7ff fb0b 	bl	8005af0 <vPortExitCritical>
			( void ) xTaskResumeAll();
 80064da:	f000 fabb 	bl	8006a54 <xTaskResumeAll>
	taskENTER_CRITICAL();
 80064de:	f7ff fae1 	bl	8005aa4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80064e2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80064e4:	b1b3      	cbz	r3, 8006514 <xQueueGenericReceive+0x270>
	taskEXIT_CRITICAL();
 80064e6:	f7ff fb03 	bl	8005af0 <vPortExitCritical>
 80064ea:	2501      	movs	r5, #1
 80064ec:	e786      	b.n	80063fc <xQueueGenericReceive+0x158>
 80064ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064f2:	b672      	cpsid	i
 80064f4:	f383 8811 	msr	BASEPRI, r3
 80064f8:	f3bf 8f6f 	isb	sy
 80064fc:	f3bf 8f4f 	dsb	sy
 8006500:	b662      	cpsie	i
 8006502:	e7fe      	b.n	8006502 <xQueueGenericReceive+0x25e>
						taskENTER_CRITICAL();
 8006504:	f7ff face 	bl	8005aa4 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8006508:	6860      	ldr	r0, [r4, #4]
 800650a:	f000 fcf3 	bl	8006ef4 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 800650e:	f7ff faef 	bl	8005af0 <vPortExitCritical>
 8006512:	e71f      	b.n	8006354 <xQueueGenericReceive+0xb0>
					taskEXIT_CRITICAL();
 8006514:	f7ff faec 	bl	8005af0 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8006518:	2000      	movs	r0, #0
}
 800651a:	b004      	add	sp, #16
 800651c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006520:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8006522:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006524:	2b00      	cmp	r3, #0
 8006526:	d085      	beq.n	8006434 <xQueueGenericReceive+0x190>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006528:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800652c:	f000 fc24 	bl	8006d78 <xTaskRemoveFromEventList>
 8006530:	2800      	cmp	r0, #0
 8006532:	f43f af7f 	beq.w	8006434 <xQueueGenericReceive+0x190>
							queueYIELD_IF_USING_PREEMPTION();
 8006536:	4b0f      	ldr	r3, [pc, #60]	; (8006574 <xQueueGenericReceive+0x2d0>)
 8006538:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800653c:	601a      	str	r2, [r3, #0]
 800653e:	f3bf 8f4f 	dsb	sy
 8006542:	f3bf 8f6f 	isb	sy
 8006546:	e775      	b.n	8006434 <xQueueGenericReceive+0x190>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006548:	f104 0010 	add.w	r0, r4, #16
 800654c:	f000 fc14 	bl	8006d78 <xTaskRemoveFromEventList>
 8006550:	2800      	cmp	r0, #0
 8006552:	d1f0      	bne.n	8006536 <xQueueGenericReceive+0x292>
 8006554:	e76e      	b.n	8006434 <xQueueGenericReceive+0x190>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006556:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8006558:	2a00      	cmp	r2, #0
 800655a:	f43f aead 	beq.w	80062b8 <xQueueGenericReceive+0x14>
 800655e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006562:	b672      	cpsid	i
 8006564:	f383 8811 	msr	BASEPRI, r3
 8006568:	f3bf 8f6f 	isb	sy
 800656c:	f3bf 8f4f 	dsb	sy
 8006570:	b662      	cpsie	i
 8006572:	e7fe      	b.n	8006572 <xQueueGenericReceive+0x2ce>
 8006574:	e000ed04 	.word	0xe000ed04

08006578 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800657a:	4b1b      	ldr	r3, [pc, #108]	; (80065e8 <prvAddCurrentTaskToDelayedList+0x70>)
{
 800657c:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800657e:	4d1b      	ldr	r5, [pc, #108]	; (80065ec <prvAddCurrentTaskToDelayedList+0x74>)
{
 8006580:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 8006582:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006584:	6828      	ldr	r0, [r5, #0]
 8006586:	3004      	adds	r0, #4
 8006588:	f7ff fa14 	bl	80059b4 <uxListRemove>
 800658c:	b940      	cbnz	r0, 80065a0 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800658e:	682b      	ldr	r3, [r5, #0]
 8006590:	2201      	movs	r2, #1
 8006592:	4917      	ldr	r1, [pc, #92]	; (80065f0 <prvAddCurrentTaskToDelayedList+0x78>)
 8006594:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8006596:	680b      	ldr	r3, [r1, #0]
 8006598:	4082      	lsls	r2, r0
 800659a:	ea23 0302 	bic.w	r3, r3, r2
 800659e:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80065a0:	1c63      	adds	r3, r4, #1
 80065a2:	d100      	bne.n	80065a6 <prvAddCurrentTaskToDelayedList+0x2e>
 80065a4:	b9c7      	cbnz	r7, 80065d8 <prvAddCurrentTaskToDelayedList+0x60>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 80065a6:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80065a8:	682b      	ldr	r3, [r5, #0]

			if( xTimeToWake < xConstTickCount )
 80065aa:	42a6      	cmp	r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80065ac:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80065ae:	d80b      	bhi.n	80065c8 <prvAddCurrentTaskToDelayedList+0x50>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065b0:	4b10      	ldr	r3, [pc, #64]	; (80065f4 <prvAddCurrentTaskToDelayedList+0x7c>)
 80065b2:	6818      	ldr	r0, [r3, #0]
 80065b4:	6829      	ldr	r1, [r5, #0]
 80065b6:	3104      	adds	r1, #4
 80065b8:	f7ff f9e2 	bl	8005980 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 80065bc:	4b0e      	ldr	r3, [pc, #56]	; (80065f8 <prvAddCurrentTaskToDelayedList+0x80>)
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	4294      	cmp	r4, r2
 80065c2:	d200      	bcs.n	80065c6 <prvAddCurrentTaskToDelayedList+0x4e>
				{
					xNextTaskUnblockTime = xTimeToWake;
 80065c4:	601c      	str	r4, [r3, #0]
 80065c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065c8:	4b0c      	ldr	r3, [pc, #48]	; (80065fc <prvAddCurrentTaskToDelayedList+0x84>)
 80065ca:	6818      	ldr	r0, [r3, #0]
 80065cc:	6829      	ldr	r1, [r5, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80065ce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065d2:	3104      	adds	r1, #4
 80065d4:	f7ff b9d4 	b.w	8005980 <vListInsert>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065d8:	6829      	ldr	r1, [r5, #0]
 80065da:	4809      	ldr	r0, [pc, #36]	; (8006600 <prvAddCurrentTaskToDelayedList+0x88>)
 80065dc:	3104      	adds	r1, #4
}
 80065de:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065e2:	f7ff b9bd 	b.w	8005960 <vListInsertEnd>
 80065e6:	bf00      	nop
 80065e8:	20003dc0 	.word	0x20003dc0
 80065ec:	20003c9c 	.word	0x20003c9c
 80065f0:	20003d48 	.word	0x20003d48
 80065f4:	20003ca0 	.word	0x20003ca0
 80065f8:	20003d78 	.word	0x20003d78
 80065fc:	20003ca4 	.word	0x20003ca4
 8006600:	20003d98 	.word	0x20003d98

08006604 <xTaskCreate>:
	{
 8006604:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006608:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 800660c:	4680      	mov	r8, r0
 800660e:	460d      	mov	r5, r1
 8006610:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006612:	4650      	mov	r0, sl
	{
 8006614:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006616:	f7ff f8b9 	bl	800578c <pvPortMalloc>
			if( pxStack != NULL )
 800661a:	2800      	cmp	r0, #0
 800661c:	f000 80cc 	beq.w	80067b8 <xTaskCreate+0x1b4>
 8006620:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006622:	2054      	movs	r0, #84	; 0x54
 8006624:	f7ff f8b2 	bl	800578c <pvPortMalloc>
				if( pxNewTCB != NULL )
 8006628:	4604      	mov	r4, r0
 800662a:	2800      	cmp	r0, #0
 800662c:	f000 80d1 	beq.w	80067d2 <xTaskCreate+0x1ce>
					pxNewTCB->pxStack = pxStack;
 8006630:	6306      	str	r6, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006632:	f1aa 0a04 	sub.w	sl, sl, #4
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006636:	782b      	ldrb	r3, [r5, #0]
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006638:	4456      	add	r6, sl
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800663a:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
 800663e:	782b      	ldrb	r3, [r5, #0]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8006640:	f026 0607 	bic.w	r6, r6, #7
		if( pcName[ x ] == 0x00 )
 8006644:	2b00      	cmp	r3, #0
 8006646:	d047      	beq.n	80066d8 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006648:	786b      	ldrb	r3, [r5, #1]
 800664a:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
		if( pcName[ x ] == 0x00 )
 800664e:	786b      	ldrb	r3, [r5, #1]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d041      	beq.n	80066d8 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006654:	78ab      	ldrb	r3, [r5, #2]
 8006656:	f880 3036 	strb.w	r3, [r0, #54]	; 0x36
		if( pcName[ x ] == 0x00 )
 800665a:	78ab      	ldrb	r3, [r5, #2]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d03b      	beq.n	80066d8 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006660:	78eb      	ldrb	r3, [r5, #3]
 8006662:	f880 3037 	strb.w	r3, [r0, #55]	; 0x37
		if( pcName[ x ] == 0x00 )
 8006666:	78eb      	ldrb	r3, [r5, #3]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d035      	beq.n	80066d8 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800666c:	792b      	ldrb	r3, [r5, #4]
 800666e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
		if( pcName[ x ] == 0x00 )
 8006672:	792b      	ldrb	r3, [r5, #4]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d02f      	beq.n	80066d8 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006678:	796b      	ldrb	r3, [r5, #5]
 800667a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
		if( pcName[ x ] == 0x00 )
 800667e:	796b      	ldrb	r3, [r5, #5]
 8006680:	b353      	cbz	r3, 80066d8 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006682:	79ab      	ldrb	r3, [r5, #6]
 8006684:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
		if( pcName[ x ] == 0x00 )
 8006688:	79ab      	ldrb	r3, [r5, #6]
 800668a:	b32b      	cbz	r3, 80066d8 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800668c:	79eb      	ldrb	r3, [r5, #7]
 800668e:	f880 303b 	strb.w	r3, [r0, #59]	; 0x3b
		if( pcName[ x ] == 0x00 )
 8006692:	79eb      	ldrb	r3, [r5, #7]
 8006694:	b303      	cbz	r3, 80066d8 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006696:	7a2b      	ldrb	r3, [r5, #8]
 8006698:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
		if( pcName[ x ] == 0x00 )
 800669c:	7a2b      	ldrb	r3, [r5, #8]
 800669e:	b1db      	cbz	r3, 80066d8 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80066a0:	7a6b      	ldrb	r3, [r5, #9]
 80066a2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
		if( pcName[ x ] == 0x00 )
 80066a6:	7a6b      	ldrb	r3, [r5, #9]
 80066a8:	b1b3      	cbz	r3, 80066d8 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80066aa:	7aab      	ldrb	r3, [r5, #10]
 80066ac:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
		if( pcName[ x ] == 0x00 )
 80066b0:	7aab      	ldrb	r3, [r5, #10]
 80066b2:	b18b      	cbz	r3, 80066d8 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80066b4:	7aeb      	ldrb	r3, [r5, #11]
 80066b6:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
		if( pcName[ x ] == 0x00 )
 80066ba:	7aeb      	ldrb	r3, [r5, #11]
 80066bc:	b163      	cbz	r3, 80066d8 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80066be:	7b2b      	ldrb	r3, [r5, #12]
 80066c0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
		if( pcName[ x ] == 0x00 )
 80066c4:	7b2b      	ldrb	r3, [r5, #12]
 80066c6:	b13b      	cbz	r3, 80066d8 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80066c8:	7b6b      	ldrb	r3, [r5, #13]
 80066ca:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
		if( pcName[ x ] == 0x00 )
 80066ce:	7b6b      	ldrb	r3, [r5, #13]
 80066d0:	b113      	cbz	r3, 80066d8 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80066d2:	7bab      	ldrb	r3, [r5, #14]
 80066d4:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 80066d8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80066da:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80066de:	f104 0a04 	add.w	sl, r4, #4
 80066e2:	2d06      	cmp	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80066e4:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80066e8:	4650      	mov	r0, sl
		pxNewTCB->uxMutexesHeld = 0;
 80066ea:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
 80066ee:	bf28      	it	cs
 80066f0:	2506      	movcs	r5, #6
	pxNewTCB->uxPriority = uxPriority;
 80066f2:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80066f4:	6465      	str	r5, [r4, #68]	; 0x44
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066f6:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80066fa:	f7ff f92d 	bl	8005958 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80066fe:	f104 0018 	add.w	r0, r4, #24
 8006702:	f7ff f929 	bl	8005958 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8006706:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800670a:	464a      	mov	r2, r9
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800670c:	61a5      	str	r5, [r4, #24]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800670e:	4641      	mov	r1, r8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006710:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006714:	4630      	mov	r0, r6
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006716:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006718:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800671a:	f7ff f995 	bl	8005a48 <pxPortInitialiseStack>
 800671e:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8006720:	b107      	cbz	r7, 8006724 <xTaskCreate+0x120>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006722:	603c      	str	r4, [r7, #0]
	taskENTER_CRITICAL();
 8006724:	f7ff f9be 	bl	8005aa4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8006728:	4a40      	ldr	r2, [pc, #256]	; (800682c <xTaskCreate+0x228>)
		if( pxCurrentTCB == NULL )
 800672a:	4e41      	ldr	r6, [pc, #260]	; (8006830 <xTaskCreate+0x22c>)
		uxCurrentNumberOfTasks++;
 800672c:	6813      	ldr	r3, [r2, #0]
 800672e:	3301      	adds	r3, #1
 8006730:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006732:	6833      	ldr	r3, [r6, #0]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d043      	beq.n	80067c0 <xTaskCreate+0x1bc>
			if( xSchedulerRunning == pdFALSE )
 8006738:	4f3e      	ldr	r7, [pc, #248]	; (8006834 <xTaskCreate+0x230>)
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	b383      	cbz	r3, 80067a0 <xTaskCreate+0x19c>
 800673e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006740:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8006854 <xTaskCreate+0x250>
		uxTaskNumber++;
 8006744:	f8df c110 	ldr.w	ip, [pc, #272]	; 8006858 <xTaskCreate+0x254>
		prvAddTaskToReadyList( pxNewTCB );
 8006748:	f04f 0b01 	mov.w	fp, #1
 800674c:	f8df e10c 	ldr.w	lr, [pc, #268]	; 800685c <xTaskCreate+0x258>
 8006750:	4651      	mov	r1, sl
		uxTaskNumber++;
 8006752:	f8dc 5000 	ldr.w	r5, [ip]
		prvAddTaskToReadyList( pxNewTCB );
 8006756:	fa0b f203 	lsl.w	r2, fp, r3
 800675a:	f8de 0000 	ldr.w	r0, [lr]
 800675e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
		uxTaskNumber++;
 8006762:	eb05 090b 	add.w	r9, r5, fp
		prvAddTaskToReadyList( pxNewTCB );
 8006766:	4302      	orrs	r2, r0
 8006768:	eb08 0083 	add.w	r0, r8, r3, lsl #2
		uxTaskNumber++;
 800676c:	f8cc 9000 	str.w	r9, [ip]
		prvAddTaskToReadyList( pxNewTCB );
 8006770:	f8ce 2000 	str.w	r2, [lr]
 8006774:	f7ff f8f4 	bl	8005960 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8006778:	f7ff f9ba 	bl	8005af0 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	b1c3      	cbz	r3, 80067b2 <xTaskCreate+0x1ae>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006780:	6832      	ldr	r2, [r6, #0]
 8006782:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006784:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006786:	429a      	cmp	r2, r3
 8006788:	d213      	bcs.n	80067b2 <xTaskCreate+0x1ae>
			taskYIELD_IF_USING_PREEMPTION();
 800678a:	4b2b      	ldr	r3, [pc, #172]	; (8006838 <xTaskCreate+0x234>)
 800678c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006790:	601a      	str	r2, [r3, #0]
 8006792:	f3bf 8f4f 	dsb	sy
 8006796:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
 800679a:	4658      	mov	r0, fp
 800679c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80067a0:	6832      	ldr	r2, [r6, #0]
 80067a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80067a4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80067a6:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 8006854 <xTaskCreate+0x250>
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d8ca      	bhi.n	8006744 <xTaskCreate+0x140>
					pxCurrentTCB = pxNewTCB;
 80067ae:	6034      	str	r4, [r6, #0]
 80067b0:	e7c8      	b.n	8006744 <xTaskCreate+0x140>
			xReturn = pdPASS;
 80067b2:	4658      	mov	r0, fp
	}
 80067b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80067b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80067bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			pxCurrentTCB = pxNewTCB;
 80067c0:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80067c2:	6813      	ldr	r3, [r2, #0]
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d00b      	beq.n	80067e0 <xTaskCreate+0x1dc>
 80067c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80067ca:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8006854 <xTaskCreate+0x250>
 80067ce:	4f19      	ldr	r7, [pc, #100]	; (8006834 <xTaskCreate+0x230>)
 80067d0:	e7b8      	b.n	8006744 <xTaskCreate+0x140>
					vPortFree( pxStack );
 80067d2:	4630      	mov	r0, r6
 80067d4:	f7ff f878 	bl	80058c8 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80067d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80067dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067e0:	f8df 8070 	ldr.w	r8, [pc, #112]	; 8006854 <xTaskCreate+0x250>
 80067e4:	4645      	mov	r5, r8
 80067e6:	f108 078c 	add.w	r7, r8, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80067ea:	4628      	mov	r0, r5
 80067ec:	3514      	adds	r5, #20
 80067ee:	f7ff f8a7 	bl	8005940 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80067f2:	42bd      	cmp	r5, r7
 80067f4:	d1f9      	bne.n	80067ea <xTaskCreate+0x1e6>
	vListInitialise( &xDelayedTaskList1 );
 80067f6:	f8df 9068 	ldr.w	r9, [pc, #104]	; 8006860 <xTaskCreate+0x25c>
	vListInitialise( &xDelayedTaskList2 );
 80067fa:	4d10      	ldr	r5, [pc, #64]	; (800683c <xTaskCreate+0x238>)
	vListInitialise( &xDelayedTaskList1 );
 80067fc:	4648      	mov	r0, r9
 80067fe:	4f0d      	ldr	r7, [pc, #52]	; (8006834 <xTaskCreate+0x230>)
 8006800:	f7ff f89e 	bl	8005940 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006804:	4628      	mov	r0, r5
 8006806:	f7ff f89b 	bl	8005940 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800680a:	480d      	ldr	r0, [pc, #52]	; (8006840 <xTaskCreate+0x23c>)
 800680c:	f7ff f898 	bl	8005940 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8006810:	480c      	ldr	r0, [pc, #48]	; (8006844 <xTaskCreate+0x240>)
 8006812:	f7ff f895 	bl	8005940 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8006816:	480c      	ldr	r0, [pc, #48]	; (8006848 <xTaskCreate+0x244>)
 8006818:	f7ff f892 	bl	8005940 <vListInitialise>
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800681c:	4b0b      	ldr	r3, [pc, #44]	; (800684c <xTaskCreate+0x248>)
	pxDelayedTaskList = &xDelayedTaskList1;
 800681e:	4a0c      	ldr	r2, [pc, #48]	; (8006850 <xTaskCreate+0x24c>)
 8006820:	f8c2 9000 	str.w	r9, [r2]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006824:	601d      	str	r5, [r3, #0]
 8006826:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006828:	e78c      	b.n	8006744 <xTaskCreate+0x140>
 800682a:	bf00      	nop
 800682c:	20003d34 	.word	0x20003d34
 8006830:	20003c9c 	.word	0x20003c9c
 8006834:	20003d94 	.word	0x20003d94
 8006838:	e000ed04 	.word	0xe000ed04
 800683c:	20003d60 	.word	0x20003d60
 8006840:	20003d80 	.word	0x20003d80
 8006844:	20003dac 	.word	0x20003dac
 8006848:	20003d98 	.word	0x20003d98
 800684c:	20003ca4 	.word	0x20003ca4
 8006850:	20003ca0 	.word	0x20003ca0
 8006854:	20003ca8 	.word	0x20003ca8
 8006858:	20003d44 	.word	0x20003d44
 800685c:	20003d48 	.word	0x20003d48
 8006860:	20003d4c 	.word	0x20003d4c

08006864 <vTaskStartScheduler>:
{
 8006864:	b530      	push	{r4, r5, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8006866:	4b19      	ldr	r3, [pc, #100]	; (80068cc <vTaskStartScheduler+0x68>)
{
 8006868:	b083      	sub	sp, #12
		xReturn = xTaskCreate(	prvIdleTask,
 800686a:	2400      	movs	r4, #0
 800686c:	2280      	movs	r2, #128	; 0x80
 800686e:	9301      	str	r3, [sp, #4]
 8006870:	4917      	ldr	r1, [pc, #92]	; (80068d0 <vTaskStartScheduler+0x6c>)
 8006872:	4623      	mov	r3, r4
 8006874:	9400      	str	r4, [sp, #0]
 8006876:	4817      	ldr	r0, [pc, #92]	; (80068d4 <vTaskStartScheduler+0x70>)
 8006878:	f7ff fec4 	bl	8006604 <xTaskCreate>
	if( xReturn == pdPASS )
 800687c:	2801      	cmp	r0, #1
 800687e:	d00e      	beq.n	800689e <vTaskStartScheduler+0x3a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006880:	3001      	adds	r0, #1
 8006882:	d001      	beq.n	8006888 <vTaskStartScheduler+0x24>
}
 8006884:	b003      	add	sp, #12
 8006886:	bd30      	pop	{r4, r5, pc}
 8006888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800688c:	b672      	cpsid	i
 800688e:	f383 8811 	msr	BASEPRI, r3
 8006892:	f3bf 8f6f 	isb	sy
 8006896:	f3bf 8f4f 	dsb	sy
 800689a:	b662      	cpsie	i
 800689c:	e7fe      	b.n	800689c <vTaskStartScheduler+0x38>
 800689e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a2:	b672      	cpsid	i
 80068a4:	f383 8811 	msr	BASEPRI, r3
 80068a8:	f3bf 8f6f 	isb	sy
 80068ac:	f3bf 8f4f 	dsb	sy
 80068b0:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
 80068b2:	4909      	ldr	r1, [pc, #36]	; (80068d8 <vTaskStartScheduler+0x74>)
 80068b4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
		xSchedulerRunning = pdTRUE;
 80068b8:	4a08      	ldr	r2, [pc, #32]	; (80068dc <vTaskStartScheduler+0x78>)
		xTickCount = ( TickType_t ) 0U;
 80068ba:	4b09      	ldr	r3, [pc, #36]	; (80068e0 <vTaskStartScheduler+0x7c>)
		xNextTaskUnblockTime = portMAX_DELAY;
 80068bc:	600d      	str	r5, [r1, #0]
		xSchedulerRunning = pdTRUE;
 80068be:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) 0U;
 80068c0:	601c      	str	r4, [r3, #0]
}
 80068c2:	b003      	add	sp, #12
 80068c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		if( xPortStartScheduler() != pdFALSE )
 80068c8:	f7ff b98a 	b.w	8005be0 <xPortStartScheduler>
 80068cc:	20003d74 	.word	0x20003d74
 80068d0:	08007f00 	.word	0x08007f00
 80068d4:	08006bc5 	.word	0x08006bc5
 80068d8:	20003d78 	.word	0x20003d78
 80068dc:	20003d94 	.word	0x20003d94
 80068e0:	20003dc0 	.word	0x20003dc0

080068e4 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80068e4:	4a02      	ldr	r2, [pc, #8]	; (80068f0 <vTaskSuspendAll+0xc>)
 80068e6:	6813      	ldr	r3, [r2, #0]
 80068e8:	3301      	adds	r3, #1
 80068ea:	6013      	str	r3, [r2, #0]
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop
 80068f0:	20003d40 	.word	0x20003d40

080068f4 <xTaskIncrementTick>:
{
 80068f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80068f8:	4b4b      	ldr	r3, [pc, #300]	; (8006a28 <xTaskIncrementTick+0x134>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d153      	bne.n	80069a8 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + 1;
 8006900:	4b4a      	ldr	r3, [pc, #296]	; (8006a2c <xTaskIncrementTick+0x138>)
 8006902:	681e      	ldr	r6, [r3, #0]
 8006904:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 8006906:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8006908:	2e00      	cmp	r6, #0
 800690a:	d05a      	beq.n	80069c2 <xTaskIncrementTick+0xce>
 800690c:	f8df b13c 	ldr.w	fp, [pc, #316]	; 8006a4c <xTaskIncrementTick+0x158>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006910:	f8db 2000 	ldr.w	r2, [fp]
 8006914:	2400      	movs	r4, #0
 8006916:	4296      	cmp	r6, r2
 8006918:	d362      	bcc.n	80069e0 <xTaskIncrementTick+0xec>
 800691a:	4d45      	ldr	r5, [pc, #276]	; (8006a30 <xTaskIncrementTick+0x13c>)
 800691c:	4f45      	ldr	r7, [pc, #276]	; (8006a34 <xTaskIncrementTick+0x140>)
 800691e:	f8df 8130 	ldr.w	r8, [pc, #304]	; 8006a50 <xTaskIncrementTick+0x15c>
 8006922:	e02e      	b.n	8006982 <xTaskIncrementTick+0x8e>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006924:	682a      	ldr	r2, [r5, #0]
 8006926:	68d2      	ldr	r2, [r2, #12]
 8006928:	f8d2 900c 	ldr.w	r9, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800692c:	f8d9 1004 	ldr.w	r1, [r9, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006930:	f109 0a04 	add.w	sl, r9, #4
					if( xConstTickCount < xItemValue )
 8006934:	428e      	cmp	r6, r1
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006936:	4650      	mov	r0, sl
					if( xConstTickCount < xItemValue )
 8006938:	d36b      	bcc.n	8006a12 <xTaskIncrementTick+0x11e>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800693a:	f7ff f83b 	bl	80059b4 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800693e:	f8d9 1028 	ldr.w	r1, [r9, #40]	; 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006942:	f109 0018 	add.w	r0, r9, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006946:	b109      	cbz	r1, 800694c <xTaskIncrementTick+0x58>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006948:	f7ff f834 	bl	80059b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800694c:	f8d9 002c 	ldr.w	r0, [r9, #44]	; 0x2c
 8006950:	2201      	movs	r2, #1
 8006952:	4b39      	ldr	r3, [pc, #228]	; (8006a38 <xTaskIncrementTick+0x144>)
 8006954:	4651      	mov	r1, sl
 8006956:	fa02 fe00 	lsl.w	lr, r2, r0
 800695a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8006964:	ea4e 0e03 	orr.w	lr, lr, r3
 8006968:	4b33      	ldr	r3, [pc, #204]	; (8006a38 <xTaskIncrementTick+0x144>)
 800696a:	f8c3 e000 	str.w	lr, [r3]
 800696e:	f7fe fff7 	bl	8005960 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006972:	f8d8 0000 	ldr.w	r0, [r8]
 8006976:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 800697a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 800697c:	4291      	cmp	r1, r2
 800697e:	bf28      	it	cs
 8006980:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006982:	682a      	ldr	r2, [r5, #0]
 8006984:	6812      	ldr	r2, [r2, #0]
 8006986:	2a00      	cmp	r2, #0
 8006988:	d1cc      	bne.n	8006924 <xTaskIncrementTick+0x30>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800698a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800698e:	f8cb 2000 	str.w	r2, [fp]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006992:	f8d8 3000 	ldr.w	r3, [r8]
 8006996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006998:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800699c:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
				xSwitchRequired = pdTRUE;
 80069a0:	2b02      	cmp	r3, #2
 80069a2:	bf28      	it	cs
 80069a4:	2401      	movcs	r4, #1
 80069a6:	e004      	b.n	80069b2 <xTaskIncrementTick+0xbe>
		++uxPendedTicks;
 80069a8:	4a24      	ldr	r2, [pc, #144]	; (8006a3c <xTaskIncrementTick+0x148>)
BaseType_t xSwitchRequired = pdFALSE;
 80069aa:	2400      	movs	r4, #0
		++uxPendedTicks;
 80069ac:	6813      	ldr	r3, [r2, #0]
 80069ae:	3301      	adds	r3, #1
 80069b0:	6013      	str	r3, [r2, #0]
		if( xYieldPending != pdFALSE )
 80069b2:	4b23      	ldr	r3, [pc, #140]	; (8006a40 <xTaskIncrementTick+0x14c>)
 80069b4:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	bf18      	it	ne
 80069ba:	2401      	movne	r4, #1
}
 80069bc:	4620      	mov	r0, r4
 80069be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 80069c2:	4d1b      	ldr	r5, [pc, #108]	; (8006a30 <xTaskIncrementTick+0x13c>)
 80069c4:	682b      	ldr	r3, [r5, #0]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	b173      	cbz	r3, 80069e8 <xTaskIncrementTick+0xf4>
 80069ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ce:	b672      	cpsid	i
 80069d0:	f383 8811 	msr	BASEPRI, r3
 80069d4:	f3bf 8f6f 	isb	sy
 80069d8:	f3bf 8f4f 	dsb	sy
 80069dc:	b662      	cpsie	i
 80069de:	e7fe      	b.n	80069de <xTaskIncrementTick+0xea>
 80069e0:	4f14      	ldr	r7, [pc, #80]	; (8006a34 <xTaskIncrementTick+0x140>)
 80069e2:	f8df 806c 	ldr.w	r8, [pc, #108]	; 8006a50 <xTaskIncrementTick+0x15c>
 80069e6:	e7d4      	b.n	8006992 <xTaskIncrementTick+0x9e>
 80069e8:	4b16      	ldr	r3, [pc, #88]	; (8006a44 <xTaskIncrementTick+0x150>)
 80069ea:	6829      	ldr	r1, [r5, #0]
 80069ec:	4a16      	ldr	r2, [pc, #88]	; (8006a48 <xTaskIncrementTick+0x154>)
 80069ee:	6818      	ldr	r0, [r3, #0]
 80069f0:	6028      	str	r0, [r5, #0]
 80069f2:	6019      	str	r1, [r3, #0]
 80069f4:	6813      	ldr	r3, [r2, #0]
 80069f6:	3301      	adds	r3, #1
 80069f8:	6013      	str	r3, [r2, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80069fa:	682b      	ldr	r3, [r5, #0]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	b15b      	cbz	r3, 8006a18 <xTaskIncrementTick+0x124>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006a00:	682a      	ldr	r2, [r5, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006a02:	f8df b048 	ldr.w	fp, [pc, #72]	; 8006a4c <xTaskIncrementTick+0x158>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006a06:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006a08:	68d2      	ldr	r2, [r2, #12]
 8006a0a:	6852      	ldr	r2, [r2, #4]
 8006a0c:	f8cb 2000 	str.w	r2, [fp]
 8006a10:	e77e      	b.n	8006910 <xTaskIncrementTick+0x1c>
						xNextTaskUnblockTime = xItemValue;
 8006a12:	f8cb 1000 	str.w	r1, [fp]
						break;
 8006a16:	e7bc      	b.n	8006992 <xTaskIncrementTick+0x9e>
		xNextTaskUnblockTime = portMAX_DELAY;
 8006a18:	f8df b030 	ldr.w	fp, [pc, #48]	; 8006a4c <xTaskIncrementTick+0x158>
 8006a1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a20:	f8cb 2000 	str.w	r2, [fp]
 8006a24:	e774      	b.n	8006910 <xTaskIncrementTick+0x1c>
 8006a26:	bf00      	nop
 8006a28:	20003d40 	.word	0x20003d40
 8006a2c:	20003dc0 	.word	0x20003dc0
 8006a30:	20003ca0 	.word	0x20003ca0
 8006a34:	20003ca8 	.word	0x20003ca8
 8006a38:	20003d48 	.word	0x20003d48
 8006a3c:	20003d3c 	.word	0x20003d3c
 8006a40:	20003dc4 	.word	0x20003dc4
 8006a44:	20003ca4 	.word	0x20003ca4
 8006a48:	20003d7c 	.word	0x20003d7c
 8006a4c:	20003d78 	.word	0x20003d78
 8006a50:	20003c9c 	.word	0x20003c9c

08006a54 <xTaskResumeAll>:
{
 8006a54:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	configASSERT( uxSchedulerSuspended );
 8006a58:	4c3b      	ldr	r4, [pc, #236]	; (8006b48 <xTaskResumeAll+0xf4>)
 8006a5a:	6823      	ldr	r3, [r4, #0]
 8006a5c:	b953      	cbnz	r3, 8006a74 <xTaskResumeAll+0x20>
 8006a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a62:	b672      	cpsid	i
 8006a64:	f383 8811 	msr	BASEPRI, r3
 8006a68:	f3bf 8f6f 	isb	sy
 8006a6c:	f3bf 8f4f 	dsb	sy
 8006a70:	b662      	cpsie	i
 8006a72:	e7fe      	b.n	8006a72 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
 8006a74:	f7ff f816 	bl	8005aa4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8006a78:	6823      	ldr	r3, [r4, #0]
 8006a7a:	3b01      	subs	r3, #1
 8006a7c:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a7e:	6824      	ldr	r4, [r4, #0]
 8006a80:	2c00      	cmp	r4, #0
 8006a82:	d153      	bne.n	8006b2c <xTaskResumeAll+0xd8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006a84:	4b31      	ldr	r3, [pc, #196]	; (8006b4c <xTaskResumeAll+0xf8>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d04f      	beq.n	8006b2c <xTaskResumeAll+0xd8>
 8006a8c:	4d30      	ldr	r5, [pc, #192]	; (8006b50 <xTaskResumeAll+0xfc>)
 8006a8e:	4f31      	ldr	r7, [pc, #196]	; (8006b54 <xTaskResumeAll+0x100>)
					prvAddTaskToReadyList( pxTCB );
 8006a90:	4e31      	ldr	r6, [pc, #196]	; (8006b58 <xTaskResumeAll+0x104>)
 8006a92:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 8006b6c <xTaskResumeAll+0x118>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a96:	f8df b0d8 	ldr.w	fp, [pc, #216]	; 8006b70 <xTaskResumeAll+0x11c>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006a9a:	683b      	ldr	r3, [r7, #0]
					prvAddTaskToReadyList( pxTCB );
 8006a9c:	f04f 0801 	mov.w	r8, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006aa0:	b323      	cbz	r3, 8006aec <xTaskResumeAll+0x98>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006aa6:	f104 0a04 	add.w	sl, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006aaa:	f104 0018 	add.w	r0, r4, #24
 8006aae:	f7fe ff81 	bl	80059b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ab2:	4650      	mov	r0, sl
 8006ab4:	f7fe ff7e 	bl	80059b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006ab8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8006aba:	6832      	ldr	r2, [r6, #0]
 8006abc:	4651      	mov	r1, sl
 8006abe:	fa08 f300 	lsl.w	r3, r8, r0
 8006ac2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8006acc:	6033      	str	r3, [r6, #0]
 8006ace:	f7fe ff47 	bl	8005960 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ad2:	f8db 3000 	ldr.w	r3, [fp]
 8006ad6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006ad8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d3dd      	bcc.n	8006a9a <xTaskResumeAll+0x46>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ade:	683b      	ldr	r3, [r7, #0]
						xYieldPending = pdTRUE;
 8006ae0:	f8c5 8000 	str.w	r8, [r5]
					prvAddTaskToReadyList( pxTCB );
 8006ae4:	f04f 0801 	mov.w	r8, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d1da      	bne.n	8006aa2 <xTaskResumeAll+0x4e>
				if( pxTCB != NULL )
 8006aec:	b13c      	cbz	r4, 8006afe <xTaskResumeAll+0xaa>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006aee:	4b1b      	ldr	r3, [pc, #108]	; (8006b5c <xTaskResumeAll+0x108>)
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	6812      	ldr	r2, [r2, #0]
 8006af4:	bb02      	cbnz	r2, 8006b38 <xTaskResumeAll+0xe4>
		xNextTaskUnblockTime = portMAX_DELAY;
 8006af6:	4b1a      	ldr	r3, [pc, #104]	; (8006b60 <xTaskResumeAll+0x10c>)
 8006af8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006afc:	601a      	str	r2, [r3, #0]
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006afe:	4e19      	ldr	r6, [pc, #100]	; (8006b64 <xTaskResumeAll+0x110>)
 8006b00:	6834      	ldr	r4, [r6, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006b02:	b13c      	cbz	r4, 8006b14 <xTaskResumeAll+0xc0>
								xYieldPending = pdTRUE;
 8006b04:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8006b06:	f7ff fef5 	bl	80068f4 <xTaskIncrementTick>
 8006b0a:	b100      	cbz	r0, 8006b0e <xTaskResumeAll+0xba>
								xYieldPending = pdTRUE;
 8006b0c:	602f      	str	r7, [r5, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006b0e:	3c01      	subs	r4, #1
 8006b10:	d1f9      	bne.n	8006b06 <xTaskResumeAll+0xb2>
						uxPendedTicks = 0;
 8006b12:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 8006b14:	682b      	ldr	r3, [r5, #0]
 8006b16:	b14b      	cbz	r3, 8006b2c <xTaskResumeAll+0xd8>
					taskYIELD_IF_USING_PREEMPTION();
 8006b18:	4b13      	ldr	r3, [pc, #76]	; (8006b68 <xTaskResumeAll+0x114>)
 8006b1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b1e:	601a      	str	r2, [r3, #0]
 8006b20:	f3bf 8f4f 	dsb	sy
 8006b24:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8006b28:	2401      	movs	r4, #1
 8006b2a:	e000      	b.n	8006b2e <xTaskResumeAll+0xda>
BaseType_t xAlreadyYielded = pdFALSE;
 8006b2c:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8006b2e:	f7fe ffdf 	bl	8005af0 <vPortExitCritical>
}
 8006b32:	4620      	mov	r0, r4
 8006b34:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006b38:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006b3a:	4b09      	ldr	r3, [pc, #36]	; (8006b60 <xTaskResumeAll+0x10c>)
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006b3c:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006b3e:	68d2      	ldr	r2, [r2, #12]
 8006b40:	6852      	ldr	r2, [r2, #4]
 8006b42:	601a      	str	r2, [r3, #0]
 8006b44:	e7db      	b.n	8006afe <xTaskResumeAll+0xaa>
 8006b46:	bf00      	nop
 8006b48:	20003d40 	.word	0x20003d40
 8006b4c:	20003d34 	.word	0x20003d34
 8006b50:	20003dc4 	.word	0x20003dc4
 8006b54:	20003d80 	.word	0x20003d80
 8006b58:	20003d48 	.word	0x20003d48
 8006b5c:	20003ca0 	.word	0x20003ca0
 8006b60:	20003d78 	.word	0x20003d78
 8006b64:	20003d3c 	.word	0x20003d3c
 8006b68:	e000ed04 	.word	0xe000ed04
 8006b6c:	20003ca8 	.word	0x20003ca8
 8006b70:	20003c9c 	.word	0x20003c9c

08006b74 <vTaskDelay>:
	{
 8006b74:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006b76:	b168      	cbz	r0, 8006b94 <vTaskDelay+0x20>
			configASSERT( uxSchedulerSuspended == 0 );
 8006b78:	4b10      	ldr	r3, [pc, #64]	; (8006bbc <vTaskDelay+0x48>)
 8006b7a:	6819      	ldr	r1, [r3, #0]
 8006b7c:	b199      	cbz	r1, 8006ba6 <vTaskDelay+0x32>
 8006b7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b82:	b672      	cpsid	i
 8006b84:	f383 8811 	msr	BASEPRI, r3
 8006b88:	f3bf 8f6f 	isb	sy
 8006b8c:	f3bf 8f4f 	dsb	sy
 8006b90:	b662      	cpsie	i
 8006b92:	e7fe      	b.n	8006b92 <vTaskDelay+0x1e>
			portYIELD_WITHIN_API();
 8006b94:	4b0a      	ldr	r3, [pc, #40]	; (8006bc0 <vTaskDelay+0x4c>)
 8006b96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b9a:	601a      	str	r2, [r3, #0]
 8006b9c:	f3bf 8f4f 	dsb	sy
 8006ba0:	f3bf 8f6f 	isb	sy
 8006ba4:	bd08      	pop	{r3, pc}
	++uxSchedulerSuspended;
 8006ba6:	681a      	ldr	r2, [r3, #0]
 8006ba8:	3201      	adds	r2, #1
 8006baa:	601a      	str	r2, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006bac:	f7ff fce4 	bl	8006578 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8006bb0:	f7ff ff50 	bl	8006a54 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8006bb4:	2800      	cmp	r0, #0
 8006bb6:	d0ed      	beq.n	8006b94 <vTaskDelay+0x20>
 8006bb8:	bd08      	pop	{r3, pc}
 8006bba:	bf00      	nop
 8006bbc:	20003d40 	.word	0x20003d40
 8006bc0:	e000ed04 	.word	0xe000ed04

08006bc4 <prvIdleTask>:
{
 8006bc4:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
 8006bc8:	4c1c      	ldr	r4, [pc, #112]	; (8006c3c <prvIdleTask+0x78>)
				taskYIELD();
 8006bca:	f04f 5a80 	mov.w	sl, #268435456	; 0x10000000
 8006bce:	4e1c      	ldr	r6, [pc, #112]	; (8006c40 <prvIdleTask+0x7c>)
 8006bd0:	4d1c      	ldr	r5, [pc, #112]	; (8006c44 <prvIdleTask+0x80>)
 8006bd2:	f8df 8078 	ldr.w	r8, [pc, #120]	; 8006c4c <prvIdleTask+0x88>
 8006bd6:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8006c50 <prvIdleTask+0x8c>
 8006bda:	e006      	b.n	8006bea <prvIdleTask+0x26>
	++uxSchedulerSuspended;
 8006bdc:	6823      	ldr	r3, [r4, #0]
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8006bde:	6837      	ldr	r7, [r6, #0]
	++uxSchedulerSuspended;
 8006be0:	3301      	adds	r3, #1
 8006be2:	6023      	str	r3, [r4, #0]
			( void ) xTaskResumeAll();
 8006be4:	f7ff ff36 	bl	8006a54 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8006be8:	b96f      	cbnz	r7, 8006c06 <prvIdleTask+0x42>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006bea:	682b      	ldr	r3, [r5, #0]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d1f5      	bne.n	8006bdc <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006bf0:	f8d8 3000 	ldr.w	r3, [r8]
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d9f8      	bls.n	8006bea <prvIdleTask+0x26>
				taskYIELD();
 8006bf8:	f8c9 a000 	str.w	sl, [r9]
 8006bfc:	f3bf 8f4f 	dsb	sy
 8006c00:	f3bf 8f6f 	isb	sy
 8006c04:	e7f1      	b.n	8006bea <prvIdleTask+0x26>
				taskENTER_CRITICAL();
 8006c06:	f7fe ff4d 	bl	8005aa4 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006c0a:	68f3      	ldr	r3, [r6, #12]
 8006c0c:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c10:	f10b 0004 	add.w	r0, fp, #4
 8006c14:	f7fe fece 	bl	80059b4 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8006c18:	4b0b      	ldr	r3, [pc, #44]	; (8006c48 <prvIdleTask+0x84>)
 8006c1a:	4a0b      	ldr	r2, [pc, #44]	; (8006c48 <prvIdleTask+0x84>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	3b01      	subs	r3, #1
 8006c20:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8006c22:	682b      	ldr	r3, [r5, #0]
 8006c24:	3b01      	subs	r3, #1
 8006c26:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
 8006c28:	f7fe ff62 	bl	8005af0 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8006c2c:	f8db 0030 	ldr.w	r0, [fp, #48]	; 0x30
 8006c30:	f7fe fe4a 	bl	80058c8 <vPortFree>
			vPortFree( pxTCB );
 8006c34:	4658      	mov	r0, fp
 8006c36:	f7fe fe47 	bl	80058c8 <vPortFree>
 8006c3a:	e7d6      	b.n	8006bea <prvIdleTask+0x26>
 8006c3c:	20003d40 	.word	0x20003d40
 8006c40:	20003dac 	.word	0x20003dac
 8006c44:	20003d38 	.word	0x20003d38
 8006c48:	20003d34 	.word	0x20003d34
 8006c4c:	20003ca8 	.word	0x20003ca8
 8006c50:	e000ed04 	.word	0xe000ed04

08006c54 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006c54:	4b19      	ldr	r3, [pc, #100]	; (8006cbc <vTaskSwitchContext+0x68>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	bb2b      	cbnz	r3, 8006ca6 <vTaskSwitchContext+0x52>
		xYieldPending = pdFALSE;
 8006c5a:	4919      	ldr	r1, [pc, #100]	; (8006cc0 <vTaskSwitchContext+0x6c>)
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006c5c:	4a19      	ldr	r2, [pc, #100]	; (8006cc4 <vTaskSwitchContext+0x70>)
		xYieldPending = pdFALSE;
 8006c5e:	600b      	str	r3, [r1, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006c60:	6813      	ldr	r3, [r2, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8006c62:	fab3 f383 	clz	r3, r3
 8006c66:	b2db      	uxtb	r3, r3
 8006c68:	4a17      	ldr	r2, [pc, #92]	; (8006cc8 <vTaskSwitchContext+0x74>)
 8006c6a:	f1c3 031f 	rsb	r3, r3, #31
 8006c6e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	58d0      	ldr	r0, [r2, r3]
 8006c76:	18d1      	adds	r1, r2, r3
 8006c78:	b950      	cbnz	r0, 8006c90 <vTaskSwitchContext+0x3c>
	__asm volatile
 8006c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c7e:	b672      	cpsid	i
 8006c80:	f383 8811 	msr	BASEPRI, r3
 8006c84:	f3bf 8f6f 	isb	sy
 8006c88:	f3bf 8f4f 	dsb	sy
 8006c8c:	b662      	cpsie	i
 8006c8e:	e7fe      	b.n	8006c8e <vTaskSwitchContext+0x3a>
 8006c90:	3308      	adds	r3, #8
 8006c92:	6848      	ldr	r0, [r1, #4]
 8006c94:	441a      	add	r2, r3
 8006c96:	6843      	ldr	r3, [r0, #4]
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	604b      	str	r3, [r1, #4]
 8006c9c:	d007      	beq.n	8006cae <vTaskSwitchContext+0x5a>
 8006c9e:	68da      	ldr	r2, [r3, #12]
 8006ca0:	4b0a      	ldr	r3, [pc, #40]	; (8006ccc <vTaskSwitchContext+0x78>)
 8006ca2:	601a      	str	r2, [r3, #0]
 8006ca4:	4770      	bx	lr
		xYieldPending = pdTRUE;
 8006ca6:	4b06      	ldr	r3, [pc, #24]	; (8006cc0 <vTaskSwitchContext+0x6c>)
 8006ca8:	2201      	movs	r2, #1
 8006caa:	601a      	str	r2, [r3, #0]
 8006cac:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	604b      	str	r3, [r1, #4]
 8006cb2:	68da      	ldr	r2, [r3, #12]
 8006cb4:	4b05      	ldr	r3, [pc, #20]	; (8006ccc <vTaskSwitchContext+0x78>)
 8006cb6:	601a      	str	r2, [r3, #0]
 8006cb8:	4770      	bx	lr
 8006cba:	bf00      	nop
 8006cbc:	20003d40 	.word	0x20003d40
 8006cc0:	20003dc4 	.word	0x20003dc4
 8006cc4:	20003d48 	.word	0x20003d48
 8006cc8:	20003ca8 	.word	0x20003ca8
 8006ccc:	20003c9c 	.word	0x20003c9c

08006cd0 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8006cd0:	b348      	cbz	r0, 8006d26 <vTaskPlaceOnEventList+0x56>
{
 8006cd2:	b570      	push	{r4, r5, r6, lr}
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006cd4:	4d21      	ldr	r5, [pc, #132]	; (8006d5c <vTaskPlaceOnEventList+0x8c>)
 8006cd6:	460c      	mov	r4, r1
 8006cd8:	6829      	ldr	r1, [r5, #0]
 8006cda:	3118      	adds	r1, #24
 8006cdc:	f7fe fe50 	bl	8005980 <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 8006ce0:	4b1f      	ldr	r3, [pc, #124]	; (8006d60 <vTaskPlaceOnEventList+0x90>)
 8006ce2:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ce4:	6828      	ldr	r0, [r5, #0]
 8006ce6:	3004      	adds	r0, #4
 8006ce8:	f7fe fe64 	bl	80059b4 <uxListRemove>
 8006cec:	b940      	cbnz	r0, 8006d00 <vTaskPlaceOnEventList+0x30>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006cee:	682b      	ldr	r3, [r5, #0]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	491c      	ldr	r1, [pc, #112]	; (8006d64 <vTaskPlaceOnEventList+0x94>)
 8006cf4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8006cf6:	680b      	ldr	r3, [r1, #0]
 8006cf8:	4082      	lsls	r2, r0
 8006cfa:	ea23 0302 	bic.w	r3, r3, r2
 8006cfe:	600b      	str	r3, [r1, #0]
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006d00:	1c63      	adds	r3, r4, #1
 8006d02:	d01b      	beq.n	8006d3c <vTaskPlaceOnEventList+0x6c>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006d04:	4434      	add	r4, r6
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006d06:	682b      	ldr	r3, [r5, #0]
			if( xTimeToWake < xConstTickCount )
 8006d08:	42a6      	cmp	r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006d0a:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006d0c:	d81d      	bhi.n	8006d4a <vTaskPlaceOnEventList+0x7a>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d0e:	4b16      	ldr	r3, [pc, #88]	; (8006d68 <vTaskPlaceOnEventList+0x98>)
 8006d10:	6818      	ldr	r0, [r3, #0]
 8006d12:	6829      	ldr	r1, [r5, #0]
 8006d14:	3104      	adds	r1, #4
 8006d16:	f7fe fe33 	bl	8005980 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006d1a:	4b14      	ldr	r3, [pc, #80]	; (8006d6c <vTaskPlaceOnEventList+0x9c>)
 8006d1c:	681a      	ldr	r2, [r3, #0]
 8006d1e:	4294      	cmp	r4, r2
 8006d20:	d200      	bcs.n	8006d24 <vTaskPlaceOnEventList+0x54>
					xNextTaskUnblockTime = xTimeToWake;
 8006d22:	601c      	str	r4, [r3, #0]
 8006d24:	bd70      	pop	{r4, r5, r6, pc}
 8006d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d2a:	b672      	cpsid	i
 8006d2c:	f383 8811 	msr	BASEPRI, r3
 8006d30:	f3bf 8f6f 	isb	sy
 8006d34:	f3bf 8f4f 	dsb	sy
 8006d38:	b662      	cpsie	i
 8006d3a:	e7fe      	b.n	8006d3a <vTaskPlaceOnEventList+0x6a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d3c:	6829      	ldr	r1, [r5, #0]
 8006d3e:	480c      	ldr	r0, [pc, #48]	; (8006d70 <vTaskPlaceOnEventList+0xa0>)
 8006d40:	3104      	adds	r1, #4
}
 8006d42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d46:	f7fe be0b 	b.w	8005960 <vListInsertEnd>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d4a:	4b0a      	ldr	r3, [pc, #40]	; (8006d74 <vTaskPlaceOnEventList+0xa4>)
 8006d4c:	6818      	ldr	r0, [r3, #0]
 8006d4e:	6829      	ldr	r1, [r5, #0]
}
 8006d50:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d54:	3104      	adds	r1, #4
 8006d56:	f7fe be13 	b.w	8005980 <vListInsert>
 8006d5a:	bf00      	nop
 8006d5c:	20003c9c 	.word	0x20003c9c
 8006d60:	20003dc0 	.word	0x20003dc0
 8006d64:	20003d48 	.word	0x20003d48
 8006d68:	20003ca0 	.word	0x20003ca0
 8006d6c:	20003d78 	.word	0x20003d78
 8006d70:	20003d98 	.word	0x20003d98
 8006d74:	20003ca4 	.word	0x20003ca4

08006d78 <xTaskRemoveFromEventList>:
{
 8006d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006d7a:	68c3      	ldr	r3, [r0, #12]
 8006d7c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8006d7e:	b324      	cbz	r4, 8006dca <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006d80:	f104 0518 	add.w	r5, r4, #24
 8006d84:	4628      	mov	r0, r5
 8006d86:	f7fe fe15 	bl	80059b4 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d8a:	4b19      	ldr	r3, [pc, #100]	; (8006df0 <xTaskRemoveFromEventList+0x78>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	bb4b      	cbnz	r3, 8006de4 <xTaskRemoveFromEventList+0x6c>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006d90:	1d26      	adds	r6, r4, #4
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006d92:	4d18      	ldr	r5, [pc, #96]	; (8006df4 <xTaskRemoveFromEventList+0x7c>)
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006d94:	4630      	mov	r0, r6
 8006d96:	f7fe fe0d 	bl	80059b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006d9a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	4816      	ldr	r0, [pc, #88]	; (8006df8 <xTaskRemoveFromEventList+0x80>)
 8006da0:	eb02 0782 	add.w	r7, r2, r2, lsl #2
 8006da4:	4631      	mov	r1, r6
 8006da6:	4093      	lsls	r3, r2
 8006da8:	682a      	ldr	r2, [r5, #0]
 8006daa:	eb00 0087 	add.w	r0, r0, r7, lsl #2
 8006dae:	4313      	orrs	r3, r2
 8006db0:	602b      	str	r3, [r5, #0]
 8006db2:	f7fe fdd5 	bl	8005960 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006db6:	4b11      	ldr	r3, [pc, #68]	; (8006dfc <xTaskRemoveFromEventList+0x84>)
 8006db8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d90e      	bls.n	8006de0 <xTaskRemoveFromEventList+0x68>
		xYieldPending = pdTRUE;
 8006dc2:	4b0f      	ldr	r3, [pc, #60]	; (8006e00 <xTaskRemoveFromEventList+0x88>)
 8006dc4:	2001      	movs	r0, #1
 8006dc6:	6018      	str	r0, [r3, #0]
 8006dc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dce:	b672      	cpsid	i
 8006dd0:	f383 8811 	msr	BASEPRI, r3
 8006dd4:	f3bf 8f6f 	isb	sy
 8006dd8:	f3bf 8f4f 	dsb	sy
 8006ddc:	b662      	cpsie	i
 8006dde:	e7fe      	b.n	8006dde <xTaskRemoveFromEventList+0x66>
		xReturn = pdFALSE;
 8006de0:	2000      	movs	r0, #0
}
 8006de2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006de4:	4629      	mov	r1, r5
 8006de6:	4807      	ldr	r0, [pc, #28]	; (8006e04 <xTaskRemoveFromEventList+0x8c>)
 8006de8:	f7fe fdba 	bl	8005960 <vListInsertEnd>
 8006dec:	e7e3      	b.n	8006db6 <xTaskRemoveFromEventList+0x3e>
 8006dee:	bf00      	nop
 8006df0:	20003d40 	.word	0x20003d40
 8006df4:	20003d48 	.word	0x20003d48
 8006df8:	20003ca8 	.word	0x20003ca8
 8006dfc:	20003c9c 	.word	0x20003c9c
 8006e00:	20003dc4 	.word	0x20003dc4
 8006e04:	20003d80 	.word	0x20003d80

08006e08 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
 8006e08:	b130      	cbz	r0, 8006e18 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006e0a:	4a09      	ldr	r2, [pc, #36]	; (8006e30 <vTaskSetTimeOutState+0x28>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006e0c:	4b09      	ldr	r3, [pc, #36]	; (8006e34 <vTaskSetTimeOutState+0x2c>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006e0e:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	e880 000c 	stmia.w	r0, {r2, r3}
 8006e16:	4770      	bx	lr
 8006e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e1c:	b672      	cpsid	i
 8006e1e:	f383 8811 	msr	BASEPRI, r3
 8006e22:	f3bf 8f6f 	isb	sy
 8006e26:	f3bf 8f4f 	dsb	sy
 8006e2a:	b662      	cpsie	i
 8006e2c:	e7fe      	b.n	8006e2c <vTaskSetTimeOutState+0x24>
 8006e2e:	bf00      	nop
 8006e30:	20003d7c 	.word	0x20003d7c
 8006e34:	20003dc0 	.word	0x20003dc0

08006e38 <xTaskCheckForTimeOut>:
{
 8006e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8006e3a:	2800      	cmp	r0, #0
 8006e3c:	d030      	beq.n	8006ea0 <xTaskCheckForTimeOut+0x68>
	configASSERT( pxTicksToWait );
 8006e3e:	b321      	cbz	r1, 8006e8a <xTaskCheckForTimeOut+0x52>
 8006e40:	460d      	mov	r5, r1
 8006e42:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8006e44:	f7fe fe2e 	bl	8005aa4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8006e48:	481d      	ldr	r0, [pc, #116]	; (8006ec0 <xTaskCheckForTimeOut+0x88>)
			if( *pxTicksToWait == portMAX_DELAY )
 8006e4a:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 8006e4c:	6801      	ldr	r1, [r0, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8006e4e:	1c5a      	adds	r2, r3, #1
 8006e50:	d031      	beq.n	8006eb6 <xTaskCheckForTimeOut+0x7e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006e52:	4e1c      	ldr	r6, [pc, #112]	; (8006ec4 <xTaskCheckForTimeOut+0x8c>)
 8006e54:	6827      	ldr	r7, [r4, #0]
 8006e56:	6832      	ldr	r2, [r6, #0]
 8006e58:	4297      	cmp	r7, r2
 8006e5a:	6862      	ldr	r2, [r4, #4]
 8006e5c:	d006      	beq.n	8006e6c <xTaskCheckForTimeOut+0x34>
 8006e5e:	4291      	cmp	r1, r2
 8006e60:	d304      	bcc.n	8006e6c <xTaskCheckForTimeOut+0x34>
			xReturn = pdTRUE;
 8006e62:	2601      	movs	r6, #1
	taskEXIT_CRITICAL();
 8006e64:	f7fe fe44 	bl	8005af0 <vPortExitCritical>
}
 8006e68:	4630      	mov	r0, r6
 8006e6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006e6c:	1a8f      	subs	r7, r1, r2
 8006e6e:	42bb      	cmp	r3, r7
 8006e70:	d9f7      	bls.n	8006e62 <xTaskCheckForTimeOut+0x2a>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8006e72:	1a5b      	subs	r3, r3, r1
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006e74:	6837      	ldr	r7, [r6, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006e76:	6801      	ldr	r1, [r0, #0]
			xReturn = pdFALSE;
 8006e78:	2600      	movs	r6, #0
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8006e7a:	4413      	add	r3, r2
 8006e7c:	602b      	str	r3, [r5, #0]
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006e7e:	6027      	str	r7, [r4, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006e80:	6061      	str	r1, [r4, #4]
	taskEXIT_CRITICAL();
 8006e82:	f7fe fe35 	bl	8005af0 <vPortExitCritical>
}
 8006e86:	4630      	mov	r0, r6
 8006e88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e8e:	b672      	cpsid	i
 8006e90:	f383 8811 	msr	BASEPRI, r3
 8006e94:	f3bf 8f6f 	isb	sy
 8006e98:	f3bf 8f4f 	dsb	sy
 8006e9c:	b662      	cpsie	i
 8006e9e:	e7fe      	b.n	8006e9e <xTaskCheckForTimeOut+0x66>
 8006ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ea4:	b672      	cpsid	i
 8006ea6:	f383 8811 	msr	BASEPRI, r3
 8006eaa:	f3bf 8f6f 	isb	sy
 8006eae:	f3bf 8f4f 	dsb	sy
 8006eb2:	b662      	cpsie	i
 8006eb4:	e7fe      	b.n	8006eb4 <xTaskCheckForTimeOut+0x7c>
				xReturn = pdFALSE;
 8006eb6:	2600      	movs	r6, #0
	taskEXIT_CRITICAL();
 8006eb8:	f7fe fe1a 	bl	8005af0 <vPortExitCritical>
}
 8006ebc:	4630      	mov	r0, r6
 8006ebe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ec0:	20003dc0 	.word	0x20003dc0
 8006ec4:	20003d7c 	.word	0x20003d7c

08006ec8 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8006ec8:	4b01      	ldr	r3, [pc, #4]	; (8006ed0 <vTaskMissedYield+0x8>)
 8006eca:	2201      	movs	r2, #1
 8006ecc:	601a      	str	r2, [r3, #0]
 8006ece:	4770      	bx	lr
 8006ed0:	20003dc4 	.word	0x20003dc4

08006ed4 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8006ed4:	4b05      	ldr	r3, [pc, #20]	; (8006eec <xTaskGetSchedulerState+0x18>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	b133      	cbz	r3, 8006ee8 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006eda:	4b05      	ldr	r3, [pc, #20]	; (8006ef0 <xTaskGetSchedulerState+0x1c>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8006ee0:	bf0c      	ite	eq
 8006ee2:	2002      	moveq	r0, #2
 8006ee4:	2000      	movne	r0, #0
 8006ee6:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006ee8:	2001      	movs	r0, #1
	}
 8006eea:	4770      	bx	lr
 8006eec:	20003d94 	.word	0x20003d94
 8006ef0:	20003d40 	.word	0x20003d40

08006ef4 <vTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	d042      	beq.n	8006f7e <vTaskPriorityInherit+0x8a>
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006ef8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	{
 8006efa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006efe:	4c21      	ldr	r4, [pc, #132]	; (8006f84 <vTaskPriorityInherit+0x90>)
 8006f00:	6822      	ldr	r2, [r4, #0]
 8006f02:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d212      	bcs.n	8006f2e <vTaskPriorityInherit+0x3a>
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006f08:	6982      	ldr	r2, [r0, #24]
 8006f0a:	2a00      	cmp	r2, #0
 8006f0c:	db04      	blt.n	8006f18 <vTaskPriorityInherit+0x24>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f0e:	6822      	ldr	r2, [r4, #0]
 8006f10:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006f12:	f1c2 0207 	rsb	r2, r2, #7
 8006f16:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006f18:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006f1c:	4d1a      	ldr	r5, [pc, #104]	; (8006f88 <vTaskPriorityInherit+0x94>)
 8006f1e:	6942      	ldr	r2, [r0, #20]
 8006f20:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006f24:	429a      	cmp	r2, r3
 8006f26:	d004      	beq.n	8006f32 <vTaskPriorityInherit+0x3e>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006f28:	6823      	ldr	r3, [r4, #0]
 8006f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f2c:	62c3      	str	r3, [r0, #44]	; 0x2c
 8006f2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f32:	f100 0804 	add.w	r8, r0, #4
 8006f36:	4607      	mov	r7, r0
 8006f38:	4640      	mov	r0, r8
 8006f3a:	f7fe fd3b 	bl	80059b4 <uxListRemove>
 8006f3e:	b9f8      	cbnz	r0, 8006f80 <vTaskPriorityInherit+0x8c>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f42:	4e12      	ldr	r6, [pc, #72]	; (8006f8c <vTaskPriorityInherit+0x98>)
 8006f44:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8006f48:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8006f4c:	b932      	cbnz	r2, 8006f5c <vTaskPriorityInherit+0x68>
 8006f4e:	2101      	movs	r1, #1
 8006f50:	6832      	ldr	r2, [r6, #0]
 8006f52:	fa01 f303 	lsl.w	r3, r1, r3
 8006f56:	ea22 0303 	bic.w	r3, r2, r3
 8006f5a:	6033      	str	r3, [r6, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006f5c:	6822      	ldr	r2, [r4, #0]
					prvAddTaskToReadyList( pxTCB );
 8006f5e:	2301      	movs	r3, #1
 8006f60:	6834      	ldr	r4, [r6, #0]
 8006f62:	4641      	mov	r1, r8
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006f64:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8006f66:	4093      	lsls	r3, r2
 8006f68:	eb02 0082 	add.w	r0, r2, r2, lsl #2
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006f6c:	62fa      	str	r2, [r7, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8006f6e:	4323      	orrs	r3, r4
 8006f70:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8006f74:	6033      	str	r3, [r6, #0]
	}
 8006f76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					prvAddTaskToReadyList( pxTCB );
 8006f7a:	f7fe bcf1 	b.w	8005960 <vListInsertEnd>
 8006f7e:	4770      	bx	lr
 8006f80:	4e02      	ldr	r6, [pc, #8]	; (8006f8c <vTaskPriorityInherit+0x98>)
 8006f82:	e7eb      	b.n	8006f5c <vTaskPriorityInherit+0x68>
 8006f84:	20003c9c 	.word	0x20003c9c
 8006f88:	20003ca8 	.word	0x20003ca8
 8006f8c:	20003d48 	.word	0x20003d48

08006f90 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8006f90:	2800      	cmp	r0, #0
 8006f92:	d041      	beq.n	8007018 <xTaskPriorityDisinherit+0x88>
	{
 8006f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 8006f96:	4b2a      	ldr	r3, [pc, #168]	; (8007040 <xTaskPriorityDisinherit+0xb0>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4298      	cmp	r0, r3
 8006f9c:	d00a      	beq.n	8006fb4 <xTaskPriorityDisinherit+0x24>
 8006f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fa2:	b672      	cpsid	i
 8006fa4:	f383 8811 	msr	BASEPRI, r3
 8006fa8:	f3bf 8f6f 	isb	sy
 8006fac:	f3bf 8f4f 	dsb	sy
 8006fb0:	b662      	cpsie	i
 8006fb2:	e7fe      	b.n	8006fb2 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8006fb4:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8006fb6:	b953      	cbnz	r3, 8006fce <xTaskPriorityDisinherit+0x3e>
 8006fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fbc:	b672      	cpsid	i
 8006fbe:	f383 8811 	msr	BASEPRI, r3
 8006fc2:	f3bf 8f6f 	isb	sy
 8006fc6:	f3bf 8f4f 	dsb	sy
 8006fca:	b662      	cpsie	i
 8006fcc:	e7fe      	b.n	8006fcc <xTaskPriorityDisinherit+0x3c>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006fce:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
			( pxTCB->uxMutexesHeld )--;
 8006fd0:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006fd2:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8006fd4:	6483      	str	r3, [r0, #72]	; 0x48
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006fd6:	4291      	cmp	r1, r2
 8006fd8:	d030      	beq.n	800703c <xTaskPriorityDisinherit+0xac>
 8006fda:	bb7b      	cbnz	r3, 800703c <xTaskPriorityDisinherit+0xac>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006fdc:	1d07      	adds	r7, r0, #4
 8006fde:	4604      	mov	r4, r0
 8006fe0:	4638      	mov	r0, r7
 8006fe2:	f7fe fce7 	bl	80059b4 <uxListRemove>
 8006fe6:	b1c8      	cbz	r0, 800701c <xTaskPriorityDisinherit+0x8c>
 8006fe8:	4816      	ldr	r0, [pc, #88]	; (8007044 <xTaskPriorityDisinherit+0xb4>)
 8006fea:	4a17      	ldr	r2, [pc, #92]	; (8007048 <xTaskPriorityDisinherit+0xb8>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006fec:	6c63      	ldr	r3, [r4, #68]	; 0x44
					prvAddTaskToReadyList( pxTCB );
 8006fee:	2501      	movs	r5, #1
 8006ff0:	f8d2 e000 	ldr.w	lr, [r2]
 8006ff4:	4639      	mov	r1, r7
 8006ff6:	fa05 f603 	lsl.w	r6, r5, r3
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ffa:	f1c3 0707 	rsb	r7, r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006ffe:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8007000:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007004:	ea46 060e 	orr.w	r6, r6, lr
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007008:	61a7      	str	r7, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800700a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800700e:	6016      	str	r6, [r2, #0]
 8007010:	f7fe fca6 	bl	8005960 <vListInsertEnd>
					xReturn = pdTRUE;
 8007014:	4628      	mov	r0, r5
	}
 8007016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	BaseType_t xReturn = pdFALSE;
 8007018:	2000      	movs	r0, #0
	}
 800701a:	4770      	bx	lr
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800701c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800701e:	4809      	ldr	r0, [pc, #36]	; (8007044 <xTaskPriorityDisinherit+0xb4>)
 8007020:	eb06 0386 	add.w	r3, r6, r6, lsl #2
 8007024:	4a08      	ldr	r2, [pc, #32]	; (8007048 <xTaskPriorityDisinherit+0xb8>)
 8007026:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d1de      	bne.n	8006fec <xTaskPriorityDisinherit+0x5c>
 800702e:	2501      	movs	r5, #1
 8007030:	6813      	ldr	r3, [r2, #0]
 8007032:	40b5      	lsls	r5, r6
 8007034:	ea23 0305 	bic.w	r3, r3, r5
 8007038:	6013      	str	r3, [r2, #0]
 800703a:	e7d7      	b.n	8006fec <xTaskPriorityDisinherit+0x5c>
	BaseType_t xReturn = pdFALSE;
 800703c:	2000      	movs	r0, #0
 800703e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007040:	20003c9c 	.word	0x20003c9c
 8007044:	20003ca8 	.word	0x20003ca8
 8007048:	20003d48 	.word	0x20003d48

0800704c <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 800704c:	4b04      	ldr	r3, [pc, #16]	; (8007060 <pvTaskIncrementMutexHeldCount+0x14>)
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	b11a      	cbz	r2, 800705a <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8007052:	6819      	ldr	r1, [r3, #0]
 8007054:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 8007056:	3201      	adds	r2, #1
 8007058:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 800705a:	6818      	ldr	r0, [r3, #0]
	}
 800705c:	4770      	bx	lr
 800705e:	bf00      	nop
 8007060:	20003c9c 	.word	0x20003c9c
 8007064:	00000000 	.word	0x00000000

08007068 <cos>:
 8007068:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800706a:	eeb0 7b40 	vmov.f64	d7, d0
 800706e:	ee17 3a90 	vmov	r3, s15
 8007072:	4a19      	ldr	r2, [pc, #100]	; (80070d8 <cos+0x70>)
 8007074:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007078:	4293      	cmp	r3, r2
 800707a:	dc04      	bgt.n	8007086 <cos+0x1e>
 800707c:	ed9f 1b14 	vldr	d1, [pc, #80]	; 80070d0 <cos+0x68>
 8007080:	f000 f9aa 	bl	80073d8 <__kernel_cos>
 8007084:	e004      	b.n	8007090 <cos+0x28>
 8007086:	4a15      	ldr	r2, [pc, #84]	; (80070dc <cos+0x74>)
 8007088:	4293      	cmp	r3, r2
 800708a:	dd04      	ble.n	8007096 <cos+0x2e>
 800708c:	ee30 0b40 	vsub.f64	d0, d0, d0
 8007090:	b005      	add	sp, #20
 8007092:	f85d fb04 	ldr.w	pc, [sp], #4
 8007096:	4668      	mov	r0, sp
 8007098:	f000 f85e 	bl	8007158 <__ieee754_rem_pio2>
 800709c:	f000 0003 	and.w	r0, r0, #3
 80070a0:	2801      	cmp	r0, #1
 80070a2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80070a6:	ed9d 0b00 	vldr	d0, [sp]
 80070aa:	d007      	beq.n	80070bc <cos+0x54>
 80070ac:	2802      	cmp	r0, #2
 80070ae:	d00a      	beq.n	80070c6 <cos+0x5e>
 80070b0:	2800      	cmp	r0, #0
 80070b2:	d0e5      	beq.n	8007080 <cos+0x18>
 80070b4:	2001      	movs	r0, #1
 80070b6:	f000 fc6f 	bl	8007998 <__kernel_sin>
 80070ba:	e7e9      	b.n	8007090 <cos+0x28>
 80070bc:	f000 fc6c 	bl	8007998 <__kernel_sin>
 80070c0:	eeb1 0b40 	vneg.f64	d0, d0
 80070c4:	e7e4      	b.n	8007090 <cos+0x28>
 80070c6:	f000 f987 	bl	80073d8 <__kernel_cos>
 80070ca:	e7f9      	b.n	80070c0 <cos+0x58>
 80070cc:	f3af 8000 	nop.w
	...
 80070d8:	3fe921fb 	.word	0x3fe921fb
 80070dc:	7fefffff 	.word	0x7fefffff

080070e0 <sin>:
 80070e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80070e2:	eeb0 7b40 	vmov.f64	d7, d0
 80070e6:	ee17 3a90 	vmov	r3, s15
 80070ea:	4a19      	ldr	r2, [pc, #100]	; (8007150 <sin+0x70>)
 80070ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80070f0:	4293      	cmp	r3, r2
 80070f2:	dc05      	bgt.n	8007100 <sin+0x20>
 80070f4:	ed9f 1b14 	vldr	d1, [pc, #80]	; 8007148 <sin+0x68>
 80070f8:	2000      	movs	r0, #0
 80070fa:	f000 fc4d 	bl	8007998 <__kernel_sin>
 80070fe:	e004      	b.n	800710a <sin+0x2a>
 8007100:	4a14      	ldr	r2, [pc, #80]	; (8007154 <sin+0x74>)
 8007102:	4293      	cmp	r3, r2
 8007104:	dd04      	ble.n	8007110 <sin+0x30>
 8007106:	ee30 0b40 	vsub.f64	d0, d0, d0
 800710a:	b005      	add	sp, #20
 800710c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007110:	4668      	mov	r0, sp
 8007112:	f000 f821 	bl	8007158 <__ieee754_rem_pio2>
 8007116:	f000 0003 	and.w	r0, r0, #3
 800711a:	2801      	cmp	r0, #1
 800711c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007120:	ed9d 0b00 	vldr	d0, [sp]
 8007124:	d004      	beq.n	8007130 <sin+0x50>
 8007126:	2802      	cmp	r0, #2
 8007128:	d005      	beq.n	8007136 <sin+0x56>
 800712a:	b950      	cbnz	r0, 8007142 <sin+0x62>
 800712c:	2001      	movs	r0, #1
 800712e:	e7e4      	b.n	80070fa <sin+0x1a>
 8007130:	f000 f952 	bl	80073d8 <__kernel_cos>
 8007134:	e7e9      	b.n	800710a <sin+0x2a>
 8007136:	2001      	movs	r0, #1
 8007138:	f000 fc2e 	bl	8007998 <__kernel_sin>
 800713c:	eeb1 0b40 	vneg.f64	d0, d0
 8007140:	e7e3      	b.n	800710a <sin+0x2a>
 8007142:	f000 f949 	bl	80073d8 <__kernel_cos>
 8007146:	e7f9      	b.n	800713c <sin+0x5c>
	...
 8007150:	3fe921fb 	.word	0x3fe921fb
 8007154:	7fefffff 	.word	0x7fefffff

08007158 <__ieee754_rem_pio2>:
 8007158:	b5f0      	push	{r4, r5, r6, r7, lr}
 800715a:	eeb0 7b40 	vmov.f64	d7, d0
 800715e:	ee17 5a90 	vmov	r5, s15
 8007162:	4b97      	ldr	r3, [pc, #604]	; (80073c0 <__ieee754_rem_pio2+0x268>)
 8007164:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007168:	429e      	cmp	r6, r3
 800716a:	b089      	sub	sp, #36	; 0x24
 800716c:	4604      	mov	r4, r0
 800716e:	dc07      	bgt.n	8007180 <__ieee754_rem_pio2+0x28>
 8007170:	2200      	movs	r2, #0
 8007172:	2300      	movs	r3, #0
 8007174:	ed84 0b00 	vstr	d0, [r4]
 8007178:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800717c:	2000      	movs	r0, #0
 800717e:	e01b      	b.n	80071b8 <__ieee754_rem_pio2+0x60>
 8007180:	4b90      	ldr	r3, [pc, #576]	; (80073c4 <__ieee754_rem_pio2+0x26c>)
 8007182:	429e      	cmp	r6, r3
 8007184:	dc3b      	bgt.n	80071fe <__ieee754_rem_pio2+0xa6>
 8007186:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 800718a:	2d00      	cmp	r5, #0
 800718c:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8007380 <__ieee754_rem_pio2+0x228>
 8007190:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 8007194:	dd19      	ble.n	80071ca <__ieee754_rem_pio2+0x72>
 8007196:	ee30 7b46 	vsub.f64	d7, d0, d6
 800719a:	429e      	cmp	r6, r3
 800719c:	d00e      	beq.n	80071bc <__ieee754_rem_pio2+0x64>
 800719e:	ed9f 6b7a 	vldr	d6, [pc, #488]	; 8007388 <__ieee754_rem_pio2+0x230>
 80071a2:	ee37 5b46 	vsub.f64	d5, d7, d6
 80071a6:	ee37 7b45 	vsub.f64	d7, d7, d5
 80071aa:	ed84 5b00 	vstr	d5, [r4]
 80071ae:	ee37 7b46 	vsub.f64	d7, d7, d6
 80071b2:	ed84 7b02 	vstr	d7, [r4, #8]
 80071b6:	2001      	movs	r0, #1
 80071b8:	b009      	add	sp, #36	; 0x24
 80071ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071bc:	ed9f 6b74 	vldr	d6, [pc, #464]	; 8007390 <__ieee754_rem_pio2+0x238>
 80071c0:	ee37 7b46 	vsub.f64	d7, d7, d6
 80071c4:	ed9f 6b74 	vldr	d6, [pc, #464]	; 8007398 <__ieee754_rem_pio2+0x240>
 80071c8:	e7eb      	b.n	80071a2 <__ieee754_rem_pio2+0x4a>
 80071ca:	429e      	cmp	r6, r3
 80071cc:	ee30 7b06 	vadd.f64	d7, d0, d6
 80071d0:	d00e      	beq.n	80071f0 <__ieee754_rem_pio2+0x98>
 80071d2:	ed9f 6b6d 	vldr	d6, [pc, #436]	; 8007388 <__ieee754_rem_pio2+0x230>
 80071d6:	ee37 5b06 	vadd.f64	d5, d7, d6
 80071da:	ee37 7b45 	vsub.f64	d7, d7, d5
 80071de:	ed84 5b00 	vstr	d5, [r4]
 80071e2:	ee37 7b06 	vadd.f64	d7, d7, d6
 80071e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071ea:	ed84 7b02 	vstr	d7, [r4, #8]
 80071ee:	e7e3      	b.n	80071b8 <__ieee754_rem_pio2+0x60>
 80071f0:	ed9f 6b67 	vldr	d6, [pc, #412]	; 8007390 <__ieee754_rem_pio2+0x238>
 80071f4:	ee37 7b06 	vadd.f64	d7, d7, d6
 80071f8:	ed9f 6b67 	vldr	d6, [pc, #412]	; 8007398 <__ieee754_rem_pio2+0x240>
 80071fc:	e7eb      	b.n	80071d6 <__ieee754_rem_pio2+0x7e>
 80071fe:	4b72      	ldr	r3, [pc, #456]	; (80073c8 <__ieee754_rem_pio2+0x270>)
 8007200:	429e      	cmp	r6, r3
 8007202:	dc6e      	bgt.n	80072e2 <__ieee754_rem_pio2+0x18a>
 8007204:	f000 fc20 	bl	8007a48 <fabs>
 8007208:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800720c:	ed9f 6b64 	vldr	d6, [pc, #400]	; 80073a0 <__ieee754_rem_pio2+0x248>
 8007210:	eea0 7b06 	vfma.f64	d7, d0, d6
 8007214:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8007218:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800721c:	ee17 0a90 	vmov	r0, s15
 8007220:	eeb1 5b44 	vneg.f64	d5, d4
 8007224:	ed9f 7b56 	vldr	d7, [pc, #344]	; 8007380 <__ieee754_rem_pio2+0x228>
 8007228:	eea5 0b07 	vfma.f64	d0, d5, d7
 800722c:	ed9f 7b56 	vldr	d7, [pc, #344]	; 8007388 <__ieee754_rem_pio2+0x230>
 8007230:	281f      	cmp	r0, #31
 8007232:	ee24 7b07 	vmul.f64	d7, d4, d7
 8007236:	ee30 6b47 	vsub.f64	d6, d0, d7
 800723a:	dc1b      	bgt.n	8007274 <__ieee754_rem_pio2+0x11c>
 800723c:	1e42      	subs	r2, r0, #1
 800723e:	4b63      	ldr	r3, [pc, #396]	; (80073cc <__ieee754_rem_pio2+0x274>)
 8007240:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007244:	429e      	cmp	r6, r3
 8007246:	d015      	beq.n	8007274 <__ieee754_rem_pio2+0x11c>
 8007248:	ed84 6b00 	vstr	d6, [r4]
 800724c:	ed94 6b00 	vldr	d6, [r4]
 8007250:	2d00      	cmp	r5, #0
 8007252:	ee30 0b46 	vsub.f64	d0, d0, d6
 8007256:	ee30 7b47 	vsub.f64	d7, d0, d7
 800725a:	ed84 7b02 	vstr	d7, [r4, #8]
 800725e:	daab      	bge.n	80071b8 <__ieee754_rem_pio2+0x60>
 8007260:	eeb1 6b46 	vneg.f64	d6, d6
 8007264:	ed84 6b00 	vstr	d6, [r4]
 8007268:	eeb1 7b47 	vneg.f64	d7, d7
 800726c:	4240      	negs	r0, r0
 800726e:	ed84 7b02 	vstr	d7, [r4, #8]
 8007272:	e7a1      	b.n	80071b8 <__ieee754_rem_pio2+0x60>
 8007274:	ee16 3a90 	vmov	r3, s13
 8007278:	1536      	asrs	r6, r6, #20
 800727a:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800727e:	1af3      	subs	r3, r6, r3
 8007280:	2b10      	cmp	r3, #16
 8007282:	ed84 6b00 	vstr	d6, [r4]
 8007286:	dde1      	ble.n	800724c <__ieee754_rem_pio2+0xf4>
 8007288:	eeb0 6b40 	vmov.f64	d6, d0
 800728c:	ed9f 3b40 	vldr	d3, [pc, #256]	; 8007390 <__ieee754_rem_pio2+0x238>
 8007290:	eea5 6b03 	vfma.f64	d6, d5, d3
 8007294:	ee30 7b46 	vsub.f64	d7, d0, d6
 8007298:	eea5 7b03 	vfma.f64	d7, d5, d3
 800729c:	ed9f 3b3e 	vldr	d3, [pc, #248]	; 8007398 <__ieee754_rem_pio2+0x240>
 80072a0:	ee94 7b03 	vfnms.f64	d7, d4, d3
 80072a4:	ee36 3b47 	vsub.f64	d3, d6, d7
 80072a8:	ee13 3a90 	vmov	r3, s7
 80072ac:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80072b0:	1af6      	subs	r6, r6, r3
 80072b2:	2e31      	cmp	r6, #49	; 0x31
 80072b4:	ed84 3b00 	vstr	d3, [r4]
 80072b8:	dd10      	ble.n	80072dc <__ieee754_rem_pio2+0x184>
 80072ba:	eeb0 0b46 	vmov.f64	d0, d6
 80072be:	ed9f 3b3a 	vldr	d3, [pc, #232]	; 80073a8 <__ieee754_rem_pio2+0x250>
 80072c2:	eea5 0b03 	vfma.f64	d0, d5, d3
 80072c6:	ee36 7b40 	vsub.f64	d7, d6, d0
 80072ca:	ed9f 6b39 	vldr	d6, [pc, #228]	; 80073b0 <__ieee754_rem_pio2+0x258>
 80072ce:	eea5 7b03 	vfma.f64	d7, d5, d3
 80072d2:	ee94 7b06 	vfnms.f64	d7, d4, d6
 80072d6:	ee30 6b47 	vsub.f64	d6, d0, d7
 80072da:	e7b5      	b.n	8007248 <__ieee754_rem_pio2+0xf0>
 80072dc:	eeb0 0b46 	vmov.f64	d0, d6
 80072e0:	e7b4      	b.n	800724c <__ieee754_rem_pio2+0xf4>
 80072e2:	4b3b      	ldr	r3, [pc, #236]	; (80073d0 <__ieee754_rem_pio2+0x278>)
 80072e4:	429e      	cmp	r6, r3
 80072e6:	dd06      	ble.n	80072f6 <__ieee754_rem_pio2+0x19e>
 80072e8:	ee30 7b40 	vsub.f64	d7, d0, d0
 80072ec:	ed80 7b02 	vstr	d7, [r0, #8]
 80072f0:	ed80 7b00 	vstr	d7, [r0]
 80072f4:	e742      	b.n	800717c <__ieee754_rem_pio2+0x24>
 80072f6:	ee10 3a10 	vmov	r3, s0
 80072fa:	1532      	asrs	r2, r6, #20
 80072fc:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 8007300:	4618      	mov	r0, r3
 8007302:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8007306:	ec41 0b17 	vmov	d7, r0, r1
 800730a:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800730e:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 80073b8 <__ieee754_rem_pio2+0x260>
 8007312:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8007316:	ee37 7b46 	vsub.f64	d7, d7, d6
 800731a:	ed8d 6b02 	vstr	d6, [sp, #8]
 800731e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8007322:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8007326:	a908      	add	r1, sp, #32
 8007328:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800732c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007330:	ed8d 6b04 	vstr	d6, [sp, #16]
 8007334:	ee27 7b05 	vmul.f64	d7, d7, d5
 8007338:	ed8d 7b06 	vstr	d7, [sp, #24]
 800733c:	2303      	movs	r3, #3
 800733e:	ed31 7b02 	vldmdb	r1!, {d7}
 8007342:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800734a:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 800734e:	d013      	beq.n	8007378 <__ieee754_rem_pio2+0x220>
 8007350:	4920      	ldr	r1, [pc, #128]	; (80073d4 <__ieee754_rem_pio2+0x27c>)
 8007352:	9101      	str	r1, [sp, #4]
 8007354:	2102      	movs	r1, #2
 8007356:	9100      	str	r1, [sp, #0]
 8007358:	a802      	add	r0, sp, #8
 800735a:	4621      	mov	r1, r4
 800735c:	f000 f8a8 	bl	80074b0 <__kernel_rem_pio2>
 8007360:	2d00      	cmp	r5, #0
 8007362:	f6bf af29 	bge.w	80071b8 <__ieee754_rem_pio2+0x60>
 8007366:	ed94 7b00 	vldr	d7, [r4]
 800736a:	eeb1 7b47 	vneg.f64	d7, d7
 800736e:	ed84 7b00 	vstr	d7, [r4]
 8007372:	ed94 7b02 	vldr	d7, [r4, #8]
 8007376:	e777      	b.n	8007268 <__ieee754_rem_pio2+0x110>
 8007378:	4603      	mov	r3, r0
 800737a:	e7e0      	b.n	800733e <__ieee754_rem_pio2+0x1e6>
 800737c:	f3af 8000 	nop.w
 8007380:	54400000 	.word	0x54400000
 8007384:	3ff921fb 	.word	0x3ff921fb
 8007388:	1a626331 	.word	0x1a626331
 800738c:	3dd0b461 	.word	0x3dd0b461
 8007390:	1a600000 	.word	0x1a600000
 8007394:	3dd0b461 	.word	0x3dd0b461
 8007398:	2e037073 	.word	0x2e037073
 800739c:	3ba3198a 	.word	0x3ba3198a
 80073a0:	6dc9c883 	.word	0x6dc9c883
 80073a4:	3fe45f30 	.word	0x3fe45f30
 80073a8:	2e000000 	.word	0x2e000000
 80073ac:	3ba3198a 	.word	0x3ba3198a
 80073b0:	252049c1 	.word	0x252049c1
 80073b4:	397b839a 	.word	0x397b839a
 80073b8:	00000000 	.word	0x00000000
 80073bc:	41700000 	.word	0x41700000
 80073c0:	3fe921fb 	.word	0x3fe921fb
 80073c4:	4002d97b 	.word	0x4002d97b
 80073c8:	413921fb 	.word	0x413921fb
 80073cc:	08007f08 	.word	0x08007f08
 80073d0:	7fefffff 	.word	0x7fefffff
 80073d4:	08007f88 	.word	0x08007f88

080073d8 <__kernel_cos>:
 80073d8:	ee10 1a90 	vmov	r1, s1
 80073dc:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80073e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80073e4:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 80073e8:	da05      	bge.n	80073f6 <__kernel_cos+0x1e>
 80073ea:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 80073ee:	ee17 3a90 	vmov	r3, s15
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d03d      	beq.n	8007472 <__kernel_cos+0x9a>
 80073f6:	ee20 6b00 	vmul.f64	d6, d0, d0
 80073fa:	ee20 1b01 	vmul.f64	d1, d0, d1
 80073fe:	ed9f 7b1e 	vldr	d7, [pc, #120]	; 8007478 <__kernel_cos+0xa0>
 8007402:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8007406:	ed9f 4b1e 	vldr	d4, [pc, #120]	; 8007480 <__kernel_cos+0xa8>
 800740a:	eea6 4b07 	vfma.f64	d4, d6, d7
 800740e:	ed9f 7b1e 	vldr	d7, [pc, #120]	; 8007488 <__kernel_cos+0xb0>
 8007412:	eea6 7b04 	vfma.f64	d7, d6, d4
 8007416:	ed9f 4b1e 	vldr	d4, [pc, #120]	; 8007490 <__kernel_cos+0xb8>
 800741a:	eea6 4b07 	vfma.f64	d4, d6, d7
 800741e:	ed9f 7b1e 	vldr	d7, [pc, #120]	; 8007498 <__kernel_cos+0xc0>
 8007422:	4b21      	ldr	r3, [pc, #132]	; (80074a8 <__kernel_cos+0xd0>)
 8007424:	eea6 7b04 	vfma.f64	d7, d6, d4
 8007428:	ed9f 4b1d 	vldr	d4, [pc, #116]	; 80074a0 <__kernel_cos+0xc8>
 800742c:	4299      	cmp	r1, r3
 800742e:	eea6 4b07 	vfma.f64	d4, d6, d7
 8007432:	ee24 4b06 	vmul.f64	d4, d4, d6
 8007436:	dc06      	bgt.n	8007446 <__kernel_cos+0x6e>
 8007438:	ee96 1b04 	vfnms.f64	d1, d6, d4
 800743c:	ee96 1b03 	vfnms.f64	d1, d6, d3
 8007440:	ee35 0b41 	vsub.f64	d0, d5, d1
 8007444:	4770      	bx	lr
 8007446:	4b19      	ldr	r3, [pc, #100]	; (80074ac <__kernel_cos+0xd4>)
 8007448:	4299      	cmp	r1, r3
 800744a:	dc0f      	bgt.n	800746c <__kernel_cos+0x94>
 800744c:	2200      	movs	r2, #0
 800744e:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 8007452:	ec43 2b17 	vmov	d7, r2, r3
 8007456:	ee35 5b47 	vsub.f64	d5, d5, d7
 800745a:	ee96 1b04 	vfnms.f64	d1, d6, d4
 800745e:	ee96 7b03 	vfnms.f64	d7, d6, d3
 8007462:	ee37 0b41 	vsub.f64	d0, d7, d1
 8007466:	ee35 0b40 	vsub.f64	d0, d5, d0
 800746a:	4770      	bx	lr
 800746c:	eeb5 7b02 	vmov.f64	d7, #82	; 0x3e900000  0.2812500
 8007470:	e7f1      	b.n	8007456 <__kernel_cos+0x7e>
 8007472:	eeb0 0b45 	vmov.f64	d0, d5
 8007476:	4770      	bx	lr
 8007478:	be8838d4 	.word	0xbe8838d4
 800747c:	bda8fae9 	.word	0xbda8fae9
 8007480:	bdb4b1c4 	.word	0xbdb4b1c4
 8007484:	3e21ee9e 	.word	0x3e21ee9e
 8007488:	809c52ad 	.word	0x809c52ad
 800748c:	be927e4f 	.word	0xbe927e4f
 8007490:	19cb1590 	.word	0x19cb1590
 8007494:	3efa01a0 	.word	0x3efa01a0
 8007498:	16c15177 	.word	0x16c15177
 800749c:	bf56c16c 	.word	0xbf56c16c
 80074a0:	5555554c 	.word	0x5555554c
 80074a4:	3fa55555 	.word	0x3fa55555
 80074a8:	3fd33332 	.word	0x3fd33332
 80074ac:	3fe90000 	.word	0x3fe90000

080074b0 <__kernel_rem_pio2>:
 80074b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074b4:	ed2d 8b06 	vpush	{d8-d10}
 80074b8:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 80074bc:	468b      	mov	fp, r1
 80074be:	9301      	str	r3, [sp, #4]
 80074c0:	99a2      	ldr	r1, [sp, #648]	; 0x288
 80074c2:	4bcf      	ldr	r3, [pc, #828]	; (8007800 <__kernel_rem_pio2+0x350>)
 80074c4:	9002      	str	r0, [sp, #8]
 80074c6:	f853 a021 	ldr.w	sl, [r3, r1, lsl #2]
 80074ca:	9b01      	ldr	r3, [sp, #4]
 80074cc:	9ca3      	ldr	r4, [sp, #652]	; 0x28c
 80074ce:	3b01      	subs	r3, #1
 80074d0:	1ed0      	subs	r0, r2, #3
 80074d2:	2518      	movs	r5, #24
 80074d4:	ed9f 6bc4 	vldr	d6, [pc, #784]	; 80077e8 <__kernel_rem_pio2+0x338>
 80074d8:	fb90 f0f5 	sdiv	r0, r0, r5
 80074dc:	f06f 0517 	mvn.w	r5, #23
 80074e0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80074e4:	fb00 5505 	mla	r5, r0, r5, r5
 80074e8:	1ac7      	subs	r7, r0, r3
 80074ea:	4415      	add	r5, r2
 80074ec:	eb0a 0e03 	add.w	lr, sl, r3
 80074f0:	ae1a      	add	r6, sp, #104	; 0x68
 80074f2:	eb04 0c87 	add.w	ip, r4, r7, lsl #2
 80074f6:	2200      	movs	r2, #0
 80074f8:	4572      	cmp	r2, lr
 80074fa:	dd0f      	ble.n	800751c <__kernel_rem_pio2+0x6c>
 80074fc:	f50d 7ed4 	add.w	lr, sp, #424	; 0x1a8
 8007500:	2600      	movs	r6, #0
 8007502:	4556      	cmp	r6, sl
 8007504:	dc27      	bgt.n	8007556 <__kernel_rem_pio2+0xa6>
 8007506:	9a01      	ldr	r2, [sp, #4]
 8007508:	9f02      	ldr	r7, [sp, #8]
 800750a:	4432      	add	r2, r6
 800750c:	a91a      	add	r1, sp, #104	; 0x68
 800750e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8007512:	ed9f 7bb5 	vldr	d7, [pc, #724]	; 80077e8 <__kernel_rem_pio2+0x338>
 8007516:	f04f 0c00 	mov.w	ip, #0
 800751a:	e016      	b.n	800754a <__kernel_rem_pio2+0x9a>
 800751c:	42d7      	cmn	r7, r2
 800751e:	d409      	bmi.n	8007534 <__kernel_rem_pio2+0x84>
 8007520:	f85c 1022 	ldr.w	r1, [ip, r2, lsl #2]
 8007524:	ee07 1a90 	vmov	s15, r1
 8007528:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800752c:	eca6 7b02 	vstmia	r6!, {d7}
 8007530:	3201      	adds	r2, #1
 8007532:	e7e1      	b.n	80074f8 <__kernel_rem_pio2+0x48>
 8007534:	eeb0 7b46 	vmov.f64	d7, d6
 8007538:	e7f8      	b.n	800752c <__kernel_rem_pio2+0x7c>
 800753a:	ecb7 5b02 	vldmia	r7!, {d5}
 800753e:	ed32 6b02 	vldmdb	r2!, {d6}
 8007542:	f10c 0c01 	add.w	ip, ip, #1
 8007546:	eea5 7b06 	vfma.f64	d7, d5, d6
 800754a:	459c      	cmp	ip, r3
 800754c:	ddf5      	ble.n	800753a <__kernel_rem_pio2+0x8a>
 800754e:	ecae 7b02 	vstmia	lr!, {d7}
 8007552:	3601      	adds	r6, #1
 8007554:	e7d5      	b.n	8007502 <__kernel_rem_pio2+0x52>
 8007556:	aa06      	add	r2, sp, #24
 8007558:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800755c:	ed9f 9ba4 	vldr	d9, [pc, #656]	; 80077f0 <__kernel_rem_pio2+0x340>
 8007560:	ed9f aba5 	vldr	d10, [pc, #660]	; 80077f8 <__kernel_rem_pio2+0x348>
 8007564:	9204      	str	r2, [sp, #16]
 8007566:	eb04 0280 	add.w	r2, r4, r0, lsl #2
 800756a:	9203      	str	r2, [sp, #12]
 800756c:	4657      	mov	r7, sl
 800756e:	aa92      	add	r2, sp, #584	; 0x248
 8007570:	f107 5800 	add.w	r8, r7, #536870912	; 0x20000000
 8007574:	eb02 02c7 	add.w	r2, r2, r7, lsl #3
 8007578:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800757c:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 8007580:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 8007584:	aa92      	add	r2, sp, #584	; 0x248
 8007586:	eb02 0008 	add.w	r0, r2, r8
 800758a:	3898      	subs	r0, #152	; 0x98
 800758c:	2200      	movs	r2, #0
 800758e:	1abc      	subs	r4, r7, r2
 8007590:	2c00      	cmp	r4, #0
 8007592:	dc4c      	bgt.n	800762e <__kernel_rem_pio2+0x17e>
 8007594:	4628      	mov	r0, r5
 8007596:	9305      	str	r3, [sp, #20]
 8007598:	f000 fad6 	bl	8007b48 <scalbn>
 800759c:	eeb0 8b40 	vmov.f64	d8, d0
 80075a0:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 80075a4:	ee28 0b00 	vmul.f64	d0, d8, d0
 80075a8:	f000 fa56 	bl	8007a58 <floor>
 80075ac:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 80075b0:	eea0 8b47 	vfms.f64	d8, d0, d7
 80075b4:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 80075b8:	2d00      	cmp	r5, #0
 80075ba:	ee17 9a90 	vmov	r9, s15
 80075be:	9b05      	ldr	r3, [sp, #20]
 80075c0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80075c4:	ee38 8b47 	vsub.f64	d8, d8, d7
 80075c8:	dd46      	ble.n	8007658 <__kernel_rem_pio2+0x1a8>
 80075ca:	1e78      	subs	r0, r7, #1
 80075cc:	aa06      	add	r2, sp, #24
 80075ce:	f1c5 0418 	rsb	r4, r5, #24
 80075d2:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 80075d6:	fa46 f204 	asr.w	r2, r6, r4
 80075da:	4491      	add	r9, r2
 80075dc:	40a2      	lsls	r2, r4
 80075de:	1ab6      	subs	r6, r6, r2
 80075e0:	aa06      	add	r2, sp, #24
 80075e2:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 80075e6:	f1c5 0217 	rsb	r2, r5, #23
 80075ea:	4116      	asrs	r6, r2
 80075ec:	2e00      	cmp	r6, #0
 80075ee:	dd42      	ble.n	8007676 <__kernel_rem_pio2+0x1c6>
 80075f0:	2400      	movs	r4, #0
 80075f2:	f109 0901 	add.w	r9, r9, #1
 80075f6:	4620      	mov	r0, r4
 80075f8:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 80075fc:	42a7      	cmp	r7, r4
 80075fe:	dc75      	bgt.n	80076ec <__kernel_rem_pio2+0x23c>
 8007600:	2d00      	cmp	r5, #0
 8007602:	dd05      	ble.n	8007610 <__kernel_rem_pio2+0x160>
 8007604:	2d01      	cmp	r5, #1
 8007606:	f000 8086 	beq.w	8007716 <__kernel_rem_pio2+0x266>
 800760a:	2d02      	cmp	r5, #2
 800760c:	f000 808d 	beq.w	800772a <__kernel_rem_pio2+0x27a>
 8007610:	2e02      	cmp	r6, #2
 8007612:	d130      	bne.n	8007676 <__kernel_rem_pio2+0x1c6>
 8007614:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8007618:	ee30 8b48 	vsub.f64	d8, d0, d8
 800761c:	b358      	cbz	r0, 8007676 <__kernel_rem_pio2+0x1c6>
 800761e:	4628      	mov	r0, r5
 8007620:	9305      	str	r3, [sp, #20]
 8007622:	f000 fa91 	bl	8007b48 <scalbn>
 8007626:	9b05      	ldr	r3, [sp, #20]
 8007628:	ee38 8b40 	vsub.f64	d8, d8, d0
 800762c:	e023      	b.n	8007676 <__kernel_rem_pio2+0x1c6>
 800762e:	ee20 7b09 	vmul.f64	d7, d0, d9
 8007632:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8007636:	ac06      	add	r4, sp, #24
 8007638:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800763c:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8007640:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8007644:	ee10 1a10 	vmov	r1, s0
 8007648:	ed30 0b02 	vldmdb	r0!, {d0}
 800764c:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8007650:	ee37 0b00 	vadd.f64	d0, d7, d0
 8007654:	3201      	adds	r2, #1
 8007656:	e79a      	b.n	800758e <__kernel_rem_pio2+0xde>
 8007658:	d105      	bne.n	8007666 <__kernel_rem_pio2+0x1b6>
 800765a:	1e7a      	subs	r2, r7, #1
 800765c:	a906      	add	r1, sp, #24
 800765e:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 8007662:	15f6      	asrs	r6, r6, #23
 8007664:	e7c2      	b.n	80075ec <__kernel_rem_pio2+0x13c>
 8007666:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800766a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800766e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007672:	da39      	bge.n	80076e8 <__kernel_rem_pio2+0x238>
 8007674:	2600      	movs	r6, #0
 8007676:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800767a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800767e:	f040 808e 	bne.w	800779e <__kernel_rem_pio2+0x2ee>
 8007682:	1e7c      	subs	r4, r7, #1
 8007684:	4620      	mov	r0, r4
 8007686:	2200      	movs	r2, #0
 8007688:	4550      	cmp	r0, sl
 800768a:	da55      	bge.n	8007738 <__kernel_rem_pio2+0x288>
 800768c:	2a00      	cmp	r2, #0
 800768e:	d164      	bne.n	800775a <__kernel_rem_pio2+0x2aa>
 8007690:	2401      	movs	r4, #1
 8007692:	f06f 0003 	mvn.w	r0, #3
 8007696:	fb00 f204 	mul.w	r2, r0, r4
 800769a:	9904      	ldr	r1, [sp, #16]
 800769c:	588a      	ldr	r2, [r1, r2]
 800769e:	2a00      	cmp	r2, #0
 80076a0:	d050      	beq.n	8007744 <__kernel_rem_pio2+0x294>
 80076a2:	aa92      	add	r2, sp, #584	; 0x248
 80076a4:	4490      	add	r8, r2
 80076a6:	9a01      	ldr	r2, [sp, #4]
 80076a8:	a91a      	add	r1, sp, #104	; 0x68
 80076aa:	443a      	add	r2, r7
 80076ac:	1c78      	adds	r0, r7, #1
 80076ae:	f1a8 0890 	sub.w	r8, r8, #144	; 0x90
 80076b2:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80076b6:	4427      	add	r7, r4
 80076b8:	42b8      	cmp	r0, r7
 80076ba:	f73f af58 	bgt.w	800756e <__kernel_rem_pio2+0xbe>
 80076be:	9903      	ldr	r1, [sp, #12]
 80076c0:	9e02      	ldr	r6, [sp, #8]
 80076c2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80076c6:	9105      	str	r1, [sp, #20]
 80076c8:	ee07 1a90 	vmov	s15, r1
 80076cc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80076d0:	2400      	movs	r4, #0
 80076d2:	eca2 7b02 	vstmia	r2!, {d7}
 80076d6:	ed9f 7b44 	vldr	d7, [pc, #272]	; 80077e8 <__kernel_rem_pio2+0x338>
 80076da:	4696      	mov	lr, r2
 80076dc:	429c      	cmp	r4, r3
 80076de:	dd33      	ble.n	8007748 <__kernel_rem_pio2+0x298>
 80076e0:	eca8 7b02 	vstmia	r8!, {d7}
 80076e4:	3001      	adds	r0, #1
 80076e6:	e7e7      	b.n	80076b8 <__kernel_rem_pio2+0x208>
 80076e8:	2602      	movs	r6, #2
 80076ea:	e781      	b.n	80075f0 <__kernel_rem_pio2+0x140>
 80076ec:	aa06      	add	r2, sp, #24
 80076ee:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 80076f2:	b948      	cbnz	r0, 8007708 <__kernel_rem_pio2+0x258>
 80076f4:	b12a      	cbz	r2, 8007702 <__kernel_rem_pio2+0x252>
 80076f6:	a906      	add	r1, sp, #24
 80076f8:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 80076fc:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 8007700:	2201      	movs	r2, #1
 8007702:	3401      	adds	r4, #1
 8007704:	4610      	mov	r0, r2
 8007706:	e779      	b.n	80075fc <__kernel_rem_pio2+0x14c>
 8007708:	a906      	add	r1, sp, #24
 800770a:	ebae 0202 	sub.w	r2, lr, r2
 800770e:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 8007712:	4602      	mov	r2, r0
 8007714:	e7f5      	b.n	8007702 <__kernel_rem_pio2+0x252>
 8007716:	1e7c      	subs	r4, r7, #1
 8007718:	aa06      	add	r2, sp, #24
 800771a:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800771e:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8007722:	a906      	add	r1, sp, #24
 8007724:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 8007728:	e772      	b.n	8007610 <__kernel_rem_pio2+0x160>
 800772a:	1e7c      	subs	r4, r7, #1
 800772c:	aa06      	add	r2, sp, #24
 800772e:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 8007732:	f3c2 0215 	ubfx	r2, r2, #0, #22
 8007736:	e7f4      	b.n	8007722 <__kernel_rem_pio2+0x272>
 8007738:	a906      	add	r1, sp, #24
 800773a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800773e:	3801      	subs	r0, #1
 8007740:	430a      	orrs	r2, r1
 8007742:	e7a1      	b.n	8007688 <__kernel_rem_pio2+0x1d8>
 8007744:	3401      	adds	r4, #1
 8007746:	e7a6      	b.n	8007696 <__kernel_rem_pio2+0x1e6>
 8007748:	ecb6 5b02 	vldmia	r6!, {d5}
 800774c:	ed3e 6b02 	vldmdb	lr!, {d6}
 8007750:	3401      	adds	r4, #1
 8007752:	eea5 7b06 	vfma.f64	d7, d5, d6
 8007756:	e7c1      	b.n	80076dc <__kernel_rem_pio2+0x22c>
 8007758:	3c01      	subs	r4, #1
 800775a:	ab06      	add	r3, sp, #24
 800775c:	3d18      	subs	r5, #24
 800775e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d0f8      	beq.n	8007758 <__kernel_rem_pio2+0x2a8>
 8007766:	4628      	mov	r0, r5
 8007768:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800776c:	f000 f9ec 	bl	8007b48 <scalbn>
 8007770:	00e3      	lsls	r3, r4, #3
 8007772:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 80077f0 <__kernel_rem_pio2+0x340>
 8007776:	aa6a      	add	r2, sp, #424	; 0x1a8
 8007778:	3308      	adds	r3, #8
 800777a:	18d0      	adds	r0, r2, r3
 800777c:	4622      	mov	r2, r4
 800777e:	2a00      	cmp	r2, #0
 8007780:	da4b      	bge.n	800781a <__kernel_rem_pio2+0x36a>
 8007782:	f50d 7e84 	add.w	lr, sp, #264	; 0x108
 8007786:	2200      	movs	r2, #0
 8007788:	4677      	mov	r7, lr
 800778a:	1aa5      	subs	r5, r4, r2
 800778c:	d464      	bmi.n	8007858 <__kernel_rem_pio2+0x3a8>
 800778e:	a86a      	add	r0, sp, #424	; 0x1a8
 8007790:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
 8007794:	491b      	ldr	r1, [pc, #108]	; (8007804 <__kernel_rem_pio2+0x354>)
 8007796:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80077e8 <__kernel_rem_pio2+0x338>
 800779a:	2000      	movs	r0, #0
 800779c:	e054      	b.n	8007848 <__kernel_rem_pio2+0x398>
 800779e:	4268      	negs	r0, r5
 80077a0:	eeb0 0b48 	vmov.f64	d0, d8
 80077a4:	f000 f9d0 	bl	8007b48 <scalbn>
 80077a8:	ed9f 6b13 	vldr	d6, [pc, #76]	; 80077f8 <__kernel_rem_pio2+0x348>
 80077ac:	eeb4 0bc6 	vcmpe.f64	d0, d6
 80077b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077b4:	db28      	blt.n	8007808 <__kernel_rem_pio2+0x358>
 80077b6:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80077f0 <__kernel_rem_pio2+0x340>
 80077ba:	ee20 7b07 	vmul.f64	d7, d0, d7
 80077be:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80077c2:	aa06      	add	r2, sp, #24
 80077c4:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 80077c8:	eea5 0b46 	vfms.f64	d0, d5, d6
 80077cc:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80077d0:	1c7c      	adds	r4, r7, #1
 80077d2:	ee10 3a10 	vmov	r3, s0
 80077d6:	f842 3027 	str.w	r3, [r2, r7, lsl #2]
 80077da:	ee17 3a10 	vmov	r3, s14
 80077de:	3518      	adds	r5, #24
 80077e0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80077e4:	e7bf      	b.n	8007766 <__kernel_rem_pio2+0x2b6>
 80077e6:	bf00      	nop
	...
 80077f4:	3e700000 	.word	0x3e700000
 80077f8:	00000000 	.word	0x00000000
 80077fc:	41700000 	.word	0x41700000
 8007800:	080080d0 	.word	0x080080d0
 8007804:	08008090 	.word	0x08008090
 8007808:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800780c:	aa06      	add	r2, sp, #24
 800780e:	ee10 3a10 	vmov	r3, s0
 8007812:	463c      	mov	r4, r7
 8007814:	f842 3027 	str.w	r3, [r2, r7, lsl #2]
 8007818:	e7a5      	b.n	8007766 <__kernel_rem_pio2+0x2b6>
 800781a:	a906      	add	r1, sp, #24
 800781c:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8007820:	9101      	str	r1, [sp, #4]
 8007822:	ee07 1a90 	vmov	s15, r1
 8007826:	3a01      	subs	r2, #1
 8007828:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800782c:	ee27 7b00 	vmul.f64	d7, d7, d0
 8007830:	ee20 0b06 	vmul.f64	d0, d0, d6
 8007834:	ed20 7b02 	vstmdb	r0!, {d7}
 8007838:	e7a1      	b.n	800777e <__kernel_rem_pio2+0x2ce>
 800783a:	ecb1 5b02 	vldmia	r1!, {d5}
 800783e:	ecb5 6b02 	vldmia	r5!, {d6}
 8007842:	3001      	adds	r0, #1
 8007844:	eea5 7b06 	vfma.f64	d7, d5, d6
 8007848:	4550      	cmp	r0, sl
 800784a:	dc01      	bgt.n	8007850 <__kernel_rem_pio2+0x3a0>
 800784c:	4290      	cmp	r0, r2
 800784e:	ddf4      	ble.n	800783a <__kernel_rem_pio2+0x38a>
 8007850:	ecae 7b02 	vstmia	lr!, {d7}
 8007854:	3201      	adds	r2, #1
 8007856:	e798      	b.n	800778a <__kernel_rem_pio2+0x2da>
 8007858:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 800785a:	2a03      	cmp	r2, #3
 800785c:	d843      	bhi.n	80078e6 <__kernel_rem_pio2+0x436>
 800785e:	e8df f002 	tbb	[pc, r2]
 8007862:	1d37      	.short	0x1d37
 8007864:	021d      	.short	0x021d
 8007866:	aa42      	add	r2, sp, #264	; 0x108
 8007868:	4413      	add	r3, r2
 800786a:	461a      	mov	r2, r3
 800786c:	4620      	mov	r0, r4
 800786e:	2800      	cmp	r0, #0
 8007870:	dc56      	bgt.n	8007920 <__kernel_rem_pio2+0x470>
 8007872:	461a      	mov	r2, r3
 8007874:	4620      	mov	r0, r4
 8007876:	2801      	cmp	r0, #1
 8007878:	dc62      	bgt.n	8007940 <__kernel_rem_pio2+0x490>
 800787a:	ed9f 7b45 	vldr	d7, [pc, #276]	; 8007990 <__kernel_rem_pio2+0x4e0>
 800787e:	2c01      	cmp	r4, #1
 8007880:	dc6e      	bgt.n	8007960 <__kernel_rem_pio2+0x4b0>
 8007882:	2e00      	cmp	r6, #0
 8007884:	d172      	bne.n	800796c <__kernel_rem_pio2+0x4bc>
 8007886:	e9dd 2342 	ldrd	r2, r3, [sp, #264]	; 0x108
 800788a:	e9cb 2300 	strd	r2, r3, [fp]
 800788e:	e9dd 2344 	ldrd	r2, r3, [sp, #272]	; 0x110
 8007892:	e9cb 2302 	strd	r2, r3, [fp, #8]
 8007896:	ed8b 7b04 	vstr	d7, [fp, #16]
 800789a:	e024      	b.n	80078e6 <__kernel_rem_pio2+0x436>
 800789c:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8007990 <__kernel_rem_pio2+0x4e0>
 80078a0:	aa42      	add	r2, sp, #264	; 0x108
 80078a2:	4413      	add	r3, r2
 80078a4:	4622      	mov	r2, r4
 80078a6:	2a00      	cmp	r2, #0
 80078a8:	da2b      	bge.n	8007902 <__kernel_rem_pio2+0x452>
 80078aa:	b386      	cbz	r6, 800790e <__kernel_rem_pio2+0x45e>
 80078ac:	eeb1 7b46 	vneg.f64	d7, d6
 80078b0:	ed8b 7b00 	vstr	d7, [fp]
 80078b4:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 80078b8:	aa44      	add	r2, sp, #272	; 0x110
 80078ba:	2301      	movs	r3, #1
 80078bc:	ee37 7b46 	vsub.f64	d7, d7, d6
 80078c0:	429c      	cmp	r4, r3
 80078c2:	da27      	bge.n	8007914 <__kernel_rem_pio2+0x464>
 80078c4:	b10e      	cbz	r6, 80078ca <__kernel_rem_pio2+0x41a>
 80078c6:	eeb1 7b47 	vneg.f64	d7, d7
 80078ca:	ed8b 7b02 	vstr	d7, [fp, #8]
 80078ce:	e00a      	b.n	80078e6 <__kernel_rem_pio2+0x436>
 80078d0:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8007990 <__kernel_rem_pio2+0x4e0>
 80078d4:	aa42      	add	r2, sp, #264	; 0x108
 80078d6:	4413      	add	r3, r2
 80078d8:	2c00      	cmp	r4, #0
 80078da:	da0c      	bge.n	80078f6 <__kernel_rem_pio2+0x446>
 80078dc:	b10e      	cbz	r6, 80078e2 <__kernel_rem_pio2+0x432>
 80078de:	eeb1 7b47 	vneg.f64	d7, d7
 80078e2:	ed8b 7b00 	vstr	d7, [fp]
 80078e6:	f009 0007 	and.w	r0, r9, #7
 80078ea:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 80078ee:	ecbd 8b06 	vpop	{d8-d10}
 80078f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078f6:	ed33 6b02 	vldmdb	r3!, {d6}
 80078fa:	3c01      	subs	r4, #1
 80078fc:	ee37 7b06 	vadd.f64	d7, d7, d6
 8007900:	e7ea      	b.n	80078d8 <__kernel_rem_pio2+0x428>
 8007902:	ed33 7b02 	vldmdb	r3!, {d7}
 8007906:	3a01      	subs	r2, #1
 8007908:	ee36 6b07 	vadd.f64	d6, d6, d7
 800790c:	e7cb      	b.n	80078a6 <__kernel_rem_pio2+0x3f6>
 800790e:	eeb0 7b46 	vmov.f64	d7, d6
 8007912:	e7cd      	b.n	80078b0 <__kernel_rem_pio2+0x400>
 8007914:	ecb2 6b02 	vldmia	r2!, {d6}
 8007918:	3301      	adds	r3, #1
 800791a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800791e:	e7cf      	b.n	80078c0 <__kernel_rem_pio2+0x410>
 8007920:	ed12 5b02 	vldr	d5, [r2, #-8]
 8007924:	ed12 7b04 	vldr	d7, [r2, #-16]
 8007928:	ee37 6b05 	vadd.f64	d6, d7, d5
 800792c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007930:	ee37 7b05 	vadd.f64	d7, d7, d5
 8007934:	ed22 7b02 	vstmdb	r2!, {d7}
 8007938:	3801      	subs	r0, #1
 800793a:	ed02 6b02 	vstr	d6, [r2, #-8]
 800793e:	e796      	b.n	800786e <__kernel_rem_pio2+0x3be>
 8007940:	ed12 5b02 	vldr	d5, [r2, #-8]
 8007944:	ed12 7b04 	vldr	d7, [r2, #-16]
 8007948:	ee37 6b05 	vadd.f64	d6, d7, d5
 800794c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007950:	ee37 7b05 	vadd.f64	d7, d7, d5
 8007954:	ed22 7b02 	vstmdb	r2!, {d7}
 8007958:	3801      	subs	r0, #1
 800795a:	ed02 6b02 	vstr	d6, [r2, #-8]
 800795e:	e78a      	b.n	8007876 <__kernel_rem_pio2+0x3c6>
 8007960:	ed33 6b02 	vldmdb	r3!, {d6}
 8007964:	3c01      	subs	r4, #1
 8007966:	ee37 7b06 	vadd.f64	d7, d7, d6
 800796a:	e788      	b.n	800787e <__kernel_rem_pio2+0x3ce>
 800796c:	ed97 6b00 	vldr	d6, [r7]
 8007970:	eeb1 7b47 	vneg.f64	d7, d7
 8007974:	eeb1 6b46 	vneg.f64	d6, d6
 8007978:	ed8b 6b00 	vstr	d6, [fp]
 800797c:	ed97 6b02 	vldr	d6, [r7, #8]
 8007980:	eeb1 6b46 	vneg.f64	d6, d6
 8007984:	ed8b 6b02 	vstr	d6, [fp, #8]
 8007988:	e785      	b.n	8007896 <__kernel_rem_pio2+0x3e6>
 800798a:	bf00      	nop
 800798c:	f3af 8000 	nop.w
	...

08007998 <__kernel_sin>:
 8007998:	ee10 3a90 	vmov	r3, s1
 800799c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80079a0:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80079a4:	da04      	bge.n	80079b0 <__kernel_sin+0x18>
 80079a6:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 80079aa:	ee17 3a90 	vmov	r3, s15
 80079ae:	b35b      	cbz	r3, 8007a08 <__kernel_sin+0x70>
 80079b0:	ee20 6b00 	vmul.f64	d6, d0, d0
 80079b4:	ee20 5b06 	vmul.f64	d5, d0, d6
 80079b8:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8007a10 <__kernel_sin+0x78>
 80079bc:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8007a18 <__kernel_sin+0x80>
 80079c0:	eea6 4b07 	vfma.f64	d4, d6, d7
 80079c4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8007a20 <__kernel_sin+0x88>
 80079c8:	eea6 7b04 	vfma.f64	d7, d6, d4
 80079cc:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8007a28 <__kernel_sin+0x90>
 80079d0:	eea6 4b07 	vfma.f64	d4, d6, d7
 80079d4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8007a30 <__kernel_sin+0x98>
 80079d8:	eea6 7b04 	vfma.f64	d7, d6, d4
 80079dc:	b930      	cbnz	r0, 80079ec <__kernel_sin+0x54>
 80079de:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8007a38 <__kernel_sin+0xa0>
 80079e2:	eea6 4b07 	vfma.f64	d4, d6, d7
 80079e6:	eea5 0b04 	vfma.f64	d0, d5, d4
 80079ea:	4770      	bx	lr
 80079ec:	ee27 7b45 	vnmul.f64	d7, d7, d5
 80079f0:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 80079f4:	eea1 7b04 	vfma.f64	d7, d1, d4
 80079f8:	ee96 1b07 	vfnms.f64	d1, d6, d7
 80079fc:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8007a40 <__kernel_sin+0xa8>
 8007a00:	eea5 1b07 	vfma.f64	d1, d5, d7
 8007a04:	ee30 0b41 	vsub.f64	d0, d0, d1
 8007a08:	4770      	bx	lr
 8007a0a:	bf00      	nop
 8007a0c:	f3af 8000 	nop.w
 8007a10:	5acfd57c 	.word	0x5acfd57c
 8007a14:	3de5d93a 	.word	0x3de5d93a
 8007a18:	8a2b9ceb 	.word	0x8a2b9ceb
 8007a1c:	be5ae5e6 	.word	0xbe5ae5e6
 8007a20:	57b1fe7d 	.word	0x57b1fe7d
 8007a24:	3ec71de3 	.word	0x3ec71de3
 8007a28:	19c161d5 	.word	0x19c161d5
 8007a2c:	bf2a01a0 	.word	0xbf2a01a0
 8007a30:	1110f8a6 	.word	0x1110f8a6
 8007a34:	3f811111 	.word	0x3f811111
 8007a38:	55555549 	.word	0x55555549
 8007a3c:	bfc55555 	.word	0xbfc55555
 8007a40:	55555549 	.word	0x55555549
 8007a44:	3fc55555 	.word	0x3fc55555

08007a48 <fabs>:
 8007a48:	ec53 2b10 	vmov	r2, r3, d0
 8007a4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007a50:	ec43 2b10 	vmov	d0, r2, r3
 8007a54:	4770      	bx	lr
	...

08007a58 <floor>:
 8007a58:	ee10 1a90 	vmov	r1, s1
 8007a5c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007a60:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8007a64:	2b13      	cmp	r3, #19
 8007a66:	b530      	push	{r4, r5, lr}
 8007a68:	ee10 0a10 	vmov	r0, s0
 8007a6c:	ee10 5a10 	vmov	r5, s0
 8007a70:	dc33      	bgt.n	8007ada <floor+0x82>
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	da17      	bge.n	8007aa6 <floor+0x4e>
 8007a76:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8007b38 <floor+0xe0>
 8007a7a:	ee30 0b07 	vadd.f64	d0, d0, d7
 8007a7e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a86:	dd09      	ble.n	8007a9c <floor+0x44>
 8007a88:	2900      	cmp	r1, #0
 8007a8a:	da50      	bge.n	8007b2e <floor+0xd6>
 8007a8c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007a90:	432b      	orrs	r3, r5
 8007a92:	4b2b      	ldr	r3, [pc, #172]	; (8007b40 <floor+0xe8>)
 8007a94:	f04f 0000 	mov.w	r0, #0
 8007a98:	bf18      	it	ne
 8007a9a:	4619      	movne	r1, r3
 8007a9c:	460b      	mov	r3, r1
 8007a9e:	4602      	mov	r2, r0
 8007aa0:	ec43 2b10 	vmov	d0, r2, r3
 8007aa4:	bd30      	pop	{r4, r5, pc}
 8007aa6:	4a27      	ldr	r2, [pc, #156]	; (8007b44 <floor+0xec>)
 8007aa8:	411a      	asrs	r2, r3
 8007aaa:	ea01 0402 	and.w	r4, r1, r2
 8007aae:	432c      	orrs	r4, r5
 8007ab0:	d0f8      	beq.n	8007aa4 <floor+0x4c>
 8007ab2:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8007b38 <floor+0xe0>
 8007ab6:	ee30 0b07 	vadd.f64	d0, d0, d7
 8007aba:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ac2:	ddeb      	ble.n	8007a9c <floor+0x44>
 8007ac4:	2900      	cmp	r1, #0
 8007ac6:	bfbe      	ittt	lt
 8007ac8:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8007acc:	fa40 f303 	asrlt.w	r3, r0, r3
 8007ad0:	18c9      	addlt	r1, r1, r3
 8007ad2:	ea21 0102 	bic.w	r1, r1, r2
 8007ad6:	2000      	movs	r0, #0
 8007ad8:	e7e0      	b.n	8007a9c <floor+0x44>
 8007ada:	2b33      	cmp	r3, #51	; 0x33
 8007adc:	dd05      	ble.n	8007aea <floor+0x92>
 8007ade:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ae2:	d1df      	bne.n	8007aa4 <floor+0x4c>
 8007ae4:	ee30 0b00 	vadd.f64	d0, d0, d0
 8007ae8:	bd30      	pop	{r4, r5, pc}
 8007aea:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8007aee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007af2:	40e2      	lsrs	r2, r4
 8007af4:	4215      	tst	r5, r2
 8007af6:	d0d5      	beq.n	8007aa4 <floor+0x4c>
 8007af8:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 8007b38 <floor+0xe0>
 8007afc:	ee30 0b07 	vadd.f64	d0, d0, d7
 8007b00:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b08:	ddc8      	ble.n	8007a9c <floor+0x44>
 8007b0a:	2900      	cmp	r1, #0
 8007b0c:	da02      	bge.n	8007b14 <floor+0xbc>
 8007b0e:	2b14      	cmp	r3, #20
 8007b10:	d103      	bne.n	8007b1a <floor+0xc2>
 8007b12:	3101      	adds	r1, #1
 8007b14:	ea20 0002 	bic.w	r0, r0, r2
 8007b18:	e7c0      	b.n	8007a9c <floor+0x44>
 8007b1a:	2401      	movs	r4, #1
 8007b1c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8007b20:	fa04 f303 	lsl.w	r3, r4, r3
 8007b24:	4418      	add	r0, r3
 8007b26:	4285      	cmp	r5, r0
 8007b28:	bf88      	it	hi
 8007b2a:	1909      	addhi	r1, r1, r4
 8007b2c:	e7f2      	b.n	8007b14 <floor+0xbc>
 8007b2e:	2000      	movs	r0, #0
 8007b30:	4601      	mov	r1, r0
 8007b32:	e7b3      	b.n	8007a9c <floor+0x44>
 8007b34:	f3af 8000 	nop.w
 8007b38:	8800759c 	.word	0x8800759c
 8007b3c:	7e37e43c 	.word	0x7e37e43c
 8007b40:	bff00000 	.word	0xbff00000
 8007b44:	000fffff 	.word	0x000fffff

08007b48 <scalbn>:
 8007b48:	b500      	push	{lr}
 8007b4a:	ed2d 8b02 	vpush	{d8}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	ed8d 0b00 	vstr	d0, [sp]
 8007b54:	e89d 000a 	ldmia.w	sp, {r1, r3}
 8007b58:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8007b5c:	b9a2      	cbnz	r2, 8007b88 <scalbn+0x40>
 8007b5e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b62:	430b      	orrs	r3, r1
 8007b64:	d03a      	beq.n	8007bdc <scalbn+0x94>
 8007b66:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8007c20 <scalbn+0xd8>
 8007b6a:	4a35      	ldr	r2, [pc, #212]	; (8007c40 <scalbn+0xf8>)
 8007b6c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8007b70:	4290      	cmp	r0, r2
 8007b72:	ed8d 7b00 	vstr	d7, [sp]
 8007b76:	9b01      	ldr	r3, [sp, #4]
 8007b78:	da11      	bge.n	8007b9e <scalbn+0x56>
 8007b7a:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 8007c28 <scalbn+0xe0>
 8007b7e:	ed9d 6b00 	vldr	d6, [sp]
 8007b82:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007b86:	e007      	b.n	8007b98 <scalbn+0x50>
 8007b88:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8007b8c:	428a      	cmp	r2, r1
 8007b8e:	d109      	bne.n	8007ba4 <scalbn+0x5c>
 8007b90:	ed9d 7b00 	vldr	d7, [sp]
 8007b94:	ee37 7b07 	vadd.f64	d7, d7, d7
 8007b98:	ed8d 7b00 	vstr	d7, [sp]
 8007b9c:	e01e      	b.n	8007bdc <scalbn+0x94>
 8007b9e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8007ba2:	3a36      	subs	r2, #54	; 0x36
 8007ba4:	4402      	add	r2, r0
 8007ba6:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007baa:	428a      	cmp	r2, r1
 8007bac:	dd0a      	ble.n	8007bc4 <scalbn+0x7c>
 8007bae:	ed9f 8b20 	vldr	d8, [pc, #128]	; 8007c30 <scalbn+0xe8>
 8007bb2:	eeb0 0b48 	vmov.f64	d0, d8
 8007bb6:	ed9d 1b00 	vldr	d1, [sp]
 8007bba:	f000 f843 	bl	8007c44 <copysign>
 8007bbe:	ee20 7b08 	vmul.f64	d7, d0, d8
 8007bc2:	e7e9      	b.n	8007b98 <scalbn+0x50>
 8007bc4:	2a00      	cmp	r2, #0
 8007bc6:	dd10      	ble.n	8007bea <scalbn+0xa2>
 8007bc8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007bcc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007bd0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007bd4:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8007bd8:	e9cd 0100 	strd	r0, r1, [sp]
 8007bdc:	ed9d 0b00 	vldr	d0, [sp]
 8007be0:	b003      	add	sp, #12
 8007be2:	ecbd 8b02 	vpop	{d8}
 8007be6:	f85d fb04 	ldr.w	pc, [sp], #4
 8007bea:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007bee:	da06      	bge.n	8007bfe <scalbn+0xb6>
 8007bf0:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007bf4:	4298      	cmp	r0, r3
 8007bf6:	dcda      	bgt.n	8007bae <scalbn+0x66>
 8007bf8:	ed9f 8b0b 	vldr	d8, [pc, #44]	; 8007c28 <scalbn+0xe0>
 8007bfc:	e7d9      	b.n	8007bb2 <scalbn+0x6a>
 8007bfe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c02:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007c06:	3236      	adds	r2, #54	; 0x36
 8007c08:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007c0c:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8007c10:	ec41 0b17 	vmov	d7, r0, r1
 8007c14:	ed9f 6b08 	vldr	d6, [pc, #32]	; 8007c38 <scalbn+0xf0>
 8007c18:	e7b3      	b.n	8007b82 <scalbn+0x3a>
 8007c1a:	bf00      	nop
 8007c1c:	f3af 8000 	nop.w
 8007c20:	00000000 	.word	0x00000000
 8007c24:	43500000 	.word	0x43500000
 8007c28:	c2f8f359 	.word	0xc2f8f359
 8007c2c:	01a56e1f 	.word	0x01a56e1f
 8007c30:	8800759c 	.word	0x8800759c
 8007c34:	7e37e43c 	.word	0x7e37e43c
 8007c38:	00000000 	.word	0x00000000
 8007c3c:	3c900000 	.word	0x3c900000
 8007c40:	ffff3cb0 	.word	0xffff3cb0

08007c44 <copysign>:
 8007c44:	ec53 2b10 	vmov	r2, r3, d0
 8007c48:	ee11 0a90 	vmov	r0, s3
 8007c4c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007c50:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8007c54:	ea41 0300 	orr.w	r3, r1, r0
 8007c58:	ec43 2b10 	vmov	d0, r2, r3
 8007c5c:	4770      	bx	lr
	...

08007c60 <__libc_init_array>:
 8007c60:	b570      	push	{r4, r5, r6, lr}
 8007c62:	4e0d      	ldr	r6, [pc, #52]	; (8007c98 <__libc_init_array+0x38>)
 8007c64:	4c0d      	ldr	r4, [pc, #52]	; (8007c9c <__libc_init_array+0x3c>)
 8007c66:	1ba4      	subs	r4, r4, r6
 8007c68:	10a4      	asrs	r4, r4, #2
 8007c6a:	2500      	movs	r5, #0
 8007c6c:	42a5      	cmp	r5, r4
 8007c6e:	d109      	bne.n	8007c84 <__libc_init_array+0x24>
 8007c70:	4e0b      	ldr	r6, [pc, #44]	; (8007ca0 <__libc_init_array+0x40>)
 8007c72:	4c0c      	ldr	r4, [pc, #48]	; (8007ca4 <__libc_init_array+0x44>)
 8007c74:	f000 f82c 	bl	8007cd0 <_init>
 8007c78:	1ba4      	subs	r4, r4, r6
 8007c7a:	10a4      	asrs	r4, r4, #2
 8007c7c:	2500      	movs	r5, #0
 8007c7e:	42a5      	cmp	r5, r4
 8007c80:	d105      	bne.n	8007c8e <__libc_init_array+0x2e>
 8007c82:	bd70      	pop	{r4, r5, r6, pc}
 8007c84:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007c88:	4798      	blx	r3
 8007c8a:	3501      	adds	r5, #1
 8007c8c:	e7ee      	b.n	8007c6c <__libc_init_array+0xc>
 8007c8e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007c92:	4798      	blx	r3
 8007c94:	3501      	adds	r5, #1
 8007c96:	e7f2      	b.n	8007c7e <__libc_init_array+0x1e>
 8007c98:	080080e0 	.word	0x080080e0
 8007c9c:	080080e0 	.word	0x080080e0
 8007ca0:	080080e0 	.word	0x080080e0
 8007ca4:	080080e4 	.word	0x080080e4

08007ca8 <memcpy>:
 8007ca8:	b510      	push	{r4, lr}
 8007caa:	1e43      	subs	r3, r0, #1
 8007cac:	440a      	add	r2, r1
 8007cae:	4291      	cmp	r1, r2
 8007cb0:	d100      	bne.n	8007cb4 <memcpy+0xc>
 8007cb2:	bd10      	pop	{r4, pc}
 8007cb4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cbc:	e7f7      	b.n	8007cae <memcpy+0x6>

08007cbe <memset>:
 8007cbe:	4402      	add	r2, r0
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d100      	bne.n	8007cc8 <memset+0xa>
 8007cc6:	4770      	bx	lr
 8007cc8:	f803 1b01 	strb.w	r1, [r3], #1
 8007ccc:	e7f9      	b.n	8007cc2 <memset+0x4>
	...

08007cd0 <_init>:
 8007cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cd2:	bf00      	nop
 8007cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cd6:	bc08      	pop	{r3}
 8007cd8:	469e      	mov	lr, r3
 8007cda:	4770      	bx	lr

08007cdc <_fini>:
 8007cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cde:	bf00      	nop
 8007ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ce2:	bc08      	pop	{r3}
 8007ce4:	469e      	mov	lr, r3
 8007ce6:	4770      	bx	lr
