verilog work "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/shifter_4.v"
verilog work "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/reset_conditioner_5.v"
verilog work "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/logic_operator_3.v"
verilog work "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/comparer_2.v"
verilog work "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/adder_1.v"
verilog work "C:/Users/PhoebusXS/Documents/GitHub/Eight-Bit-ALU/work/planAhead/Eight-Bit-ALU/Eight-Bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
