-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Mon Nov 25 03:02:11 2024
-- Host        : debwing running 64-bit Debian GNU/Linux 12 (bookworm)
-- Command     : write_vhdl -force -mode funcsim
--               /home/claudio/U/24.2/arqui/g21/Su-invaders/architecture/architecture_stable.srcs/sources_1/ip/background_blue/background_blue_sim_netlist.vhdl
-- Design      : background_blue
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity background_blue_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of background_blue_bindec : entity is "bindec";
end background_blue_bindec;

architecture STRUCTURE of background_blue_bindec is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(3),
      I3 => addra(1),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity background_blue_blk_mem_gen_mux is
  port (
    \^douta\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of background_blue_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end background_blue_blk_mem_gen_mux;

architecture STRUCTURE of background_blue_blk_mem_gen_mux is
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[3]_INST_0_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[3]_INST_0_i_2\ : label is "soft_lutpair0";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[3]_INST_0_i_1_n_0\,
      I2 => \douta[3]\(0),
      I3 => \douta[3]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => DOUTA(0),
      O => \^douta\(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[3]_INST_0_i_1_n_0\,
      I2 => \douta[3]\(1),
      I3 => \douta[3]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[1]\(0),
      O => \^douta\(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \douta[3]_0\(0),
      I1 => \douta[3]_INST_0_i_1_n_0\,
      I2 => \douta[3]\(2),
      I3 => \douta[3]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[2]\(0),
      O => \^douta\(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \douta[3]_0\(1),
      I1 => \douta[3]_INST_0_i_1_n_0\,
      I2 => \douta[3]\(3),
      I3 => \douta[3]_INST_0_i_2_n_0\,
      I4 => sel_pipe_d1(3),
      I5 => \douta[3]_1\(0),
      O => \^douta\(3)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(1),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(0),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity background_blue_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of background_blue_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end background_blue_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of background_blue_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFF66FDFDFFFFFFFFFFEFF740306002107FFFFFFFFFFFF7FDFFF33DBF8FFE",
      INIT_01 => X"4FFFFFFFEFE73FC0560206001FFEFFFE7787BFFEF79FBFBFD9C7F7FEFFFFBFFF",
      INIT_02 => X"F7FE1414618021FFFFFFF7FFFBFEFFFFFFE6FFFAFF7EBFFFF9FFFDFFDFDF9FDF",
      INIT_03 => X"017E7FCFFFFFFF9FEFBFAFFFEFFFF13FFFFEFFFFFFFFEFFDFFBFE7FFFEFFFFFF",
      INIT_04 => X"DDFF3F2BF57FFEDFE797FFFFFFFFFFFFFFFBFFFDFFFFCFFFFFFFFFDFFB016E1C",
      INIT_05 => X"BDFDF7FF7FFFFFFFFEF9FFFFE7F6B6FFFFFFFFFFFFFFFFBD1C4CA07F77FEFF7F",
      INIT_06 => X"FFFFFFFFFFFFFF79B3FFD8FDFFFF19FFFFFA3C023CCFFFEFFFF7FFFBFFFDFFF7",
      INIT_07 => X"FDFFFF7FFFE7DFFFFFFFFFFFEF60903FF7FFFBFFFE5FF7FFF3FCDBFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFBFDFD3FFF7F7FE1FFE7FE7FAFF7FFBFEFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFEFFFFFFFFFFFFFFFFF5FFE7F7FF9FFFFEFFF7F7BFFFFDFBFFFFFF7FFFFF",
      INIT_0A => X"FFFFFFFFFFFFFD77FDBFFF9EEEFDFF7F7BFFFFFFFFFFFDD3EFF5DFFFFFCFBEFF",
      INIT_0B => X"AFE6FFFFFFFFBEE7FFFFFDDFBFFFBFE7FFFFFFFBFDFFFFFEFFFFFF9FFFEFFFFF",
      INIT_0C => X"EFEFFDFF9DFF7FFFFFFE7FFF7FD89FFFFFFFEFFFDFFFFFFFFFFFEFFFFFFFFFFF",
      INIT_0D => X"EDF1CFFEFFFDF1FFEBFFFF7FFEFFBFFFBFFFFFFFECFFFFFFB7DFFFBE6FBFFFE7",
      INIT_0E => X"FF3FFBFFFFF7FFFF7FFFFBFFFFFFFFFDFFFDFBF9FFFF9FA6DDFF3FFDBFFFFFEF",
      INIT_0F => X"FFFFFFFFFDFDFFFFFDFFFF379EFD9FEF39FBFD5FFFFFFFFFF7FBEFFFDFFFFFFF",
      INIT_10 => X"BFFBFDFFFFFAFFFF9FFFE9FFDFFF3FFF7BFF67FFFFFFFDFFFFFFFFFFFFFE7FFF",
      INIT_11 => X"FBBFEFFF1F7FFD8FFFFFFFFFFFFDF6FFFFFFFFFF7FFFF7FFFFBF6FFFFED3FFFF",
      INIT_12 => X"BFFFBEFFF7FFFFFF9FFFFFFEFFFFFFFFFFF79FFEFBFFFFE5FFFFFFFF3FDFFDFF",
      INIT_13 => X"BFFF8FFFFFFEFFFFFFDFFFFFFFFFF7FFFFD97FFCFFFFFFFC79FFFCFBF7FF71FE",
      INIT_14 => X"FFFDFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF1FFFFFCF36FDFFF7FFDEFFDFFFFFEF",
      INIT_15 => X"FFFFFFFE7FFFFFEF7FFFFFC2FFFFFF7FFE7E5FFFF7FFDF37FBFFFDFFFCFFFFFF",
      INIT_16 => X"CE7FE3DFFFFDBFFFFEF7FFD9EAFFEF7FFFFF3FCFDFD7FFFFFEDFDE7FFFFFFFFF",
      INIT_17 => X"DFFFFFFFF6CF7F8EF8FE9FFFFFFEFFFD7FFE7FFFFFFFFDFFEFFFDDFEFFFFBFFD",
      INIT_18 => X"F3EF3FFFFFBF9F7FEFFFFFFFF3FFFFFFFFDFFDFFFFFBFFDFF9FFFBDDFFBFBFFF",
      INIT_19 => X"FDF7FBFEFFFFFFFFFFFFFFB7FFFBFFF7FFFFFFFFDF7FFFFFDFFFFFF7FFFFEFEF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF3BFFFFFFFFFDFFFFEF6BFCE7FF",
      INIT_1B => X"FBFFFFFFFFFFBFFFFFF9DFFFFFFFFFBBFFFFF67FFEFFD7FD8E7B7FFDEFBFFFBF",
      INIT_1C => X"FFFFFFFFDFFB7FFFBFFFEFBFFFEFFF851FFFFFFEDFFFD7FFFFFFFBFFFFDFFFFF",
      INIT_1D => X"BDFFFBFFFDFCFFFFED6D7BFFFFDCF9FFFFFFFFFFFF9FF7DFFFFFFFFF7FFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFEDEBCFFDDFFFFFAFFFFFFFFDFFFFFFFFFFFBFFF79FFEFFFFFFFF",
      INIT_1F => X"FEF3FFFB7EFFFFFEFFFFDFFFFBBFFFFFFFFFEFFDFEE7FFFEB7FEFFCFFFFFFFFF",
      INIT_20 => X"FFFFFF8FFFFFAFFBFE7FFFFFFFFDF7FFFFEFBFFFEF9FCFFFFFFE7FFFF9FFFFFB",
      INIT_21 => X"FFFFFFFFFFFFFFFFFB7FFFFFFFFBFFFFFFBFFDFFFFFFFD99FFFFBFFF7E1FDFFF",
      INIT_22 => X"FFFEFBFF7FFFFFEFBFFFFFFDFFFFFFFFEFFFFFFFF9FFFFFBF9CFFDFFFFFBFFFF",
      INIT_23 => X"FFFFFFFFFFFE5FFF3FE77FFFEBFFFF96F57FFC3FF7FFFFFFF7FFFFFFFFFFBFFF",
      INIT_24 => X"FFFFFA7EEFFDF8FFFFEF7FFF5FFFFFFFFFFFFB37FFFFF7FFF3FFFEFEFFFFFBFF",
      INIT_25 => X"F96FFFFFFFFF77FFBFFFFFEFFFBFFFBBFFFFBFFFFDFFFFFFEFBFDFFFFEFFF79D",
      INIT_26 => X"DFFFFFDFFFEFFFEFEFFBFFFFFBFFFFFFFFFFFFFFFFFDBFFFFFDFEFFFFDFFEEF5",
      INIT_27 => X"FFDFFFFFFFEF7FEFFFFFFFFFFFFFFFFFEFFFFBFDFFFFFFFFFFFFFF9F3FEFFFFF",
      INIT_28 => X"FDFFFFFFEFFFFFFFFFFFFFF3FFFFFBCFFFFFFFFFFFFEFFFEFFFBEFFFFFF3FFFF",
      INIT_29 => X"FFFFFFFFFFFBDFFFF7FEFFFFFFFBF7FFFFBF7FFF1FFFFFFFBF3DFFF7FFFFFFFF",
      INIT_2A => X"FE7FFDFFFF2FE7FBFFFEFFFFF77FE3EFFA7E7FFBFFFF6EFFFBFDBFF7FFFFFFFF",
      INIT_2B => X"FFFFFFFEFFFFFBF7FF0F3FECFE7FFF7FFFFFFFFFFFFFFFFDFFF7FFBFFFFFFFFF",
      INIT_2C => X"FF7F7FE3F93FFDA7FFFFFFFFFFFFFFFFF3FFFFFF6FFFEF73FFEFFFFFFFD7FFDF",
      INIT_2D => X"F3DBFFFFFFFFFF7FFFDF2DFEFBFFFFFFFFFFFFFFFFFFFFFFFFF7F6FFFFBFFFFC",
      INIT_2E => X"FECFFEFFFFDFFDBFFFFFFFFFFD8E3EFFFFFFFFFFFFDFFFFFFCEFF7FFFFFFFE6F",
      INIT_2F => X"FFFF7FFFFFFFDA3003399FFFFFFFFFFFFFFFF3DFBFFDF73FEFF4F93BFFFF7FFF",
      INIT_30 => X"F9FB00019FFFFEFFFFFDFFFFFF7BFFFFF77F9FC7FF7F0FFFF9FFFE6BF7FFFFFE",
      INIT_31 => X"FEFFE7FFFDFFFFFBFFFDF7FFDDFFFFF7F9FFF79FFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"7FFFFFFFDFDFEDEFE7F9FFFF97EFFF5FFFFFFFFFFFFBFFFFFFFFFF44000A19FF",
      INIT_33 => X"B4FFFB0FBF3FFFBFFF7FFFFFFFFFFFFFFF7FFFFFFFE85600B80027FFFF3FFFFF",
      INIT_34 => X"9FFFDBFFFFFFFFFF9D9FFFFFFFFFFFFAB1B01A8001FFFFFF7FF3FDEBFFFFFFEF",
      INIT_35 => X"FFFFFFFFFFFEFFFBFFFE8C0300896531FEFFBFFFFFCFFFFFFF9DFA77DBF5FDFB",
      INIT_36 => X"F7FFFFDBE920002600431F7FF9FEFFFF77FCFFFFE3FF7FDFFF7FFFDDF7FFFF7F",
      INIT_37 => X"00010007007FFFFFEBFFFFFFFF9BFFBFFFF9E7F7BBFDDFEFFFDFFFFFFFFFFFFF",
      INIT_38 => X"BFF9FFFEFFFEFFFFBFF1DFFFFFFFFFFFB5FF7FFFFFFFFFBFFFB7FFFF7FFFFE0F",
      INIT_39 => X"FEFFF3FFF9EFBFBF7FFDC37DFFFFF5FFBFFDFFFB7FBFFFFFDEC00C000D81BA00",
      INIT_3A => X"F37C3F6DDFDFFF7FFF7FFBFFFFFFFF9FFFFFFF9420000301C02833F7FFFEFFFF",
      INIT_3B => X"FF77FFF1FFFFFFFFFBFFFFFFF7F18008140614008E0DFFFFEF7FEFFFFFFFFFFC",
      INIT_3C => X"FFF3FFBFFFFDFFFE60CCC0016001B0E07FFFFFFFBFFFFFCEFB77EFFFE7FBBEF9",
      INIT_3D => X"BFFF07000880126C0B0001FFFF7FFFFFFFFDFFFEDCBFFFCFFBE77FFFDFFF59FF",
      INIT_3E => X"000001010C077FFFFFFD7FFFFDFFFF7EEEFCFF7FFFEF7FFFFBFFBDFFFFFFFFFF",
      INIT_3F => X"53FFFFF7FFFFFFDFFFBFFEFFFFF7F7FFF7FFFFFFFFFFFFFFFFFFFFFFB06E4083",
      INIT_40 => X"FFFBFFB9FFBFEFF9EBFDBFFFFFFFFFFFFFFF7FFFFFFF880005C0800000001218",
      INIT_41 => X"F7FC3DBCDF7F57BFFFDFFFFDFF7FFDFFF8C0600D0800006000438AFFFFFF3FFF",
      INIT_42 => X"79FBFFFFFFFFCFFFFFFFFFC040380000000240000CC3FFFFF7DFFBFFBFFBFFFF",
      INIT_43 => X"FF5FFFFFFFC40802000180000000006007FFFFFF37BFFFFE3FFF7D777FFFCE6E",
      INIT_44 => X"60C0002000800000040080FFFFFDFFFBFFFFFFFFFFFF7BFF3FFDCFFFFFFFFFFF",
      INIT_45 => X"080008809003FFFEFFFFFFFFBFFBFAF1FFDFFFFE793FEFFFF3FFFE7FF7E7FDF7",
      INIT_46 => X"2FFFFFFFFFFFDAFB7FDF9FEDDFF72BFFFEFFFFFFFDFFFFFEFFFF8AC020030000",
      INIT_47 => X"FFFF7FEEFFC6FEF7FFFB3FDFFFFFBFFFFFFFF7FF55E401000000040000000000",
      INIT_48 => X"FFFF7FFFE2BFFFFFFFFFFF3FF7FFE4562D8700004000000000018005FEFF7BFF",
      INIT_49 => X"FFFEFD7FFFF3FF7FFE1182111000008000002408001DFFFFFDFFFFFFFFEFFFFF",
      INIT_4A => X"BFFFF608104800000004004801600C0389FFFFFFFFFFFFBFFF57FFFFFDF9FFBF",
      INIT_4B => X"800828400004000700D0000FFFFF7FFFFFFAFEEF4BFF1FDF9FFFF3FFEEFFBFFF",
      INIT_4C => X"000000206341BFFEFFFFFFBFDFEFFFFFE3FFDEFFFFDFFFCFBDFEBEBFFC700010",
      INIT_4D => X"C11FED9FFFFBBFFFFF9FFDBFFF23F3FFFFF79FBFFFFDBFE12000000222080001",
      INIT_4E => X"6BFFFE3FEFBFFDFFFDFFFFD7DFF7FFFFFFFF188002002080C200011000000094",
      INIT_4F => X"FFF7FC3FFFFE4FFFFEFFFFFFF12000000000000C0010000000040581FFDFFFFE",
      INIT_50 => X"FFE5EFFFFF67E0E0020040020000406000000000181A1FFFFBDFFFFBFFF5FFFF",
      INIT_51 => X"FE00002000002000000400001004400CF9FFFFBFFEFFFFFF7FEFEFFFFFF7FFFF",
      INIT_52 => X"018001000002004026018DD6FF6DFFF9FFFBDFFFCEFD9FFF7FFF5DFFDFFFE7E7",
      INIT_53 => X"21041800195E5FFFDFFFFFFFBDFFFFF7F9FFFBFEE7FBFFFDBEFFFFE101000000",
      INIT_54 => X"717FF7FFFEEFFFF9FFFFFFF7F9FF0FFFD7FFFBFFFFF810118000031800008000",
      INIT_55 => X"BBDB8FFFFFFBDF9F7FBFFF9F5FFF7FF62000000000001000024010B050901008",
      INIT_56 => X"FFBFD71FEFFFFFFFFFFFC3C0000100010000010003000000000C8D87FFFFFFEC",
      INIT_57 => X"FFEFCFFFFC2E002180400810000004000500002000463FFFE7F7DFFBFFFFFFEF",
      INIT_58 => X"1C000C040000000400000000020002000FFFEFFFFFFFFFFFFF3FFFFE7FEBFE7F",
      INIT_59 => X"00100080000600200080007E7FFFFFFFBFFFEFF7FFFFFF7EFBFFFFEDFFFFFF02",
      INIT_5A => X"0050009CA003FFFFFFFFFFCFFFFFFF3F7F9F3FFFFFFFFFFFFFF0804000200030",
      INIT_5B => X"0FEFFF7FBFFE7FFF7FE6FFFF3BBFFFFFFFBFFFFF083040020200200000190D12",
      INIT_5C => X"FFFFFFEFEBCFFFECFFFFF7EFBFFFE8C00400000018000000001000060000480C",
      INIT_5D => X"FF7EDFFDFEDFFF7FFD8886000000098000000000000000000000C3FEFFF7FFFB",
      INIT_5E => X"FFEFFFE00002200000000000000000000000000790FFFFE3FFFBFFFFFFFC6FD7",
      INIT_5F => X"0F002000000000000000002000400103FFFFBFFFFFFFFFCFEDFDFF77FDFFCFFF",
      INIT_60 => X"0000000380000003081CBFFFFFFFFFFFFFFCFFFFC1FFFCDFFDC77FFFEFBC8040",
      INIT_61 => X"000010804FFFFFFFFCFFFC86FFFFB76FFD9DEFDA77EFFEEFCCC0014000410000",
      INIT_62 => X"FDFFFF7FFF1C1FFF7DFFFBBDDCFFBFAFFFDEDD0A000800041400000000000000",
      INIT_63 => X"FBFDFEEFFFFFFFEBFFFFE7FEEF0060602020000D0286000000000220008C04FF",
      INIT_64 => X"EEFFFFFFFAFFFFF86C000000010000000000000002080000061FDFFDFFFFFFCF",
      INIT_65 => X"FFFF078000000058004010000000000000006073FFFFFFFFFFFDFFDFDFEFFFFF",
      INIT_66 => X"30000000032000000000000026037FFFF7FFFFFFFFFF6FFFDBFFFFF9EFFFFFFF",
      INIT_67 => X"000000200000000637FFFFFFFFFFB9EFFBFFF6FFFFFFFEF7FFFFFFFFFC000040",
      INIT_68 => X"1DE00C7FFFFFFBEDFFBEFFFFFF7CFF7FCFFFF7FFFFFFFFC02004800008600000",
      INIT_69 => X"FF2FFFFFFDFFFF3FFFBBDFF9FFDFFFFFFFF70000089800000008300000020000",
      INIT_6A => X"7CFFF7FFFFFF7FFDFFBF3EFF7008022000000000000000000000070000FFFF7F",
      INIT_6B => X"FF3FFFF3FFFFF0100000018001000018000000000040C005FDFFEFBF7FFDFFFB",
      INIT_6C => X"FF3180000000000202410060000000001420FFDFF9FFDFEFDFFF3FD9F1FFFFFF",
      INIT_6D => X"0080301020000000000080031FFFFF7FFF7DFFFBFBFF3F2FFFFFFFFFFF7F7FFF",
      INIT_6E => X"00000100180031E7FFFBFFFEFFFFFFFFEFF8FF7FFFFF1FEFBFFFFFF320000000",
      INIT_6F => X"002FFFBBF3FF7FFFFFFEF9FF1EF7FDFFF7DBFBFFFFFFC4C02008000600000300",
      INIT_70 => X"F7FFFFFF2F2FFFE1FFFFFFFDBFFFFDFFF840200010020000000000800000804B",
      INIT_71 => X"EFFBFECBBFFFBFFFF7FBFFE0040004004000018200010010200D0033FFFFFFDF",
      INIT_72 => X"FBFFFDFFDFFF08C009000001000810400000880000173EFFFFFFF75FF9FFFBFF",
      INIT_73 => X"F8862C090008000000000000080400070FE7FFFFFFF7FBFFFDFFFFFFFDFE7FFF",
      INIT_74 => X"5000000000100000100043FFFFF3FFEFFFFFFFE78FFDFFCFFFFF5EFEFFFBDFFF",
      INIT_75 => X"080000200C1FFFFD7FF7FFDFFE77AFFBFFFFFBFFFBF1F7FF7CFFFB8220801080",
      INIT_76 => X"FCFFDFFFFEFF7FFFF9F9FFFF3FAFD9D73E7FFBFFFBCCBC004001000000000000",
      INIT_77 => X"DFDFFFDFDFFCFFFFFE7F7FEFBD6FF7FFC1840400000000000000000000100447",
      INIT_78 => X"CFC7BFFF1FFF3FDFFFFFFF8040010000200000200000080400007FFFFFFFFFF9",
      INIT_79 => X"FDFFFFFF7FFE20C800004008400081000002400207FFFFFFFFFFDFFF7CCFFBFF",
      INIT_7A => X"D586C6C20030000000000020840490797FFFFFFF7FFFFFBFE7FFE7FDC3FE7FBF",
      INIT_7B => X"0004020018200000080F7FFF7FFF37FFFFFFFE7DFE5FFCDDF3FF37F9EFFF7FFF",
      INIT_7C => X"028002077FFF0FBCFFBDFFFDFFF5CFFBBF9FD9DFBF5FFAFFFFFFFF05C0310004",
      INIT_7D => X"FFFFFF6FFFFFFF1B8CFBFF91FCCFFFFFFFBFFDF5FFEFCE088000880000000808",
      INIT_7E => X"FDCFD9FCFEB1FFDEFFFBB7F7EFFFBFFFFFED9C29900140002000000004017FFF",
      INIT_7F => X"F9FFFFFFFBF77FFEDEFFFEFFF0E10020040400188040004007FDFFFFFFFFFEFB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7FFFFFFFFFFFF700100080001882200002A41FFFFFFFF7FFEFFFFFFF79EFE8F3",
      INIT_01 => X"FFFC00000C0300002000803100BFFFDE7FEFFF3FFFFFFFBEFB5DFF87FBFBFF46",
      INIT_02 => X"008000040001860FFFFFFEEEFFFCF7FFFFBEBFDA3EFE6FB3B7FF7FF75FFFFFFF",
      INIT_03 => X"2023FFFFFFFDFF9FFFFFEEF6E73FFF7BFEFFE6FBFFFEFFFFFDFFFFFFE6401C41",
      INIT_04 => X"FFF97FFFFEDFC872FF9FBFE6FF6FB7EFFEEFFF9EFFFFFE2481C0001000084000",
      INIT_05 => X"F398DFFFC87EEFFCFDFFFFDDE5DBFBFFBFFCD00800200000000000003FEFFFFB",
      INIT_06 => X"EBFFFFFFFFFF6D5FFFFFBFFFE000014200000006000000FFFFFFFFFF7FFFF0D7",
      INIT_07 => X"DFFFFFDF5FFFFF030040020000006000200F77FDFFFF7F7FFFBF71BD9FCFFFA7",
      INIT_08 => X"FFF8B0010420004000600380FFFFDFFFEFFFFFFFFE5FBE7CF73FFF37FFFFFEFF",
      INIT_09 => X"000000022005FFFF7FFFFEFFFFBFFB8FF0F7FE5FDF5F73FFFFEFFF7BFF3FFFF7",
      INIT_0A => X"03DFF7FFBFFFFFFFFFDFFF8F9FEBF9D8FF7DFFDFFFDE3DFFFFFFFE77B0001000",
      INIT_0B => X"FFBFFFEFEFFBFFDCDFF9DFBFF7B5FFFFDDFFFEFFFFFFBF083000200000030008",
      INIT_0C => X"DFFFFDFF7FFFFFFFFFFFFD7FFFFFFFFFFFFA045400000000320127FFFBFFF7FF",
      INIT_0D => X"FFFFFF7DFFFFFFFFFFFFFFFFFC00000010400002010DFFEFFFFFFFFFFE7FFDF7",
      INIT_0E => X"BFFF9FFFFFFFFF480404100000000001DFFFFFFFCFFE7F7FFFFD7BFFFBBCFFFF",
      INIT_0F => X"FFB0000072000080800DFFFFF4FFFFFFCFF7F9FFDED3FFFE6BBAFFFE4FF7FFF9",
      INIT_10 => X"00040101F3FFFFDF7FFFFFFF9FFFFFFFFFBFFBFBF7FE3E3F7EBFFFF7FFFFDFFF",
      INIT_11 => X"FFFFFFF9FDFFFDFFF2B3F7FFFBDFBFF7CCFFCF7FF9FF9FDDFDFFFBF280200500",
      INIT_12 => X"FFFFDFBF3F7FFFFFFE4E1DFFFFEFFFFFFFFFE7FFFFFFE010000002004011187F",
      INIT_13 => X"9E7DFEE7ABFF979FF7FE775FFDFFFFFBFF071040003000003007FC7DCFDFFFFF",
      INIT_14 => X"F7FFFF3FF7FF7EFBFFFFF7FD4008000000000005FFFBDFFFFFFBFFDFF9FFDFF3",
      INIT_15 => X"EFFFFFFF7FFFFE888000000001023FFEFBD7FFFFFFFDFFFEFDFF3FF7FBDFFBF9",
      INIT_16 => X"FF0C5C0000102001A7FFFFB5FEBF9FFFFFFFF67FFFFEFF7FFFFEBFFFFFFBFF7D",
      INIT_17 => X"0005627DFFFCFFEFF97BFFFFDF6FFFFFFFFAFFEEFF7FDFFF3BBFFF9EDFCFFDFF",
      INIT_18 => X"7FF7AEFFFFFFFFF8DFFFFC77BFEFBFFB7DFFBFFFEFFF6FFFFFFFFFF8C5000184",
      INIT_19 => X"FFFCFFBFFBFFEFFEFFABFEFFF7EFFE3E9FBFFFE7FDFFA760440C0C80107BC7FF",
      INIT_1A => X"F7DBFFFAFD6FFFFE9FF75FFFFF7FFFFFF64F1400190900039FF7FFFFFEFBFF7F",
      INIT_1B => X"FFFEFFFFFFFBEDD7FFFFFFF662400D79A00033FFFD9FEE7FFFFFFFDFFFFBFFFF",
      INIT_1C => X"FFFFFFFFFFFBC600042000602767FFFFFFFFFFFFFBEFFFFFFFE7F7F3F7EE6FEF",
      INIT_1D => X"FC09C0C0000003FEFFFE7FFFFEF7FFFEB77FFFFDFF6FBE7F77BFBFBDF7DE7FFB",
      INIT_1E => X"601FFFEEF37DFEFEFFDFFFFC7FB6FFFFF7FEF77DBBDF8FFFF9FFBFF7FFFDFFFF",
      INIT_1F => X"FFFFFFFFFFDF8FE7DFFEF33FF77FCFFFC7F7FFBFFF9EFFFFFFFFFFC3EC002900",
      INIT_20 => X"FFF67BFEFE6B8FFF7FFFECFFCF7997FFFFFFEFFFFFFE0E900650A01DFFFEBFFF",
      INIT_21 => X"B7DFFDFFFFFFFBFFFFFFFFFFFFF87FFFF4A10041026DFFFBFBFFFEFFECFF7FFF",
      INIT_22 => X"7FFFFFFFEFFF3FFFFFFFFFDE011204831FFCFF1FFFFBFFCFFFFE7FFF7F9FEDFB",
      INIT_23 => X"FFFFFFFFFFBD610030C029FFFFFFFFFF7FFFFBF7FF7FFDEFFFDFDFFF2DFFFDFE",
      INIT_24 => X"F8D830F6217FFFFFFFFFE7FFFEFFFFEFFFDFBFFFFED3DEFFFF76FFFFFFBF9EFF",
      INIT_25 => X"7FFFEFFFFFFFFFFFFF7E7FFFF9FFFFFF2FFBFFFE5FFFFBD39FFFFFFFFFBFEFFF",
      INIT_26 => X"FF3FEFFFFF9FBFFEFF67FEFFFFFFFFFFF78FFFFF7E67FFFFFFFF7FECF3480E3F",
      INIT_27 => X"7FEFFFFC7F7CFFFBFFFDFFFFFDFFFFFEBDDFFFFFF7FFEF80183FFFFFFFFFCF7F",
      INIT_28 => X"7FF7BFFF7FBFFFDF5FFEBFBDFFFEFEFFFC3B10FFFFFFFFFBE7FFFFFFFFFFFFF8",
      INIT_29 => X"FF6FFAFFF3FBCF7FFFFFFFDF3FE7FFFDFFFFAFFFFBDFBFFFFFFEFBFFFBFFAFCC",
      INIT_2A => X"E5BBFFFFFFFF7FFFFE7FDFFFFFFF7FEFFE7FFFFFEDFFFBFBFFFFFFFFCFEECF4F",
      INIT_2B => X"FFFFFFFFFFFFFFF36FFFFFFFFF7FEFFFDBFFFFFFFDFFEBFEFFF3FFE72FFFFFFF",
      INIT_2C => X"FFFFE7FF7FFFFFFFFFF7FFFFDFF7FFFFFF3FFFF7FB9FFE7FFF7DFEFFFFE7FEFF",
      INIT_2D => X"FFBFFFFFFFFFEFFFFFF9EFE1FFCFFFFF3FDFF7FFBEBFEFBFFFFFFFFFFFFFFEFF",
      INIT_2E => X"FFEFEFE7FFFF76FEF7B7EFFFFFFFEFEFFFFFEFFFFFCFFEFFFEFF9FFFF8FFF7FF",
      INIT_2F => X"FECFFF4BFFBF7FF7FFEFF9FFFF77FFF9F7FFFFEFDFFFFFFFFFCBFFFFFDFFFFFF",
      INIT_30 => X"FDFFFF3FFFFFF7EFFCAD8FFF7FFFCFFEFFFFFFDFFFF7FFFF77FFFBFAFFFEFF5D",
      INIT_31 => X"FFFBFFDFF79FFFFFDFFDDAFFFFBDFFEFFFFF5FFFF9FFF7FFFFF5FBF7FFE4FFF9",
      INIT_32 => X"FF7FFEFFBEFFFDFF7FEFFFFFFFFF7BAFFFFF7BF73FFF7EFBF7DFFFBFFBF7FFCF",
      INIT_33 => X"FFF7FBFFFFEFFDEFE7FF7FBFFFFF619FF3FFFFFDFFFFFFEFFBBEFFDFDFF3FFEF",
      INIT_34 => X"BFFFFFDFFDF9FFFBFFFDFEFFDFFFFFFFFFFF7FBBFFFFFFFFDFFFFFF6FEFFFBFF",
      INIT_35 => X"FBFFD3F7C7FFFFFFFCFFFFFF6E7FFFFFF7FFFE7FEFFFFFFFDFFFFFFFF7BFFFFF",
      INIT_36 => X"FEBFFC5FFFFFFFF7FFFFF6E7FFEFBFFFFFFFFFFFFFFF7FFEFFFFFFBFFFFFFFFF",
      INIT_37 => X"FFEFE7FFFFFFFE5FFFFFFFFFFFFFFFF7FFFFFFEFFFFBFFFFFFFFFFFFFFFFBF7F",
      INIT_38 => X"D7FFFBFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFDFFFDFFFFBFFFF7FEDDF3BF9FF5F",
      INIT_39 => X"77FFFFFFFFFFFFFFFFFFEF9FFFFFFFFFFFFDFFFFFFFFFF77FEFBBFFFFFFFFF7F",
      INIT_3A => X"FFDFFFFFFFF7BFFFFF9FFBFFFFFFFFFFFFFFFFFFB7FFFFF7FFFFEBEFFFF7FFFF",
      INIT_3B => X"C7FFFFB9FFFFBFBFE27FFFFFFB99BE8FFFFEFFFFFFFDFFFDFFF7FF7FFFEFFFFF",
      INIT_3C => X"FFFFFFCFFFFEF3FFFEEF7FFFFFFFFFFFFFFFF7F7FFFBFFDFFFFFFF9FFFFFFFFD",
      INIT_3D => X"FF39FFEFFFF7FFFCFBFFFDFEFF7FFEFFBBFFF9FFFFFFFFEFFCF4C08FEFFFFFFF",
      INIT_3E => X"EFFFFFBFFFFDFBFFFFFFFDFFFFFFE3FF7FFFFFEE0D883FFFFFFFCFFFFFFFFFCF",
      INIT_3F => X"FFFFFFDFFFFFFFFFFFEFFEFFFFDB4060009FFEFFDFFFFFFFDFFFEFFFDFFDDF7F",
      INIT_40 => X"FFFFFBFFFFFFFFFDC82D0877BFFFFFFFFBFFFFFFF9FFFAFFFFFFFFFFBCFFFFFF",
      INIT_41 => X"FFFFFC8006874AFBFFFFFDFCEFFFFEFFFFBFDF7FFFFFFBFFFFFFF7FFFFFFF3FF",
      INIT_42 => X"2023FFFFFBFFDE7FFFEFFFFF3EFFBFFFF7FFFFF9FF5FFFFFFFFFFFFBFFFFFFFF",
      INIT_43 => X"EFF7FFFFFFFFFFEFFFFFFFEFFFFFBFFDE7FFFFFFFFFBDF9FFFFFFFFFFE6800C4",
      INIT_44 => X"FFFFFFFFFFF7FFFFFFFFFF63EFFFFDFFFBFBFFFFFFFFFF003005301417FFFFFB",
      INIT_45 => X"7EFFEFFFCFBFBFFFFDFFFFFBFFFFFFFFBEEC02000B104603FFFFFBFFFFFFFDEF",
      INIT_46 => X"FFFFFFDFDFFF3FFFFFDFFFF1C600000003F09FFFFFFFFFFE7FFFF7FFFFFDFFFF",
      INIT_47 => X"FCFFBFFEFF6344E0020000000817FFC7BFFFF7FFFFFB3FFFFFDF77FFF7FFFFFB",
      INIT_48 => X"360000000100E003878EFBFFF7FFFFFF7FFFFFFDFFFFFFFFEFE7FBFFFFFFFDF6",
      INIT_49 => X"04853003593FFFFBFFBFFCFFFFFFFFFFFFFFFBFFFFAFDFFBFFFBFDFFBFFFFFEC",
      INIT_4A => X"00DFFEFDFFFDFFFFFFE7FBFDFFFFFFFFE3F7FEFFFFDFFFFFFF2367D000400020",
      INIT_4B => X"FFFF64FFFFFFFFFFFFFFEE7FDFFFFF3FFFF7F80E11B3020A0000000848603428",
      INIT_4C => X"FFFFFFFDFF7FFFFFFFFFFFFFBD80E25C00000008800040050C770C113DFDEFFF",
      INIT_4D => X"FFF7DFFFFFFFFC0C00086005885800000000004074C90D1FFDFFFFFCC52273FF",
      INIT_4E => X"FA40C0040800180000000000E00440851E784FFFFFE621CD3FFFFFFFFFFFFFF3",
      INIT_4F => X"0404048800001000806000BA0E0FFDE110846185EFFB9FFFFFFF7FFFFFDFFFFF",
      INIT_50 => X"000008480008C0E1C6092000D6004EFFFFFFFEFE7FFFFFFCDFFFFF8201C08080",
      INIT_51 => X"832071C038000000243FEFBFFFFFEFFAFFFFFDDF7FA9A0F60010240000200000",
      INIT_52 => X"000802087FFFFFF7FFFFFFFFFFFFFFFBA80D00300E0200000000032001208000",
      INIT_53 => X"FF3FBDFBFFFF9FFFFFBE99F8060E00000000C300000900031080001700081180",
      INIT_54 => X"E7FDFFFFFC1E00065000000004200800200007880006008430C3000A813881DF",
      INIT_55 => X"99002800008000000040C2010020000004212000C8814802481FFFFF7FCFFFFD",
      INIT_56 => X"0000000C00003060386030C20003080200006601DFFFFFBFFFE7BEFFDFDFFFE1",
      INIT_57 => X"010200000004000030000000010019FFFFF7DFFF7FFFFFFDDFF0008004001A19",
      INIT_58 => X"000E180000102A00085F7FFBFFFBFFEFFFFDF7FE000000600028800400000000",
      INIT_59 => X"05800171FFEFBFFFFBFFFFFFFFB787040002000098084000000000002040000C",
      INIT_5A => X"FBFFBFFBFFFFDFFFF82000040018001000000018080064000800801000000000",
      INIT_5B => X"7FFFFF9000018000003100040000800000C040000000000001020000A0A407FF",
      INIT_5C => X"184002010000400000000000080000000000041800010D08807BFFBFFFFFFFFF",
      INIT_5D => X"000200000008000000C00000100000000010C408FFFFFFFFBFFE3F7FFFF80000",
      INIT_5E => X"00000400000000060010001807018EFFFE77FB8FF7FFFFFF0800000008702000",
      INIT_5F => X"008018210004002D40F3FDFEFFFFFFFFFFDE7480100000004500000000003000",
      INIT_60 => X"0500130FFFDFFFDE7FBFFFFFF750010000010010000000000000500000000400",
      INIT_61 => X"FFFDFFCFFFFFFFF0C4C004200000000000000000001000000020000000030000",
      INIT_62 => X"7FFF0C002048240000000010000042010000000000000004000000108001F7FF",
      INIT_63 => X"008000000000002000300000000010C01000030000006000AE7FFFFFFFFFE7FF",
      INIT_64 => X"0004040100000008000501000006000E000003FFFFFFFFFEFEA7FFFFF0000600",
      INIT_65 => X"0000000000100840000876B106B7FFFFFFFFF1E7FF7FFF080000000000000000",
      INIT_66 => X"000000018808001BFF9FBFFF7FFFFFEFFFF08040028000000200060408020800",
      INIT_67 => X"00005FF8FFFFFFFFFBFFDFFF040A020000004020184000004000000000000000",
      INIT_68 => X"FBF3FFBF3FFFE100000300200000004020000000000000008000E20200000000",
      INIT_69 => X"FF018000100200C00002060000000040200008000400300200000280003FFFFE",
      INIT_6A => X"0000000020001000000002000000002000000C48002194A3FFFFF79FFF7FFFFD",
      INIT_6B => X"0000000000000080000030020E80000000087FFFFFFFDFFFFFFFFFF880004C00",
      INIT_6C => X"001800020200020000001F808FDFFFFFFFFFFDFEFFFF0E000010000000000000",
      INIT_6D => X"000301042019A63FEFFFFFFFF7FFFFFCF2E38000000000000000000008000000",
      INIT_6E => X"9027FFFBF7FBFFBFFFFFFFA00000000000000000000000000000000000001000",
      INIT_6F => X"BFFF7EDF7FF98000000000000000004000000000000020000000000010100060",
      INIT_70 => X"82410000000000000004000000000414000100000000194004010100BFFFFFFF",
      INIT_71 => X"8800000C0000000040000000100200000185000000030FFBFFFFFFCDFFFFFFFF",
      INIT_72 => X"0000000000000000A00001400000080001FFFFFFB5FE79FFFEFFF82C00000001",
      INIT_73 => X"00000000080000000001081FFFFFFF7F3FFFFFFFFF8000000880C18000000000",
      INIT_74 => X"000002006003FFFFFEFFEF0EFDFFFFF840380002280000000000000440000000",
      INIT_75 => X"7FFFDFFFFFFF6FFFFF7FA0038003400200600400000000000000400048000000",
      INIT_76 => X"BF7FFFFFFE000000080000000080000008000000000021000005000000200000",
      INIT_77 => X"00000002000000000000000000021800000000010000004000181FDFFBFB7F7E",
      INIT_78 => X"0200800000000400040400004000100000002021067FFFFFFFFFFFFFFFFFFFE0",
      INIT_79 => X"9040000100216000000000060000017FFFFFFF7EFFFEFFFFFCFF000000000030",
      INIT_7A => X"00000000200008000401FFFFEFFFFBFFFEFF3FFFE60100000000001000004009",
      INIT_7B => X"800000007FEFFFFFFFDFFC8FFFFFFEF008000200000280000400800040000003",
      INIT_7C => X"FFFFFFFDFFFFF9FFFF8384800000000040000000000004000000000000000101",
      INIT_7D => X"FFFFFF7E38400C00000004000080000000000100080000000010080000C087FF",
      INIT_7E => X"004000000104000001040000008000800000000000000818187FFFFFFFFFFB7F",
      INIT_7F => X"102000200000000010000020000200008081C10BBFFFFFFFFCFEFE77FFFFF360",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \background_blue_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra_16_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \background_blue_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \background_blue_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \background_blue_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal addra_16_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_16_sp_1 <= addra_16_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5555555555555555555595565665566555540574000000000000000001600000",
      INIT_01 => X"0000000000004000000000040400001009000010000280000010080555695595",
      INIT_02 => X"575565555595D541440000000500000000091000000000000000000400000000",
      INIT_03 => X"00140000000000016000518500000C045555555555555555556565555A555555",
      INIT_04 => X"0000004001000000000000001000000000006000000040000000000000000240",
      INIT_05 => X"0C081450055555555555555555556655555A5555555595555571565544514000",
      INIT_06 => X"0010000000000000000000000000000000000000000044000000010000000060",
      INIT_07 => X"5555555559555555555565A59555715555401180000000000002000000000000",
      INIT_08 => X"0000000000000000000000040000000000400000140000000505555555555555",
      INIT_09 => X"6955559555554410000000000000000000000000000000000000000000000404",
      INIT_0A => X"000012040050040000040E400005A55555555555555555595555555555555655",
      INIT_0B => X"0010000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"F004141555555555555555555555595555557555957955555555FB6400000000",
      INIT_0D => X"0000000000000000000000000000000000000050000000000014500400020500",
      INIT_0E => X"555A555555556D55559555655555555A60140000000000000000000000000000",
      INIT_0F => X"0000180000400000D00000000015100000000001004400105555555655555555",
      INIT_10 => X"64A5555555540400000000000000000010000000000000000000000000140000",
      INIT_11 => X"000000000000000300100004015555555595555555655A55555555555555B555",
      INIT_12 => X"0000010000000000000000004100000000000000000000000000000020000100",
      INIT_13 => X"0405555555555555555555555955555555555555555455555555640000100000",
      INIT_14 => X"0000000000000000000000000000400000000000000080000000000001100000",
      INIT_15 => X"555555555555955A555557655555555903000000000000000001000018000010",
      INIT_16 => X"0000004000000000000000000000040000000028050055565555555551555555",
      INIT_17 => X"555D565554050000000000000000024000010000044000000000000000000000",
      INIT_18 => X"0000000800000000000101555595555555555555555655555956555555559555",
      INIT_19 => X"0001000000000000000000000000000000000000000000040000000040000000",
      INIT_1A => X"556545555555555755155555565D55555555555555655D555555000000000100",
      INIT_1B => X"00000000000000000000000000000000000400000004000000000018D0501401",
      INIT_1C => X"559555555555555555565555559555010000D000070000000000000000000000",
      INIT_1D => X"0000000000140800000004000000004418000001415555655555555555555556",
      INIT_1E => X"555555550102A540000000000000000000000000000000000001000000000000",
      INIT_1F => X"100001244000000002556555555555555555555557555555556555A559555655",
      INIT_20 => X"0000500000000000000000000000010000000010000004C00000000000000000",
      INIT_21 => X"555555555555555555555555555575556555555555555A55554002C640000000",
      INIT_22 => X"000000000000010000040000000000001000000000000003400001100005D655",
      INIT_23 => X"555555555555599555555555555550401D100000000140000000000000C00000",
      INIT_24 => X"1000040000000000000014000000000151405654C55555555555655655555555",
      INIT_25 => X"55555B540000100000040000000000001506C020000000000000000000000004",
      INIT_26 => X"000000000151555555A5B5555555559555555555555575556569555555555555",
      INIT_27 => X"0000000000000000000000000010100000000040001000000000000050004000",
      INIT_28 => X"5555555555955555555555555565695555955755555955555410000000000400",
      INIT_29 => X"0000000000000000000000000000000000040000000000000000115555565655",
      INIT_2A => X"55555575555595555555555555550040000000040000000000000000A0000000",
      INIT_2B => X"0000000000000000000000140000140155555555555555555555155555555555",
      INIT_2C => X"5555550040000400000000000000000000800000000000000000604000000000",
      INIT_2D => X"000000051555555555555555955755D555555555555555569655555555565555",
      INIT_2E => X"0000000000000001400000000000000000000000000400000000000000100800",
      INIT_2F => X"5555556555555555551555555655575555555555555555554000040000000000",
      INIT_30 => X"0010000000000000000000000028000000000001000000120515555555595555",
      INIT_31 => X"55555655555555A55655556555050000900007C0000000000000000000000000",
      INIT_32 => X"00000C000000040000C00010044559555555555555555555555555555555D555",
      INIT_33 => X"5555450000500000000000000000100000000004000010000000014000000000",
      INIT_34 => X"000145555D5555555555555555565555555555555555555555555255555555D5",
      INIT_35 => X"0000000009000000400000000001000000000000000000000000004400008004",
      INIT_36 => X"5565555555555555555555555555555F55565555595555540500019400000000",
      INIT_37 => X"0020000000000001800000100000000001000400080000555559555555575555",
      INIT_38 => X"5595555555555556555555555425005040000000140000000100000000000000",
      INIT_39 => X"10000000A0000104005000555555555555655565555559555555555555455555",
      INIT_3A => X"5554000000000000000000800001400000000000000C00000200000000000000",
      INIT_3B => X"5555555555555555BD5555555555555555550555555555555555595555555555",
      INIT_3C => X"000000000000001000000003C00000000000000000000000000000050401E451",
      INIT_3D => X"555555555555400555555555555555555D555555555454310005000000000000",
      INIT_3E => X"1000000000004000000000010000000000000039555555555535556555655555",
      INIT_3F => X"555555555D64555A55555E544100562000000000180000040005000016000000",
      INIT_40 => X"0000000016030140185555545555555555555655555555554555540005555555",
      INIT_41 => X"550060005000000000000000000005000008000000000C000000007000000000",
      INIT_42 => X"5755455555555556555555555565400000005655555655555555645555555555",
      INIT_43 => X"0000040000000000000000000000000000000038040001800015C101C0555565",
      INIT_44 => X"5555400001440017955596555555556555555555555540A56000000000000000",
      INIT_45 => X"0000000000000000000000018000381004005556555555555555555555555555",
      INIT_46 => X"5555555555595655555555505060000000401400000000040000000000000000",
      INIT_47 => X"000004801000005655655557555555555555555D555564455000150015555594",
      INIT_48 => X"500000004000817C000000000000000000000000000000000000000030000000",
      INIT_49 => X"5555555555D555555555555404000019055555555555555D55555555A5555555",
      INIT_4A => X"0000000000050005000000000000001800100000000040D09038000555555555",
      INIT_4B => X"541465001945555565555555559D559955A55555D55400501000000000000000",
      INIT_4C => X"000030000000000100000044D40011B455555555555555955E55955555555555",
      INIT_4D => X"555159555555555555555500E000000000000014020000000000000000000000",
      INIT_4E => X"00008040555555565555555555569957555F555555F045550414541555555555",
      INIT_4F => X"0040005401001000000400004000000000000000000000005005000000000040",
      INIT_50 => X"55555555555555555555514750145514155555951555566A5555555555555554",
      INIT_51 => X"0040000000000000000000000000050000400500000001C041555554DB555555",
      INIT_52 => X"55051945555555555555555555555555955555555505C0000000000000000000",
      INIT_53 => X"00000000000000000000051050015555555A5D55555555569A55555555555551",
      INIT_54 => X"5555555555555555559505000000000000020000000000000000000000000000",
      INIT_55 => X"54405555555755555555555575555555555555559595C1440556555555555555",
      INIT_56 => X"400010000000030000000000000000020A000000000001000040000000001005",
      INIT_57 => X"5555555555955555555555557455559555555555555555555555555565555541",
      INIT_58 => X"00000000401F0000005010000000000C004000000014C7555555555595555555",
      INIT_59 => X"55555555555555555555555555555555555855554550009000010001002B0000",
      INIT_5A => X"0060004000011000005000055555655555555555555555595554555555555555",
      INIT_5B => X"6955A65955755555565050000101500000041840000000000000140000001020",
      INIT_5C => X"55555555D55555455555795551557555555555555556595D5555555555554555",
      INIT_5D => X"0000010000010438000000000000000000000001000070000A00000000000001",
      INIT_5E => X"5555555555555555555556555555555555555555559555555565555555555005",
      INIT_5F => X"0000000000000000000600E00441400000000001015955555555555565655579",
      INIT_60 => X"5555555595695955555555555555555555555551060001800000804100000000",
      INIT_61 => X"0004000000400001010555595555555555555545555655555555555555555555",
      INIT_62 => X"5555555555555555515600000040005000000000000000000000000000000010",
      INIT_63 => X"5565555551565565555555555555555555555559555555555555555D55555555",
      INIT_64 => X"0006000010000010000000000000000C00002001500048000406000041015555",
      INIT_65 => X"5C55555555555555555565555795556555565555555565555555555555511800",
      INIT_66 => X"0000000008180000008400000010000041401555555555575559585955555955",
      INIT_67 => X"55569555555D1555555555556555555555555004000078000000140090000000",
      INIT_68 => X"016400000043515955555955555555555555555555956D555555555555655555",
      INIT_69 => X"55655555555555540000007F0100000000500000000000000050100000004000",
      INIT_6A => X"555557555555556555C555555555555555556555555555555555515755555555",
      INIT_6B => X"1010000010000000000000000800010000000000400154000040141559555555",
      INIT_6C => X"55555555559555555555555555555565555555555955D555555951555400000A",
      INIT_6D => X"1004000230000000004000000154045445565556565655575555555555565555",
      INIT_6E => X"55555555555555555555556557D5555555540150090000000C00000000000000",
      INIT_6F => X"0000280510555555655155555555555555555795555655555555555555551555",
      INIT_70 => X"555555555555540340400041840070000004000000100000000000D100040000",
      INIT_71 => X"565D55555555555555555D55595555455555555555555559555555555F565555",
      INIT_72 => X"4001184000000000000000100000021010E00050000000001005555555755555",
      INIT_73 => X"555655550555555555555555555555555555545555555555559955D501450140",
      INIT_74 => X"5000100000000000D00000100005555555755555555655545554555555555555",
      INIT_75 => X"9A555555556555555555557E55559655D50001000000000D2000400000000000",
      INIT_76 => X"1400175555559555555565555455555559555555555557455549555555555555",
      INIT_77 => X"4C49555555550000040000000168008000800000000006000000000000000000",
      INIT_78 => X"55555597557955556555555555555595555569555695555555565555555A5555",
      INIT_79 => X"00006C0001000000400000070000000000000400005C005555555555555A5655",
      INIT_7A => X"5555555595555655555555555555255555555555555555556555550011400000",
      INIT_7B => X"0000001C0140000001400541555561555555555555555555855D5955555555A1",
      INIT_7C => X"55E555555555555556556969555D555500000000410000004140000000000000",
      INIT_7D => X"1557953D5555575555555D555658554655555555555959595555555455555556",
      INIT_7E => X"5955D55555050000005200000002800001014002000000100101603000094024",
      INIT_7F => X"555655556555555555555559555555455555D9555695E555556969555D55554D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => DOADO(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra_16_sn_1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(16),
      I1 => addra(14),
      I2 => addra(15),
      O => addra_16_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \background_blue_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \background_blue_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \background_blue_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \background_blue_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000210111000000031111111111111111111211111111111112111111111111",
      INIT_01 => X"0010000000000000010000000000100000000000000000001000000010001110",
      INIT_02 => X"1111111211111111111111111112112111111111001000000000001000000000",
      INIT_03 => X"1111111111111111111111411111111111111111111111111211111111111231",
      INIT_04 => X"1311111311111111111111113111111111111111111112111521111111111111",
      INIT_05 => X"0000000000000000000000000001110000001111111111111111111111111111",
      INIT_06 => X"0001000000200000100001310010000000200000000000000000000000000000",
      INIT_07 => X"1111111135214111121111141111111111111331111111111112111121111110",
      INIT_08 => X"1211111111111132111111111111111111111113113111111111111113111111",
      INIT_09 => X"1111111111111151111122111111115111111111111121111111111111211111",
      INIT_0A => X"1100002100000100000000000000100010000001300020000000011111161111",
      INIT_0B => X"1211211211111221132010051000000000000000100002200100023000000000",
      INIT_0C => X"1113112111111111111111111111112111111111121121111111111111111111",
      INIT_0D => X"1111111111111111111111111321111242211111111111111111113111111211",
      INIT_0E => X"0000000111111111111111111211111114211111111111111111111111111111",
      INIT_0F => X"0000000000000000000000000000000000000000000000103001000040000010",
      INIT_10 => X"1111111111111111111111112111111111112311110410000110000000000000",
      INIT_11 => X"1111111211111111111111111121111111111111111311211111111111222112",
      INIT_12 => X"1121111111111112211111111111111121111211111211111121111111111111",
      INIT_13 => X"0000001000001010000000000111111231111111111111113711111121111111",
      INIT_14 => X"1100000000000000000000310020000000100000000000000000000000000000",
      INIT_15 => X"1111111111111312111111112111111211111111111111111111111111000000",
      INIT_16 => X"1211112111111111112111111111111111111111121111111111111112211111",
      INIT_17 => X"1111111112111111111131212111111111111111311111111111111111111111",
      INIT_18 => X"0000000000014000000001000021000010121000000111111112211111111181",
      INIT_19 => X"1111111111111100000012000000010000000010000000302100101000000000",
      INIT_1A => X"1121111111111111711111111211111112111112211111111121111111111111",
      INIT_1B => X"1111111111111111111131111111825111111211111111112211111111111211",
      INIT_1C => X"1111131111111111116111111111111111112111411211121111111111112111",
      INIT_1D => X"1000000060100001000000100000000150310000000000000000000001001111",
      INIT_1E => X"1114111111112111111111111111113111100000010001101100000011210050",
      INIT_1F => X"1111111111111111111111111121111111111111111211111111111121111111",
      INIT_20 => X"1111111111311121111111111111111111111111111311128131111114211111",
      INIT_21 => X"0000000100111000111111111111111111111111111111122111111111113112",
      INIT_22 => X"0141000000000000100000000000000000000000000000000000011000000010",
      INIT_23 => X"2112111211111111111111211115111111111111111111111111111000000011",
      INIT_24 => X"1111111121111111111111111111111111111111111111111112112111111112",
      INIT_25 => X"1113211111111111111111121111113111312111211111111111111111131111",
      INIT_26 => X"0000000001100000001000010001111100111111111111111111111211111111",
      INIT_27 => X"1111111111100000111000000001000000104000100000000000000001000000",
      INIT_28 => X"1112331111211111111111121113111411112111111111111111111111111111",
      INIT_29 => X"1111111111111111111111111111111111151111111111111111111111111112",
      INIT_2A => X"1111111111141111111111111112111111111111112221131111111121111111",
      INIT_2B => X"3000000000000200000010000000000000000010000101000001111111111111",
      INIT_2C => X"2111111111111211111121111111012110001000000001003100003000000000",
      INIT_2D => X"1111111111111111111111133624111111111111111111111111111111111111",
      INIT_2E => X"1211111111114111211311111111111111111111111111111111711111111111",
      INIT_2F => X"0000010012111111111111111221111312111111111111111111112111111111",
      INIT_30 => X"0000000000000000000000000000000000002100000000000000000230000000",
      INIT_31 => X"1111111111111111111121111111111111111111111111111001011000000100",
      INIT_32 => X"1111111111111111111111111111211111111111111181232111111111111121",
      INIT_33 => X"1111111111111111111114111123111111442211111112111111111111111131",
      INIT_34 => X"0000000000011000110000101131111111111111111111222111121111111131",
      INIT_35 => X"1111110101110100000000000000000000008100000000000000000110000100",
      INIT_36 => X"5111321111111111111111111112111111111116112211111111111112111111",
      INIT_37 => X"1116112111111111111111111111111111111112111111111111111111111111",
      INIT_38 => X"1431111111111111113121221111111111241111111114232111112111111121",
      INIT_39 => X"0006500000000110000000000000000000000100011001211111111111111111",
      INIT_3A => X"1125111111212111111211111111001000000000000000010000000010000000",
      INIT_3B => X"1111113311111122121311111111112111111111131111111111111111131111",
      INIT_3C => X"3311111111111111111112111121111111111111112211111111111111111111",
      INIT_3D => X"1111111111111111221111111215123111211111111111211111112311111112",
      INIT_3E => X"0003300000000000000000011000000000000000000000000000000000000001",
      INIT_3F => X"1111112111111112111111111111111111111111111112110010001011000000",
      INIT_40 => X"1211112111111111111111111133111111121112111111111121111111111412",
      INIT_41 => X"1121111111111111111221111111111111111211111111111111111111111111",
      INIT_42 => X"0000000000010000011111111111211131111111116115311121111331111111",
      INIT_43 => X"1111001500101100001220012100000000000000000000000000000001510000",
      INIT_44 => X"3112111111111111111311111431221211111212111111111111111211111111",
      INIT_45 => X"1111111111111111111111111111111111121111231111111111111111111111",
      INIT_46 => X"1111111111211113411111411111111211111212111111111111111211111111",
      INIT_47 => X"0000000000000000000100000000011421101111111111111111111111111111",
      INIT_48 => X"1111111111111121111111110001100000010151101100000000000000000000",
      INIT_49 => X"1111111112111111111111111122111111111112411112112411111211111111",
      INIT_4A => X"1111111111111231111111121111111111111111111112111111111111111111",
      INIT_4B => X"1111111111111111111111111111111111123111111421112221111111111111",
      INIT_4C => X"0000000000000000000000000000000000000000000001000100011111122111",
      INIT_4D => X"1111111111111111111111111111111111111112101100000000000100000011",
      INIT_4E => X"1111111111111111111111111111111111111112211111111111111111111111",
      INIT_4F => X"1111111111111111111111111112111111111111111111111111111111111111",
      INIT_50 => X"0000011012121113421113111111111111111111111111111311111111111111",
      INIT_51 => X"1000000000001000000001000000000000110000000000000000020000100000",
      INIT_52 => X"1111111111111111121111111112111111111111111111111111111111111111",
      INIT_53 => X"2123112151111111111111111122111111111111111111111411111111132111",
      INIT_54 => X"3111111111114111111111111111111111231111111113111111111111111111",
      INIT_55 => X"0000010100000000000221100101111111111111111111111111111111111111",
      INIT_56 => X"1111111131111111111111000000001110000000000013000000001000000000",
      INIT_57 => X"1132111111111111111121113111111332111111111111111211111111113311",
      INIT_58 => X"1111111111111111111111351132211111111111111111241111231111111122",
      INIT_59 => X"1111111221232111112111113311162121111111211111131111114622211111",
      INIT_5A => X"1300010000000000021000001100000000000000000015011111111111111111",
      INIT_5B => X"2211111111111111111111111111211111111111110000000011100001000000",
      INIT_5C => X"1111111111411111112211111111111111111111311121112112211111211117",
      INIT_5D => X"1122111111522211111111111111111111111111111111111123111111111111",
      INIT_5E => X"1111111111111111111111111111112111111111111122111111111111112111",
      INIT_5F => X"0000000000100000110120103000000100200000000000010011000110000110",
      INIT_60 => X"1111111112111241111111111111111131111111111211111111111111111132",
      INIT_61 => X"1221111211111111111311111111113111111111111111111311111111211251",
      INIT_62 => X"1111111111111121112111322111112113111131111113112211111111111111",
      INIT_63 => X"0001001000000000021311111111111111111111111121111111122111111111",
      INIT_64 => X"1221111111111111112100000010030014710000001110000000001000000000",
      INIT_65 => X"1111141111111111112222111111111111211111111111111111111111111112",
      INIT_66 => X"1111211111112111111111111111111111111111111111111112211111211111",
      INIT_67 => X"1212111111211113111111111111111111111111111121111111111111211111",
      INIT_68 => X"0012100003300000101110000000000000000111111111111111111111111111",
      INIT_69 => X"1111121111111111111111121111111111111111103100000200021000100001",
      INIT_6A => X"1111111111111831111111111111111111111111111111111111212111111111",
      INIT_6B => X"1112211111111231112111311111111321111111211111111111111111111111",
      INIT_6C => X"1111111111123112112123111111121111151112111111111111112111111111",
      INIT_6D => X"1001100011300000000000000000100000000000110001000013000001111111",
      INIT_6E => X"1111111131111111111111111113311111111111111111111113111111111011",
      INIT_6F => X"1111111111111111111111111111111111131111111111111121111113111111",
      INIT_70 => X"1111111311111111111111112111112112111111111111211111111111111111",
      INIT_71 => X"1000001100000111111111116111111113111113111111111113511111111112",
      INIT_72 => X"1111111413111111111100000001000000000000000000000010000000000100",
      INIT_73 => X"1111112111111221111111111111122111111111111111111111111111631111",
      INIT_74 => X"1111111111111111111112111111111111111111115111111111111111122111",
      INIT_75 => X"1111121111132111411211111111111111111111111112111111111211111111",
      INIT_76 => X"0000000000000000022100000000011111111111112233111111231111111111",
      INIT_77 => X"1111211111111111131111111111111111111111111000010000000000011000",
      INIT_78 => X"1111121111111111111111111112111111111112211121111121111111111121",
      INIT_79 => X"2111111122221111111111111111121111111111111111111111213211111121",
      INIT_7A => X"1111111111111111111111111111111111113211211111111111113131122111",
      INIT_7B => X"1011000000000000100000000000000000011111200000133111111111111111",
      INIT_7C => X"1111111111111113211111111111111111111112112111111121111441351011",
      INIT_7D => X"1111111111111121111111111111111111111111111111121111111111121111",
      INIT_7E => X"0000000000000000000000000000000000000000000000001111221111111111",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addra(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \background_blue_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \background_blue_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \background_blue_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \background_blue_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0800009F0202000000000010800C000060000000000000000A02801CC2C07001",
      INIT_01 => X"3000000010184000010000000001000188784001086140C02638080100000000",
      INIT_02 => X"0804000000001000100008200401000000190005008140000600028020206020",
      INIT_03 => X"03018030000000611040600000000EC000000000802030020040180001000000",
      INIT_04 => X"2240C0041A800320106800000000000000020006004030000000002000010000",
      INIT_05 => X"4206180080400000010600001809490000000000080200400000000000010080",
      INIT_06 => X"00000000000000C6440026000000E60000040000000000100008000400038028",
      INIT_07 => X"0200008000102000000000000080400008000C04012008001C02240000000010",
      INIT_08 => X"0030000000000000040202C00082801E00182180700800701000000000000000",
      INIT_09 => X"00000100000000000000000A41180C00E0000100081840000204000000C00020",
      INIT_0A => X"00000020011002880250404110020080860000000000020C100A200000304100",
      INIT_0B => X"7019000000004108000002001040401000000422060000010000003000000000",
      INIT_0C => X"901202002200800000010000C033280000001000300000010000300000000001",
      INIT_0D => X"120A300100020A00140000803100400000600000130000004828014190C10018",
      INIT_0E => X"00E00400100800008000040600000002000204060000605D3200C00340000010",
      INIT_0F => X"04000000020200000000008841024010C60400A0000000000904100020000000",
      INIT_10 => X"4004020000050000200617002008C00082001800000000000000000000018008",
      INIT_11 => X"14401000C08002780000000000020100000000008400080000409000016C0000",
      INIT_12 => X"50004100080000112002000100000000000820010400001E10001000C0200200",
      INIT_13 => X"400070000001000000200000000000400026C00300000003860003000800DE01",
      INIT_14 => X"0002000000000000000000022000000000A0000030C902000C00310020800018",
      INIT_15 => X"00000001800000108000002D000000800180A000080060C80600421003000000",
      INIT_16 => X"39801C200001E000010800221200108000008030202800000120218000000400",
      INIT_17 => X"0000001009208071070160800001000280018000000002001004220100004002",
      INIT_18 => X"0C10C00000006080100000000C00000000200200000420208600042200404100",
      INIT_19 => X"E21A00010000000000000048000400180000084020C000102000000800001010",
      INIT_1A => X"00000000000000000000000000000002000200C400000000000400109C031800",
      INIT_1B => X"0400000000004000000630200004004700000900010028037185882210400040",
      INIT_1C => X"000000006048A001400030400010017BE0000001A00029000000040000200000",
      INIT_1D => X"4200040002030000029686000262002002000000006008600000200080000000",
      INIT_1E => X"000000000000171E310200000050000040060000000000058008000100000000",
      INIT_1F => X"0108000681000001000020000440800000000A02071800004001003000000000",
      INIT_20 => X"0000007000005000018000000002000000104000106012000105800806060000",
      INIT_21 => X"04000000000010006480000000060000004002000000086600004000C1C02000",
      INIT_22 => X"00000D0080000010400000020000000000004600060000040630420000040000",
      INIT_23 => X"0000000006618000E0188000142000510A8003E00C0000000000000000004000",
      INIT_24 => X"000005811002070000138000A0180100000004C8010008000C00030110000400",
      INIT_25 => X"0190000000008900400000900060804400004000028000001040200001080466",
      INIT_26 => X"300000200010001018040000000000000010000000024000002018100200110A",
      INIT_27 => X"0020200000108010000000010000000014000400000000000000006080100001",
      INIT_28 => X"03000000100008000000000C00008420040000000001000500041000000C2000",
      INIT_29 => X"0000000000062000080100800004280010408000C00008004082000800000000",
      INIT_2A => X"2100020000D058000001000008C01C1005910004000091200002400800000000",
      INIT_2B => X"000000010000040C00F0C0131080008001000000000000020008004000010000",
      INIT_2C => X"0080801406C0025800000000000000000C003000900010840020000000280020",
      INIT_2D => X"04640000000000800020D001040000000000200100000000010A090000400003",
      INIT_2E => X"21100100000002400000000000000100000000000830000000101800000001A0",
      INIT_2F => X"0000800000000000001060000000000080000C20400208E0101A024400000000",
      INIT_30 => X"000000000000000000040000008C000010886028008070000600019408000001",
      INIT_31 => X"020008008200000C400208802600000806000260040002000000000000000000",
      INIT_32 => X"8000000020203270180200006810008000000000008400000000000000000000",
      INIT_33 => X"4B0004E06080C040008000000000020200800000000000002000180000C00020",
      INIT_34 => X"600024000000810062400008000000004000000010000000800C0B1400008030",
      INIT_35 => X"00000000000180040001020001900C00010022000030000800620588040B020C",
      INIT_36 => X"000000060060400000C0008006014000CC0300061C00806000000622380000C0",
      INIT_37 => X"00010000000000011C000830004400C0000618084C0202100020000000000000",
      INIT_38 => X"0006010120010000401A2000000000006A000000000000400008000088000000",
      INIT_39 => X"010008000410C04180026C820400120000020004804001602000000000000000",
      INIT_3A => X"0482C0D220E01080008004000000006000000000000000E10000000800010020",
      INIT_3B => X"018800060000000004000000000008880006000000020000108010060018000B",
      INIT_3C => X"000800400002000018000000000020002000000040000831040870200C04611E",
      INIT_3D => X"4000000000000000000000000080002000020001214000300408E00020000600",
      INIT_3E => X"0000000000008000000200000200008111030080001080000400420000000000",
      INIT_3F => X"0C0000040002000000600000000C0C0008000100000000000000000000000000",
      INIT_40 => X"004400460040100E040240000000000000008000000000000000000000000000",
      INIT_41 => X"0802C24324802040002000000080020000000000000000806000048000008000",
      INIT_42 => X"8204000000000000000000000000000000000000000000000838040000040000",
      INIT_43 => X"00A000000002080000000000000000000800000048400001C000820880102199",
      INIT_44 => X"00000010000000001040800000030004000000004010CC40C002300000000000",
      INIT_45 => X"0000000418000000000000004006050F00200000464010000C00218008180200",
      INIT_46 => X"0020000000000504803060121008CC000100002000100080004004C010010000",
      INIT_47 => X"00808011003901080084C0200000000000000800010C01000000020000000000",
      INIT_48 => X"000080001D60000000000060080000000880000000000000000000D801008400",
      INIT_49 => X"00012280010400800000000C3000000000000110000400000000000000100001",
      INIT_4A => X"42000001000000000400000400500000000002000000004001A80000020600C0",
      INIT_4B => X"0000000000000002000000000000800060070010B4012000600C0C0011004000",
      INIT_4C => X"000000000000000100000040201000001C002600800000B00201414000000000",
      INIT_4D => X"00001260000040000860064002DC040200086040000640000000000020000000",
      INIT_4E => X"9400004010400200020000382008000000040600000002000000002000000020",
      INIT_4F => X"002803C00001B000010000000444000000001000000000000003003000200001",
      INIT_50 => X"001A1000009800000000000000008000000000000003000004200104000A0000",
      INIT_51 => X"000000000000000000000000000040000000004001000000C030100000080000",
      INIT_52 => X"0580000000000040120000200092000400042000210260008000A20020001818",
      INIT_53 => X"0000180000020000600000004200000802000003100400024100000000000000",
      INIT_54 => X"01800C0001100002000000080600D00068000400000000000000080000000000",
      INIT_55 => X"44247000000C306080400060A000800800000000003000000000000001100000",
      INIT_56 => X"004068E018000000000001000000000080000000010000000000010000000033",
      INIT_57 => X"0010300000100000C00000000000000000000000000000001800100400000018",
      INIT_58 => X"08002000030000020000000811000000000010000000000000C00001001E0480",
      INIT_59 => X"0000000000000100000A00008000002040003008000000892400003200000000",
      INIT_5A => X"0000010000000000000000300000000058648000000200040000010400000000",
      INIT_5B => X"001000804001800180110100C470001000440000000000000200200000000000",
      INIT_5C => X"400080181430001300000810400000000000002018000000200000000000C000",
      INIT_5D => X"0081200201200080020800000000000000000000000000000000000100080004",
      INIT_5E => X"00100000000040000000000000000000000000000020081C0004400000039028",
      INIT_5F => X"0000000000000000000001000088000000000000000000303302208800003000",
      INIT_60 => X"200000000010000020008000000010000003C0003E0003200238800010400000",
      INIT_61 => X"0000040000000000030002790030489002421027890001100001000000010000",
      INIT_62 => X"0200008000E3F000C20004422300405000212004101000001000220000000000",
      INIT_63 => X"0402011800000814000010010000000000600000010200000000000000000000",
      INIT_64 => X"1100810005800000000002020008000020000000000000000000202200000030",
      INIT_65 => X"0000000020000000006000000000000000002000020000000003002000100000",
      INIT_66 => X"0000000201000000000000000000000008000000000090006400000630000000",
      INIT_67 => X"0080000000000000000000000000441104000900000001080000000000000000",
      INIT_68 => X"0020000000000412004110000083008030008002040008000001000000004000",
      INIT_69 => X"01F00000020000C00044200E0020000000000000000000000000000000000000",
      INIT_6A => X"830008000000A042004081000000000080000000000000000000040000400080",
      INIT_6B => X"00C8000C0000000000000000000000080000000000C000000000104180020008",
      INIT_6C => X"000000000000000400010000000000000600002006006010200080260C800000",
      INIT_6D => X"00004820000000043000010000000080008200040400E0F00000000000808000",
      INIT_6E => X"00000000000000180004000100000000100700900800E0184000040000000000",
      INIT_6F => X"001002400C00800000070600E108020008340400840000000000000000000000",
      INIT_70 => X"0A00000030F0001C000000024000020000000000000000000438040000000028",
      INIT_71 => X"1004013C400040001804000008000000000000C2800100000002801000000020",
      INIT_72 => X"040802002003000000000080000010000000000000000080000008A006000400",
      INIT_73 => X"00000008000000000100000000000000001A0000000804200300000000038000",
      INIT_74 => X"000000000008000020000000000C003000100098700200120000E11180042000",
      INIT_75 => X"10000340000000024008002001885004000004000C0E08000100040080000000",
      INIT_76 => X"030020000100800006060000C0106608D1800C00047000000000010000000000",
      INIT_77 => X"2020001060010600018080104298080000000000100000000000000000000000",
      INIT_78 => X"10284000E000C821030020000040000000000028000000080000000000000002",
      INIT_79 => X"0230000082000004000000040000800000020000002000000010600082314400",
      INIT_7A => X"0900008000300000000180008000000E8000000080000060180008023C0180C0",
      INIT_7B => X"000001000040000010008020003044000000018200A003230C60C84510008000",
      INIT_7C => X"002000008000F04008430000001A100440602420012004000000004000000009",
      INIT_7D => X"40000190004022E65344006E0130000000408208001020010000000080000004",
      INIT_7E => X"03302603016E00310006480800004000000C0010120020001080004000200000",
      INIT_7F => X"460000000408000021800100080000000200000040040000000200018C000104",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"800100004030080000000000100000000000040000001900100000018608170E",
      INIT_01 => X"00000000800000200000000000400001801000C00000004984A20068040980F1",
      INIT_02 => X"000000000001000000000113000028000041C025C908984C48008008A0000000",
      INIT_03 => X"00000000000180280000110B1880010400001904000100000600000000100080",
      INIT_04 => X"000280008160B78C0060401900984C1000000061000000008000000000100000",
      INIT_05 => X"0C67A0003381900382000022183434004000060C00000000000000000010000C",
      INIT_06 => X"1C000000000092A0020040000000000000000000080000000100000080000F28",
      INIT_07 => X"0000002020100000000002000000000000009802000080800040824260100258",
      INIT_08 => X"000400020820000000000000000020001800000001A0418108E0008000000100",
      INIT_09 => X"000000000011000080000180004004500F0801A060E00C000010008000000008",
      INIT_0A => X"30200801C00000000020003060140625008200200021C2000000008800000000",
      INIT_0B => X"00400000300400212002204008CA00003A000100001040000000000000000000",
      INIT_0C => X"6000020000000080000000804000000000000400002000000000800005000800",
      INIT_0D => X"0004008200080010002000000000400020100000000200100000040000802208",
      INIT_0E => X"C000600000000000000020020008000020000000301184800303140004440000",
      INIT_0F => X"0000000030000000000000000B00000020080200202C0001F4650001B0000006",
      INIT_10 => X"000000000E00002080000000A00000000040040E0801C3C08140000800602000",
      INIT_11 => X"000800060200020009CC08C004204008220038802200602A0200040D00000000",
      INIT_12 => X"080020404080000001B1E310001000600000180000000C000400128000010000",
      INIT_13 => X"6182038854006860080188A00200000400400040000000000001028230200000",
      INIT_14 => X"080000C80800810400000800000000000000000000142000000400204600200C",
      INIT_15 => X"18000020800000010000020000004601040C0000000200010A0000083C200406",
      INIT_16 => X"00800800000000000000104A0240600000000B80000100800000400000040086",
      INIT_17 => X"00000002000300200684000000F20000000D001110802001C440006120300203",
      INIT_18 => X"800851060000000720000288401040440200C000080480030000000001800000",
      INIT_19 => X"0003004004001201004C0100081000C16040001802000000C008000000842000",
      INIT_1A => X"08240005039000014008A00000800020087000000E0000006008000001040080",
      INIT_1B => X"000104000404120A00000003000002E000000C00026031000000002000040064",
      INIT_1C => X"000200000006000008040000008C00000000000004100000001A880848119010",
      INIT_1D => X"0010008000000001101180201808020148800002009041808840404218218000",
      INIT_1E => X"000000110C82019100200003804920000C018982442070010600401800020000",
      INIT_1F => X"300000000030700823010EC00990100038081050806100100040000000000000",
      INIT_20 => X"0008860180987018800053807086680040000800000000000080000000014000",
      INIT_21 => X"4960020000400400000000802007000000000000080000060000010013008000",
      INIT_22 => X"800000083000C200000000000100000000010060000C00100001840080201802",
      INIT_23 => X"000000000040000000000000000000000000060800C0021000202000F2000105",
      INIT_24 => X"0000000800800000000010000100000800206000012C2100008A000000C02300",
      INIT_25 => X"80001000080000000080008406100002D0040000A000042C6000000000401008",
      INIT_26 => X"00C0180000200001009801100000000010700000819800000000800200304000",
      INIT_27 => X"80100003808110140002000002000001C2200000080000000000000000003280",
      INIT_28 => X"8008400480C00020A001404200010100000000000000000C1800000000000003",
      INIT_29 => X"00100F000C05108000002020400000020000D00004200000000184000480703B",
      INIT_2A => X"1A4C0000000080000180200000018010098000001200040400000001201130B0",
      INIT_2B => X"000000000002000C800400000080100024400000020014010004001090000000",
      INIT_2C => X"0000380080000000000C00002008002000D20008046001800086010200080100",
      INIT_2D => X"00401000000012000006101630300000E0200800415010400000000012000300",
      INIT_2E => X"0010100800008901084818000000101000001000003001200100600103001000",
      INIT_2F => X"013000B44062800800100600068800030800001020000000003C000002010000",
      INIT_30 => X"020000C00000080803126000800020010000002000080000CC080405000100BA",
      INIT_31 => X"020400E00860000020020500004300100000A00006000800000A0400003B0002",
      INIT_32 => X"0080010041000300800000000000867000008401D00081040820004004080030",
      INIT_33 => X"01080400001004101000800000009E600C0000020000001004410020210C0016",
      INIT_34 => X"0020002002070004000601002000000000008044008000003000000101000400",
      INIT_35 => X"00002C0838001000030200009180002028000080100010002000001008400000",
      INIT_36 => X"014003800000002C000000180008400000000000000082010000040000000000",
      INIT_37 => X"00101080000000A0000000000000000000000010000400000900000000004081",
      INIT_38 => X"28000400000000000008000002000001000020802000040000801220C48408E0",
      INIT_39 => X"9800000010000000020000600000000000021000004000880184C00000000081",
      INIT_3A => X"0020000000004000004084000000000000000000440000180000041800080000",
      INIT_3B => X"20000044000040401F8000000466035800010008000600420008000000100000",
      INIT_3C => X"0000003000010C00011080000000000100040808000400200000004000000000",
      INIT_3D => X"00C6001010080003040002010080010044040400000600500108000010000000",
      INIT_3E => X"10000040000204000000020000001C0080000010080000000000200000000030",
      INIT_3F => X"000000200000000040101100002400C000000100200000002000100000032080",
      INIT_40 => X"0000040000000003000000040000020004000000060005801000000043000000",
      INIT_41 => X"0000000008008404000002031000010000C82080000004000000080000000C00",
      INIT_42 => X"104000000400318000100000C10000000800000600A000000000000400000000",
      INIT_43 => X"1008000000000010000000900000400218000000000620400000000020000000",
      INIT_44 => X"02000000000000020000001C000002080004000000000000000280E000000004",
      INIT_45 => X"81009000B0444100002000040000000041000000000000000000040000000210",
      INIT_46 => X"0000000020008000002000000000000000000000000000818000082000020000",
      INIT_47 => X"03004001000004000000000000200038400018000104C0000020080008000044",
      INIT_48 => X"0000000000000000000304000800000080000002000000011018040000000209",
      INIT_49 => X"0043000000000404004000000000000000001480005020044004020000000000",
      INIT_4A => X"003001020002000000180402000000401A080100002000000000002010000000",
      INIT_4B => X"000020000000000200000180000000C00008000000A200040000000430000000",
      INIT_4C => X"000100020080000000000000000040800000E000C00000000000800000001000",
      INIT_4D => X"0008200000000000000000020010040000000000081000002400000080403C00",
      INIT_4E => X"000000080000100000000008006000010880000000000000000000000000030C",
      INIT_4F => X"0000000000000800000000240000020000001000100460000000800880200000",
      INIT_50 => X"0000000000000000000010000000000100000101000020022000000002200000",
      INIT_51 => X"0030020080000000000010600000180100000220800220000000000004210000",
      INIT_52 => X"000000000000000C018040000000000000008000000200000000000000000000",
      INIT_53 => X"00C0410000006000004100000200020000000000000200000000000000000000",
      INIT_54 => X"080200000A000000800020000C00000010000040000000100000000000000020",
      INIT_55 => X"0000100001000000000002020000000000060000202000000000000000300006",
      INIT_56 => X"8000000800000000000004400000000000000080000000408018418020200080",
      INIT_57 => X"0100000000800000300000000000000800100001010000022020000000002010",
      INIT_58 => X"000C08000008040000008004000C019000020800000000800000808800010000",
      INIT_59 => X"024000000010400004000400004800000000000000008000000000000040100C",
      INIT_5A => X"040040040000200000000000000000000000000000000804000C000000000000",
      INIT_5B => X"8A00014000004000000100000001000000400080000000000008000000000000",
      INIT_5C => X"00000000000000000000000C10000C0000000200000000000004004000000000",
      INIT_5D => X"0004000200000000180000000000000000000804000000808021408000000000",
      INIT_5E => X"0000000000000000000000000000C140018C0670000000000000000030106000",
      INIT_5F => X"6040000200000000000C00090020000004218100000000010080000000030000",
      INIT_60 => X"0800000000200021804000001808000000000000000000000000000000400200",
      INIT_61 => X"0000003400000000040000020000000000000000000000000060000000000000",
      INIT_62 => X"A000004000000000000000200100000000000000000000000000000000000800",
      INIT_63 => X"0040000000000040000000000000000000000000000000001100004000001800",
      INIT_64 => X"00000001000000100018000081000000010801400040000081D8000000000000",
      INIT_65 => X"0000000010000000001000200000000000000E18008000000000000000000000",
      INIT_66 => X"0000000100100000002040028100001000000000000080000000000000000000",
      INIT_67 => X"0000000700002020040020000004000008002000000000000000000000000000",
      INIT_68 => X"040E0040C00018080000000000000020C0000000000000000000000000000000",
      INIT_69 => X"00800000000000000000000000000000000010200000000080001E0008000001",
      INIT_6A => X"000000000000000000000000000200400000480000000000000008E000800002",
      INIT_6B => X"0000000000000000002001020000000020088000000020000000000000000080",
      INIT_6C => X"0000000001000460000002000000000000000201000022000000000C00000000",
      INIT_6D => X"0004000000000000102000000810000000000000000000000000000000000004",
      INIT_6E => X"0000000408040041000000063000000000000000000000000000000000000000",
      INIT_6F => X"400081208000000000000000010000000000000000000000000000002C000000",
      INIT_70 => X"0000000000000000000000000080000C00000000000102000A00000040000000",
      INIT_71 => X"80000000000180000000000000000000100000000000000C0000003200000000",
      INIT_72 => X"00000000000001000000000000000000000000004A0186000100000000000000",
      INIT_73 => X"00000800000000000000000000000080C2000010000000000840098000000000",
      INIT_74 => X"0000000000000000010014D10200000000000000240002000000000000000000",
      INIT_75 => X"0000200000009200018000000000800000000000000000000000000010000040",
      INIT_76 => X"4180000000000000000000000000000200000000000000000000000000000000",
      INIT_77 => X"00000000000000000000000000000000020000000000000200000630000280C1",
      INIT_78 => X"0001000000000000000000000000000000000002000010004018000000080000",
      INIT_79 => X"0000000000000000000000000000000000000081000100008300000000000000",
      INIT_7A => X"0000000000000000090000001000040011804000000000000000002800000000",
      INIT_7B => X"0000001000100000002003700000000000000000000200000000000000000000",
      INIT_7C => X"0000000600000800006000000000000000000000800000000000000000000000",
      INIT_7D => X"0000008008000000000000600000000080000000000000000000100000000000",
      INIT_7E => X"0000000000870000000000000000000000040000000000000000000000000C80",
      INIT_7F => X"0000000000000000080000000000000080000006400004000101018800000040",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \background_blue_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \background_blue_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \background_blue_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \background_blue_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"8000000000008000000000000000000000000000000000000200000000004000",
      INIT_02 => X"0802080000000000000000000000000000000000000020000000000000000000",
      INIT_03 => X"0000803000000000000010001000000000010000000000000000000000000000",
      INIT_04 => X"000000C801800040180000000000000000040000000000000000002000C00000",
      INIT_05 => X"0000000000000000000000000004000000000000000000000000000088000000",
      INIT_06 => X"0000000000000000080001020000000000000000000000000000000000008038",
      INIT_07 => X"0000000000080000010000000000000000000800008000000001000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000200000000000000000000",
      INIT_09 => X"0400000000000000000000000000020480000000000000000000000000000000",
      INIT_0A => X"2000000000000010000000200300000000000000000000200000000000000100",
      INIT_0B => X"0000000000000010000000206000000800000044000000000000004000100000",
      INIT_0C => X"0000000041000000100080000004400000000000000000000000000000000000",
      INIT_0D => X"0004000000000400008000000000000040000000000000000000000000000000",
      INIT_0E => X"0080000000000000000000000000000000000000000000080000000000000000",
      INIT_0F => X"0200000000020000020000402004200000000200000000000400000000000000",
      INIT_10 => X"0000000000000000400000000000000004008000000002000000000000000000",
      INIT_11 => X"0000000000000000000000000000080000000000000000000000000000200000",
      INIT_12 => X"0000000000000000400000000000000000006000000000000000000100000000",
      INIT_13 => X"0000000000000000000001000000084000000100010000000000000400000000",
      INIT_14 => X"0000000000000000000000020000000000200000008000000000000000000000",
      INIT_15 => X"00000000000000000000001E0000000000010000000000040000040000000000",
      INIT_16 => X"0000000000022000000000040500000000004000000000000000000000000000",
      INIT_17 => X"2000000005100000010000000000000000000000000000008000000000400000",
      INIT_18 => X"0000000000400000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0008040004000000000000000000000000000040000000000000000408000000",
      INIT_1A => X"0000000000000000000000000000000100000000000000000200000000000000",
      INIT_1B => X"00000000000000000000000000000000000000A1800000000000000000000000",
      INIT_1C => X"0000000100440000000000000000000000002000800000000000000000000000",
      INIT_1D => X"0200000000000000100000000021060000000000000000000000000000000000",
      INIT_1E => X"0000000000000200000020000000000000000000000000000000600000000000",
      INIT_1F => X"0004010000000000000100000000000000001000000800010800000000000000",
      INIT_20 => X"0000000000000004010000000001080000000000000034000000000000000004",
      INIT_21 => X"0000000000002000100000010000000000000000000002000000C00000200000",
      INIT_22 => X"0001000040000000000000000000000018000000000000000000000000000000",
      INIT_23 => X"0000000000002000000000000000002800000000000000000800000000000000",
      INIT_24 => X"0000000000000100000000000000000000000000000000000000000000000000",
      INIT_25 => X"0640000000000000000101000000000000002000000000000000000000000800",
      INIT_26 => X"0000000000000000000000000400000000000000000000000000001000000000",
      INIT_27 => X"0000000000000000000000000000000000000003000000000000000040000000",
      INIT_28 => X"0000000000000000000000000000001008000000000000020000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000600000000040000000000000",
      INIT_2A => X"018000000000000D000000000000000000008004000040000400001000000000",
      INIT_2B => X"0000000000000000000000000900000000000000000000000000000000000000",
      INIT_2C => X"0000000800000000000000000000000000000000200000080000000000001000",
      INIT_2D => X"0800000000000000000002000000000000000000000000000000000000000000",
      INIT_2E => X"0020000000200000000000000000000000000000000000000300000000000010",
      INIT_2F => X"0001000000000000000000000000000000000000000000000001048000008000",
      INIT_30 => X"0000000000000100000200000004000008000010000080000000000000000000",
      INIT_31 => X"0100100002000000000001800000000000000800000400000000000000000000",
      INIT_32 => X"0000000000000000000600000000002000000000000000000000008000000000",
      INIT_33 => X"0000001000400000004000000000200000000000000000000000000000000000",
      INIT_34 => X"0000000000000000002000000000000000000100000000000000000000000000",
      INIT_35 => X"0000000000000000000000040000000000004000000000000001000020000000",
      INIT_36 => X"0800002000800000000000800000000000000000000000000080000000000000",
      INIT_37 => X"0000000000000000000004000020000000000000000020000000000000000000",
      INIT_38 => X"0002000000000000000600000000000000008000000000000040000000000000",
      INIT_39 => X"0000040002000000000010000000080040060000000000800000000000000000",
      INIT_3A => X"0800000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000800000000000000000900040000000000000000000000000000000000",
      INIT_3C => X"0004000000000000000000000000000000000000200000000080200010000000",
      INIT_3D => X"000000000000000002000000000000000000000004000000001000000000E000",
      INIT_3E => X"0000000000000000000080000000000000000000400000000000000000000000",
      INIT_3F => X"0800000800000020000001000000000000000000000000000000000000000400",
      INIT_40 => X"0000000000000000100000000000000000000000000000000000000000000080",
      INIT_41 => X"0001800000018800000000020000000000000020000000000000000000004000",
      INIT_42 => X"0400000000003000000000000000000000000000000000000000000040000000",
      INIT_43 => X"0080000000040C0000000000000000000000000080000000000000C000001000",
      INIT_44 => X"0000000000000000000100000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000001000000002000000000000001C08000000000000000000000",
      INIT_46 => X"0020000000002200000000002000100000000000020000018020000010000000",
      INIT_47 => X"0000000000000000000000400000400000000000080000000000000000000000",
      INIT_48 => X"000000000000000000000080040000400000000000000000000000C200000000",
      INIT_49 => X"0000000000080040008000000000000000001200000000000220000000000000",
      INIT_4A => X"0000000000000000000000000020000000000000000000000000000000000000",
      INIT_4B => X"00000000000000030000000000000000000001000000C0200000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000002000004000002000000000",
      INIT_4D => X"0000000000040000000000040000000000000080000020000000000010000000",
      INIT_4E => X"0000018000000000000000200000000000000000000001000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000002000000300000",
      INIT_50 => X"0000000001000000000000000000000000000000000000000200000000000000",
      INIT_51 => X"0000000000000000000000000000600000000000000000008000000000000000",
      INIT_52 => X"0080000000000000040000000000000200000000100000000000000000000000",
      INIT_53 => X"0000000000000000000000000800000004000400080000000000000000000000",
      INIT_54 => X"0000000000080004000000000000200000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000200000",
      INIT_56 => X"0000000010000000000000000000000000000000000001000000000000000000",
      INIT_57 => X"0020000000000000000000000000020000000000000010000008200000000000",
      INIT_58 => X"0000000000000000000000080000000000000000040000000000000080000100",
      INIT_59 => X"0000000000000010000400010000000000000000000000000000000000000000",
      INIT_5A => X"000000004000000000000000000000C080084000000000000000008000000000",
      INIT_5B => X"0000000000030000000800000000000000000000000000000000000000000001",
      INIT_5C => X"0000000000000000000000000000000000000000000000000001000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"1000000000000008000000000000000000004000000000000000000002000000",
      INIT_60 => X"0000000000000000000040000000000000000000100000000000000000000000",
      INIT_61 => X"0000200000000000000003000000000004200000001000000000000000000000",
      INIT_62 => X"0000000000000000000000000100000000000000000000000000000000000000",
      INIT_63 => X"0000000000000008000008001000000000000000000000000000000000000001",
      INIT_64 => X"0000000000000000000000000000000000000000800000000000002000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000020000000",
      INIT_66 => X"0000000400000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000200000000000000020080000000000000080000000000000000",
      INIT_68 => X"0000000000000000002000000000000020000800000000000000000000000000",
      INIT_69 => X"0000000000000000002000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000002000040000000000100000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000200000200000004",
      INIT_6C => X"0000000000000000000000000000000000000000000000200000400002000000",
      INIT_6D => X"0000000000000004100000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000010000000000000000000000000000000000008000000000000",
      INIT_6F => X"0000000400004000000080004000000000200000000000000000000000000000",
      INIT_70 => X"04000000C0000002000000000000004000000000000000000038000000000008",
      INIT_71 => X"0000000000000000000000000000000000000001800200000000001000000000",
      INIT_72 => X"0000000000000000100000000000000000000000000001000000000000000000",
      INIT_73 => X"0000000000001080010000000000000000000000000000000000000002000000",
      INIT_74 => X"0000000000000000000000000000000000000000000100200000000000000000",
      INIT_75 => X"0000030000000000800000000000000000000000000100008200000080000000",
      INIT_76 => X"0000000000008000000000000040002000000000000000000000000000000000",
      INIT_77 => X"0000007000020800000000000010000000000000000000000000000000000000",
      INIT_78 => X"2010000000000000000000000000000000000008000000000000000000000004",
      INIT_79 => X"0001000000000000000000000000000000000001001000000000000001000000",
      INIT_7A => X"2000000000000000000000000000000000000000000000100000100000000000",
      INIT_7B => X"0008000000400000000800008000880000000000010000000000000210000000",
      INIT_7C => X"0000000000000003000000020000200200001200C08001000000008200000000",
      INIT_7D => X"0000008000000100200000000300000000000002000020000100000000000000",
      INIT_7E => X"0000020000000000000000001000000000001200000000002000000000000000",
      INIT_7F => X"0000000000008001000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000100000000000000000000000100020",
      INIT_01 => X"0000000000000000000000000000002000200000800000000040001000040008",
      INIT_02 => X"0000000000018000000000000003000000000000100100001000000000000000",
      INIT_03 => X"00000000001A00400000000000400E8001000000000200000000000000180000",
      INIT_04 => X"0004000000000001000000000000000001100000000000010000000000000000",
      INIT_05 => X"0000000004000000000000000200000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000800000000000000000000000000000000000000000000",
      INIT_07 => X"20000000800000000000000000000000000000000000000000000C0000200000",
      INIT_08 => X"0000000000000000000000000000000000000000004000020000004800000000",
      INIT_09 => X"0000000000010000000000000000002000000000000080000000000400C00000",
      INIT_0A => X"00000000C0000000000000400000004200000000000200000000010000000000",
      INIT_0B => X"0000001000000002000400080000000000000000001080000000000000000000",
      INIT_0C => X"0000000080000000000002000000000000000000000000000000100000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000001000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000200800000030000",
      INIT_0F => X"0040004020000000000000000000000010080400010000000000000000080000",
      INIT_10 => X"0000000000000000000000006000000000000800000000400000000000000000",
      INIT_11 => X"0000000000000000040000000000000011000000040000000000000000000200",
      INIT_12 => X"0000000080000000000000000008000000000000000010000000000000120000",
      INIT_13 => X"0000001000000000000000000000000000800000000000000000010000000000",
      INIT_14 => X"0000000000000000000000000010000000000080000000000000000000000000",
      INIT_15 => X"0000002000000000000000000000000180200000000000000000C00020000004",
      INIT_16 => X"0100800000000000000000000100000000000000000000000001000000000000",
      INIT_17 => X"0000180000048010000000002020000000040000080000000000000040000100",
      INIT_18 => X"0000000000000000000001000000008080000000100010000000008000000000",
      INIT_19 => X"0000000000000000001000000000010200000000000000000000080000061800",
      INIT_1A => X"0000000001000000200000000000000000000000000000000000000000080000",
      INIT_1B => X"0000000000000020000000000800000000000000000000800000000000000000",
      INIT_1C => X"0100000000000000000000000010000000000000000000000000000400000000",
      INIT_1D => X"0008000000000000000000000100000000000000000000000000000000400004",
      INIT_1E => X"0000001000000000000000000000000000000000000020000300000000000000",
      INIT_1F => X"0000000000000010000000000000200000000020000000000000000000000000",
      INIT_20 => X"0001000001040000000000000000000000001000000000000000000000000000",
      INIT_21 => X"00000400000000000000000000008000000000000C0000000400000000000000",
      INIT_22 => X"0000000000000000000000000000000000020080000000200000040000400214",
      INIT_23 => X"00000000000000000000000000000000C0000000004000000000000000000200",
      INIT_24 => X"0000020200000000000008000000001000000000000002000001001000004000",
      INIT_25 => X"0000000000000000000180000000000000000001000000000000000000000000",
      INIT_26 => X"0040000800404000000000200000000008000000000000000000000000100200",
      INIT_27 => X"0000000000020000000000000000000000000000000000000000000000000400",
      INIT_28 => X"0000000000000000000000000000000000040000000000080000000000000004",
      INIT_29 => X"008C000000000000000000000000000000000000000040000001000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000010000800",
      INIT_2B => X"0000000000000000100000000000000000000000000001000008000840000000",
      INIT_2C => X"0000000000000000000000000001000000000000000000000000000000100000",
      INIT_2D => X"0000000000000000000000080000000000000000000000000000000000000000",
      INIT_2E => X"0000001000000000001000000000000000000000002000000000000004000800",
      INIT_2F => X"0080000000000000000000000000000700004800000000000000000000000000",
      INIT_30 => X"8000000000000010004010000400100000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000030000000000000000000000000000000000800000006",
      INIT_32 => X"0000000000000000005000000100000000000008000000000000000000000000",
      INIT_33 => X"0000000000000200080000400000000000000000000000000000000000000000",
      INIT_34 => X"4002000000000000000000000000000000000000000000000000000800000000",
      INIT_35 => X"0400000020000000000000000000000000000100000000000000000000000000",
      INIT_36 => X"0000006020000000000009000010000000000000000080000000004000000000",
      INIT_37 => X"0000080000000100000000000000000800200000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000040000020040",
      INIT_39 => X"0000000000000000000010000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000002000002000000000000000080000000000100000000000",
      INIT_3B => X"0000000200000000010000000000406000000004000000000000018000000000",
      INIT_3C => X"0000001000000000002000000000000000000000000000000000002000000000",
      INIT_3D => X"0000000000000000000000000000000000000200000000000200000000000000",
      INIT_3E => X"0000000000000000004000000000000000000000000000000000100000020000",
      INIT_3F => X"0000000000000000000000000000000000000000008000000000000020000000",
      INIT_40 => X"000000000000000000000008000000000000000400000C000000000000000000",
      INIT_41 => X"0000000000000008000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000400000000000000000000000000200000000",
      INIT_43 => X"000000000000000000000200000000000C000000000000200000000000000000",
      INIT_44 => X"0000000000080000000800CC1000000004020000000000000000004000000000",
      INIT_45 => X"8000800000000000020000000000000000000000000000000000000000000000",
      INIT_46 => X"0000002000004000000000000000000000200000004000000000000008000000",
      INIT_47 => X"0000000000000000000000000000001000000000000000000000C00000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000100000000000000003000000000000000020000040000000008040000006",
      INIT_4A => X"0000100400000000000000000000000004000000000000000000800020000000",
      INIT_4B => X"0000000000000000000018002000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000020000",
      INIT_4D => X"0000000000000000000040000000080000000000000000000200000000000000",
      INIT_4E => X"0000000C00000000000000000000000000500000000000020000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000100000",
      INIT_50 => X"0000000000000000000010000000000000000001800000010000000001200000",
      INIT_51 => X"0000000000000000000000000000100400000000000000000000000000000000",
      INIT_52 => X"0010000000000000000000000000000000000000000000000000008000000000",
      INIT_53 => X"0000020400000000000200000000000000000000000000000000000000000000",
      INIT_54 => X"1000000000000000000000000000000000000100000000000000000000000000",
      INIT_55 => X"0000000000000000000000000020000000010000100080000000000080000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"00000000000000000000000000000000000C2001800000000000000008000000",
      INIT_58 => X"0000000000000000000180000000012040000000000000000000800000000000",
      INIT_59 => X"0000008000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000002000000000000000000000000000000020000000000000000000",
      INIT_5B => X"0800000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"00000000000000000000000000000000000000000000000000000000800C0000",
      INIT_5D => X"0000000100000000000000000000010000000000000000008000800000000000",
      INIT_5E => X"0000000000000000000000000800400000000000080000000000000000000000",
      INIT_5F => X"0000000000040000000002000000000000000880000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0002000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000020000000000000000000000000000000000080000000000008",
      INIT_64 => X"0002000200000000000000000000000000000000002000010000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000080000000000000000000000000",
      INIT_66 => X"0000000000080000004000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000002000004000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000800000000000000000000000000000000000000000000000000008000000",
      INIT_6A => X"0000000000000000000000000000000002002000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000002080000000000021000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000300000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000020000000",
      INIT_71 => X"0000000000000000000000000000000001000000000000000060002000000000",
      INIT_72 => X"0000000000000000000000000000000000000000400000000000000000008000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000088000000000",
      INIT_74 => X"0000000000000000000000200000000000000004000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000001000000000000000006040000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000100000200000000000000",
      INIT_7A => X"0000000000000000001000000000000000008000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000600000000000",
      INIT_7C => X"0000000000000600000000000000000000000000000000000000000000000000",
      INIT_7D => X"0020000000000000000000200000000000000000000000000000000000000000",
      INIT_7E => X"0000000000040000000000000000000000000000000000000000000000000000",
      INIT_7F => X"1000000000000000000000000000000000000000000000000200000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \background_blue_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \background_blue_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \background_blue_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \background_blue_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000004000000000000000000000",
      INIT_02 => X"0040000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000020000000001000000100100000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000040000000000000000000",
      INIT_05 => X"0000000001000000000000000000000000000000000000000004040100000000",
      INIT_06 => X"0000000000000000000000000000000000000002400000000000000000000000",
      INIT_07 => X"0000000000000000000000000000040000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000010000000000040000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000100000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"4000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000004000000000000000000000000000040000000000000000000000000",
      INIT_0E => X"0000000000000000001000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000400000000000000000000000000000000000000000000000",
      INIT_10 => X"0140000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000100000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000004000000000000000004000000",
      INIT_17 => X"0010000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000010000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000100000000000004000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000040000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000400000010000000000000000000000400000000001000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000010000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000001000000",
      INIT_24 => X"0000000000000000000000000000000000000001100000000000000000000000",
      INIT_25 => X"0000000000000000001000000000000000010000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000040000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000400000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000010000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000004000000001000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000040000000000000000",
      INIT_31 => X"0000000000000000000000000000000000400400000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000040000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0004000000000000000000000000000000000000000400000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000004000",
      INIT_38 => X"0000000000000000000000000004000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000001000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000004000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000500000000000000000000",
      INIT_3E => X"0004000000000000000000000000000000000000000000000040000000000000",
      INIT_3F => X"0000000000010000000000000000004000000000000000000000000000000000",
      INIT_40 => X"0000000000400000000000010000000000000000000000001000000000000000",
      INIT_41 => X"0000100000000000000000000000000000010000000000000000000000000000",
      INIT_42 => X"0000100000000000000000000000000000000200000000000000010000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0400000000000000000004000000000000000000000000100000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000040000000000000000000000000000000005",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000010000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000040000000000000",
      INIT_4D => X"0004000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000400000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000100000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000001000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000100000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000100",
      INIT_58 => X"00000000000A0000000000000000000000000000000001000010000000000000",
      INIT_59 => X"0100000000000000000000000000010000010000000000000000000000040000",
      INIT_5A => X"0000010000044000000000000000000000000000000000000001000000000000",
      INIT_5B => X"0400000000000100000000000000000000002F000000000000000A0000000010",
      INIT_5C => X"0000000000000010000000000400000000000000000100000000000000001000",
      INIT_5D => X"000000000000401A000000000000000000000000000040000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000014",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000010000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000004000000000000000000000000000000000000000040000000000000",
      INIT_64 => X"0000000000000000000000000000001000000000000000000000000000000000",
      INIT_65 => X"0100000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000010000000014000000000000000000000000000000000010000000000",
      INIT_67 => X"0000000000004000000000004000000000000000000006000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0040000000000000000000140000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000001000000000000000000000000000000000040000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000004000000000000000000000000000000000040000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000004000000000000000",
      INIT_6F => X"0000000000000000000500000000000000000000000000000000000000004000",
      INIT_70 => X"0000000000000000010000000000000000000000000000000000001000000000",
      INIT_71 => X"0000000000000000000000000000001000000000000000000000000000000000",
      INIT_72 => X"0000100000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000060000000000000000000000000000100000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000010001000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000100000000000000000",
      INIT_76 => X"0000000000000000000000000100000000000000000000100010000000000000",
      INIT_77 => X"1110000000000000040000000400000000000000000000000000000000000000",
      INIT_78 => X"0000001000000000000000000000000000000000004000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000400000000000000000000",
      INIT_7A => X"0000000000000000000000000000400000000000000004000000000000040000",
      INIT_7B => X"0000000000000000000000000000040000000000000000001000000000000004",
      INIT_7C => X"0000000000000000000000000000000000000000100000000000000000000000",
      INIT_7D => X"0000004000000000000001000001001400000000000000000000000100000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000400000000",
      INIT_7F => X"0000000000000010000000000000001000001000000000000000000001000014",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \background_blue_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \background_blue_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \background_blue_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \background_blue_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000001003000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000010010",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000060000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000400000000000000000000000000000",
      INIT_15 => X"0000000000000000000000060000000000000000000000000000000000000000",
      INIT_16 => X"0000000000004000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000200000000000000000000000000000000000000000000000",
      INIT_22 => X"0000020000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000010000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000004000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0001800000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000400000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000008000000",
      INIT_3D => X"0000000000000000000000000000000000000000020000000000000000004000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000800",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000030000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000100000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000080000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"00000000000000000000000000000000000000000000000000000000000C0000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000800000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000002000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000001000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000400000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000010",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000002000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000020000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000004000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000400000000000000000000000000",
      INIT_17 => X"0000000000000000000000000040000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000010000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000002000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000200000000000000000000000000000000",
      INIT_30 => X"0000000000000000000020000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000010",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000002000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000001000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000004000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000002000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0002000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000080000000000000",
      INIT_74 => X"0000000000000000000000000000000000000008000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000020000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity background_blue_blk_mem_gen_prim_width is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of background_blue_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end background_blue_blk_mem_gen_prim_width;

architecture STRUCTURE of background_blue_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.background_blue_blk_mem_gen_prim_wrapper_init
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \background_blue_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra_16_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \background_blue_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \background_blue_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \background_blue_blk_mem_gen_prim_width__parameterized0\ is
  signal addra_16_sn_1 : STD_LOGIC;
begin
  addra_16_sp_1 <= addra_16_sn_1;
\prim_init.ram\: entity work.\background_blue_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(1 downto 0) => DOADO(1 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_16_sp_1 => addra_16_sn_1,
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \background_blue_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \background_blue_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \background_blue_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \background_blue_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\background_blue_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \background_blue_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \background_blue_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \background_blue_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \background_blue_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\background_blue_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \background_blue_blk_mem_gen_prim_width__parameterized3\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \background_blue_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \background_blue_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \background_blue_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\background_blue_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \background_blue_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \background_blue_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \background_blue_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \background_blue_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\background_blue_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \background_blue_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \background_blue_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \background_blue_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \background_blue_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\background_blue_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity background_blue_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of background_blue_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end background_blue_blk_mem_gen_generic_cstr;

architecture STRUCTURE of background_blue_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 10 to 10 );
  signal ram_douta : STD_LOGIC;
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.background_blue_bindec
     port map (
      addra(3 downto 0) => addra(16 downto 13),
      ena_array(0) => ena_array(10)
    );
\has_mux_a.A\: entity work.background_blue_blk_mem_gen_mux
     port map (
      DOADO(1) => \ramloop[1].ram.r_n_0\,
      DOADO(0) => \ramloop[1].ram.r_n_1\,
      DOUTA(0) => ram_douta,
      addra(3 downto 0) => addra(16 downto 13),
      clka => clka,
      \^douta\(3 downto 0) => douta(3 downto 0),
      \douta[1]\(0) => \ramloop[3].ram.r_n_0\,
      \douta[2]\(0) => \ramloop[4].ram.r_n_0\,
      \douta[3]\(3) => \ramloop[2].ram.r_n_0\,
      \douta[3]\(2) => \ramloop[2].ram.r_n_1\,
      \douta[3]\(1) => \ramloop[2].ram.r_n_2\,
      \douta[3]\(0) => \ramloop[2].ram.r_n_3\,
      \douta[3]_0\(1) => \ramloop[5].ram.r_n_0\,
      \douta[3]_0\(0) => \ramloop[5].ram.r_n_1\,
      \douta[3]_1\(0) => \ramloop[6].ram.r_n_0\
    );
ram_ena: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(16),
      O => ram_ena_n_0
    );
\ramloop[0].ram.r\: entity work.background_blue_blk_mem_gen_prim_width
     port map (
      DOUTA(0) => ram_douta,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\background_blue_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(1) => \ramloop[1].ram.r_n_0\,
      DOADO(0) => \ramloop[1].ram.r_n_1\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_16_sp_1 => \ramloop[1].ram.r_n_2\,
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\background_blue_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_3\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      ena_array(0) => ena_array(10)
    );
\ramloop[3].ram.r\: entity work.\background_blue_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOUTA(0) => \ramloop[3].ram.r_n_0\,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[4].ram.r\: entity work.\background_blue_blk_mem_gen_prim_width__parameterized3\
     port map (
      DOUTA(0) => \ramloop[4].ram.r_n_0\,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[5].ram.r\: entity work.\background_blue_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \ramloop[1].ram.r_n_2\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[6].ram.r\: entity work.\background_blue_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOUTA(0) => \ramloop[6].ram.r_n_0\,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity background_blue_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of background_blue_blk_mem_gen_top : entity is "blk_mem_gen_top";
end background_blue_blk_mem_gen_top;

architecture STRUCTURE of background_blue_blk_mem_gen_top is
begin
\valid.cstr\: entity work.background_blue_blk_mem_gen_generic_cstr
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity background_blue_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of background_blue_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end background_blue_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of background_blue_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.background_blue_blk_mem_gen_top
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity background_blue_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of background_blue_blk_mem_gen_v8_4_4 : entity is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of background_blue_blk_mem_gen_v8_4_4 : entity is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of background_blue_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of background_blue_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of background_blue_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of background_blue_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of background_blue_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of background_blue_blk_mem_gen_v8_4_4 : entity is "11";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of background_blue_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of background_blue_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of background_blue_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of background_blue_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     7.287885 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of background_blue_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of background_blue_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of background_blue_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of background_blue_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of background_blue_blk_mem_gen_v8_4_4 : entity is "background_blue.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of background_blue_blk_mem_gen_v8_4_4 : entity is "background_blue.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of background_blue_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of background_blue_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of background_blue_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of background_blue_blk_mem_gen_v8_4_4 : entity is 90000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of background_blue_blk_mem_gen_v8_4_4 : entity is 90000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of background_blue_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of background_blue_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of background_blue_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of background_blue_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of background_blue_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of background_blue_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of background_blue_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of background_blue_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of background_blue_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of background_blue_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of background_blue_blk_mem_gen_v8_4_4 : entity is 90000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of background_blue_blk_mem_gen_v8_4_4 : entity is 90000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of background_blue_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of background_blue_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of background_blue_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of background_blue_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of background_blue_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of background_blue_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of background_blue_blk_mem_gen_v8_4_4 : entity is "yes";
end background_blue_blk_mem_gen_v8_4_4;

architecture STRUCTURE of background_blue_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.background_blue_blk_mem_gen_v8_4_4_synth
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity background_blue is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of background_blue : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of background_blue : entity is "background_blue,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of background_blue : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of background_blue : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end background_blue;

architecture STRUCTURE of background_blue is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "11";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     7.287885 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "background_blue.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "background_blue.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 90000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 90000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 90000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 90000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.background_blue_blk_mem_gen_v8_4_4
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => B"00000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(3 downto 0) => B"0000",
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(16 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(16 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(16 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(16 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
