<stg><name>simple_algo_hw</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %inA_V), !map !32

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %inB_V), !map !38

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outA_V), !map !42

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @simple_algo_hw_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %inB_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inB_V)

]]></Node>
<StgValue><ssdm name="inB_V_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %inA_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inA_V)

]]></Node>
<StgValue><ssdm name="inA_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln68 = add i32 %inB_V_read, %inA_V_read

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_auto.i32P(i32* %outA_V, i32 %add_ln68)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0">
<![CDATA[
:8  ret void

]]></Node>
<StgValue><ssdm name="ret_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="11" name="inA_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="inA_V"/></StgValue>
</port>
<port id="12" name="inB_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="inB_V"/></StgValue>
</port>
<port id="13" name="outA_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="outA_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="15" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="14" toId="2">
</dataflow>
<dataflow id="16" from="inA_V" to="specbitsmap_ln0" fromId="11" toId="2">
</dataflow>
<dataflow id="17" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="14" toId="3">
</dataflow>
<dataflow id="18" from="inB_V" to="specbitsmap_ln0" fromId="12" toId="3">
</dataflow>
<dataflow id="19" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="14" toId="4">
</dataflow>
<dataflow id="20" from="outA_V" to="specbitsmap_ln0" fromId="13" toId="4">
</dataflow>
<dataflow id="22" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="21" toId="5">
</dataflow>
<dataflow id="24" from="simple_algo_hw_str" to="spectopmodule_ln0" fromId="23" toId="5">
</dataflow>
<dataflow id="26" from="_ssdm_op_Read.ap_auto.i32" to="inB_V_read" fromId="25" toId="6">
</dataflow>
<dataflow id="27" from="inB_V" to="inB_V_read" fromId="12" toId="6">
</dataflow>
<dataflow id="28" from="_ssdm_op_Read.ap_auto.i32" to="inA_V_read" fromId="25" toId="7">
</dataflow>
<dataflow id="29" from="inA_V" to="inA_V_read" fromId="11" toId="7">
</dataflow>
<dataflow id="30" from="inB_V_read" to="add_ln68" fromId="6" toId="8">
</dataflow>
<dataflow id="31" from="inA_V_read" to="add_ln68" fromId="7" toId="8">
</dataflow>
<dataflow id="33" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln10" fromId="32" toId="9">
</dataflow>
<dataflow id="34" from="outA_V" to="write_ln10" fromId="13" toId="9">
</dataflow>
<dataflow id="35" from="add_ln68" to="write_ln10" fromId="8" toId="9">
</dataflow>
</dataflows>


</stg>
