#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001718a239820 .scope module, "stack_tb" "stack_tb" 2 3;
 .timescale -9 -9;
P_000001718a226170 .param/l "cycle" 0 2 5, +C4<00000000000000000000000000001010>;
v000001718a2948f0_0 .var "clk", 0 0;
v000001718a295020_0 .var "data_in", 3 0;
v000001718a2957a0_0 .net "data_out", 3 0, v000001718a2291f0_0;  1 drivers
v000001718a295660_0 .net "empty", 0 0, L_000001718a294ee0;  1 drivers
v000001718a294d00_0 .net "full", 0 0, L_000001718a294c60;  1 drivers
v000001718a2950c0_0 .var/i "i", 31 0;
v000001718a2953e0_0 .var "pop", 0 0;
v000001718a295700_0 .var "push", 0 0;
v000001718a295520_0 .var "rstN", 0 0;
S_000001718a2399b0 .scope module, "stack0" "stack" 2 12, 3 1 0, S_000001718a239820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rstN";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "data_in";
    .port_info 3 /INPUT 1 "push";
    .port_info 4 /INPUT 1 "pop";
    .port_info 5 /OUTPUT 4 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_000001718a227f00 .param/l "DEPTH" 0 3 3, +C4<00000000000000000000000000001000>;
P_000001718a227f38 .param/l "WIDTH" 0 3 4, +C4<00000000000000000000000000000100>;
v0000017189ffbe00_0 .net *"_ivl_1", 0 0, L_000001718a295480;  1 drivers
v000001718a239b40_0 .net "clk", 0 0, v000001718a2948f0_0;  1 drivers
v000001718a239be0_0 .net "data_in", 3 0, v000001718a295020_0;  1 drivers
v000001718a2291f0_0 .var "data_out", 3 0;
v000001718a229290_0 .net "empty", 0 0, L_000001718a294ee0;  alias, 1 drivers
v000001718a229330_0 .net "full", 0 0, L_000001718a294c60;  alias, 1 drivers
v000001718a2293d0_0 .var "hotbit_address", 8 0;
v000001718a229470_0 .var/i "i", 31 0;
v000001718a229510_0 .net "pop", 0 0, v000001718a2953e0_0;  1 drivers
v000001718a2295b0_0 .net "push", 0 0, v000001718a295700_0;  1 drivers
v000001718a229650_0 .net "rstN", 0 0, v000001718a295520_0;  1 drivers
v000001718a294850 .array "stack", 7 0, 3 0;
E_000001718a226830 .event posedge, v000001718a239b40_0;
L_000001718a295480 .part v000001718a2293d0_0, 0, 1;
L_000001718a294ee0 .reduce/nor L_000001718a295480;
L_000001718a294c60 .part v000001718a2293d0_0, 8, 1;
    .scope S_000001718a2399b0;
T_0 ;
    %wait E_000001718a226830;
    %load/vec4 v000001718a229650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001718a229470_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001718a229470_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v000001718a229470_0;
    %store/vec4a v000001718a294850, 4, 0;
    %load/vec4 v000001718a229470_0;
    %addi 1, 0, 32;
    %store/vec4 v000001718a229470_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v000001718a2293d0_0, 0, 9;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001718a2295b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v000001718a229330_0;
    %nor/r;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001718a229470_0, 0, 32;
T_0.7 ;
    %load/vec4 v000001718a229470_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.8, 5;
    %load/vec4 v000001718a2293d0_0;
    %load/vec4 v000001718a229470_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v000001718a239be0_0;
    %ix/getv/s 4, v000001718a229470_0;
    %store/vec4a v000001718a294850, 4, 0;
T_0.9 ;
    %load/vec4 v000001718a229470_0;
    %addi 1, 0, 32;
    %store/vec4 v000001718a229470_0, 0, 32;
    %jmp T_0.7;
T_0.8 ;
    %load/vec4 v000001718a2293d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001718a2293d0_0, 0, 9;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001718a229510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.13, 9;
    %load/vec4 v000001718a229290_0;
    %and;
T_0.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001718a229470_0, 0, 32;
T_0.14 ;
    %load/vec4 v000001718a229470_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.15, 5;
    %load/vec4 v000001718a2293d0_0;
    %load/vec4 v000001718a229470_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %load/vec4 v000001718a229470_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001718a294850, 4;
    %store/vec4 v000001718a2291f0_0, 0, 4;
T_0.16 ;
    %load/vec4 v000001718a229470_0;
    %addi 1, 0, 32;
    %store/vec4 v000001718a229470_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
    %load/vec4 v000001718a2293d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001718a2293d0_0, 0, 9;
T_0.11 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001718a239820;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001718a2948f0_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v000001718a2948f0_0;
    %inv;
    %store/vec4 v000001718a2948f0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000001718a239820;
T_2 ;
    %vpi_call 2 28 "$monitor", $time, "\011push=%b, pop=%b, data_in=%d, empty=%b, full=%b, data_out=%d", v000001718a295700_0, v000001718a2953e0_0, v000001718a295020_0, v000001718a295660_0, v000001718a294d00_0, v000001718a2957a0_0 {0 0 0};
    %vpi_call 2 29 "$dumpfile", "stack.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001718a2399b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001718a295520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001718a295700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001718a2953e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001718a295020_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001718a295520_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001718a2950c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001718a2950c0_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001718a295700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001718a2953e0_0, 0, 1;
    %load/vec4 v000001718a2950c0_0;
    %pad/s 4;
    %store/vec4 v000001718a295020_0, 0, 4;
    %load/vec4 v000001718a2950c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001718a2950c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001718a295020_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001718a295700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001718a2953e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001718a2950c0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001718a2950c0_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.3, 5;
    %delay 10, 0;
    %load/vec4 v000001718a2950c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001718a2950c0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001718a295700_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001718a295020_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001718a295020_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001718a295700_0, 0, 1;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "stack_tb.v";
    "./stack.v";
