## 
![](https://user-images.githubusercontent.com/84473288/235626814-7550aa13-baff-4ddd-bcb0-69a6f0a46f88.svg)

## Fast DNN Accelerator Design Space Exploration Frameworks


### ZigZag
### Stream
### DeFiNes

## Artificial Intelligence System on Chips (SoCs)

### TinyVers
<p><img src="https://user-images.githubusercontent.com/84473288/235628502-2c759d2c-3881-4beb-ab17-9a6b078547f9.png"
 style="float: left; margin-right: 20px; width:19%"  /> </p>

[V. Jain, S. Giraldo, J. D. Roose, L. Mei, B. Boons and M. Verhelst, "TinyVers: A Tiny Versatile System-on-Chip With State-Retentive eMRAM for ML Inference at the Extreme Edge," in IEEE Journal of Solid-State Circuits, doi: 10.1109/JSSC.2023.3236566.](https://ieeexplore.ieee.org/document/10022047)
</br>

[V. Jain, S. Giraldo, J. D. Roose, B. Boons, L. Mei and M. Verhelst, "TinyVers: A 0.8-17 TOPS/W, 1.7 Î¼W-20 mW, Tiny Versatile System-on-chip with State-Retentive eMRAM for Machine Learning Inference at the Extreme Edge," 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Honolulu, HI, USA, 2022, pp. 20-21, doi: 10.1109/VLSITechnologyandCir46769.2022.9830409.
](https://ieeexplore.ieee.org/document/9830409)

### DIANA

<p><img src="https://user-images.githubusercontent.com/84473288/235630431-4c3c79f3-3979-4e70-b451-ff7e452d894c.png"
 style="float: left; margin-right: 14px; width:20%"  /> </p>
</br>
 
[K. Ueyoshi et al., "DIANA: An End-to-End Energy-Efficient Digital and ANAlog Hybrid Neural Network SoC," 2022 IEEE International Solid- State Circuits Conference (ISSCC), San Francisco, CA, USA, 2022, pp. 1-3, doi: 10.1109/ISSCC42614.2022.9731716.](https://ieeexplore.ieee.org/document/9731716)

[P. Houshmand et al., "DIANA: An End-to-End Hybrid DIgital and ANAlog Neural Network SoC for the Edge," in IEEE Journal of Solid-State Circuits, vol. 58, no. 1, pp. 203-215, Jan. 2023, doi: 10.1109/JSSC.2022.3214064.](https://ieeexplore.ieee.org/document/9932871)

</br>

### DPU
<p><img src="https://user-images.githubusercontent.com/84473288/235633846-b25ab195-c78e-42fb-8d45-f81c61ed774d.JPG"
 style="float: left; margin-right: 12px; width:20.5%" /> </p>

</br></br> 
[N. Shah, L. I. G. Olascoaga, S. Zhao, W. Meert and M. Verhelst, "DPU: DAG Processing Unit for Irregular Graphs With Precision-Scalable Posit Arithmetic in 28 nm," in IEEE Journal of Solid-State Circuits, vol. 57, no. 8, pp. 2586-2596, Aug. 2022, doi: 10.1109/JSSC.2021.3134897.](https://ieeexplore.ieee.org/document/9663412)

</br></br></br>
### DPU-v2
</br> 

[NN. Shah, W. Meert and M. Verhelst, "DPU-v2: Energy-efficient execution of irregular directed acyclic graphs," 2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO), Chicago, IL, USA, 2022, pp. 1288-1307, doi: 10.1109/MICRO56248.2022.00090.](https://ieeexplore.ieee.org/document/9923858)

</br></br></br></br>




