;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -4, <-20
	MOV -4, <-20
	SUB 412, 200
	SUB 0, 120
	DJN -1, @-20
	SUB -207, <-120
	ADD 240, 63
	ADD 240, 63
	SUB 412, 200
	SUB 412, 200
	DJN -1, @-20
	JMN -207, @-120
	SUB @121, 103
	ADD 240, 63
	SUB -207, <-120
	SLT 121, 0
	JMN <414, @600
	SUB 12, @10
	SLT 121, 0
	SLT 121, 0
	SLT 121, 0
	JMP <121, 103
	DJN 0, 2
	DJN <127, 100
	CMP @-127, 100
	SUB #12, @0
	MOV -1, <-20
	ADD 240, 63
	ADD 240, 63
	ADD 240, 63
	ADD 240, 63
	ADD #270, <1
	ADD 240, -60
	ADD 210, 30
	DJN -4, @-20
	MOV -4, <-20
	JMP @42, #200
	DJN -1, @-20
	DJN -1, @-20
	MOV -4, <-20
	JMP @42, #200
	MOV -4, <-20
	MOV -1, <-20
	MOV -4, <-20
	SPL 0, <402
	MOV -4, <-20
	SUB @121, 106
