#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2104830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21049c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20f72d0 .functor NOT 1, L_0x2152ba0, C4<0>, C4<0>, C4<0>;
L_0x2152980 .functor XOR 2, L_0x2152820, L_0x21528e0, C4<00>, C4<00>;
L_0x2152a90 .functor XOR 2, L_0x2152980, L_0x21529f0, C4<00>, C4<00>;
v0x214e2b0_0 .net *"_ivl_10", 1 0, L_0x21529f0;  1 drivers
v0x214e3b0_0 .net *"_ivl_12", 1 0, L_0x2152a90;  1 drivers
v0x214e490_0 .net *"_ivl_2", 1 0, L_0x2151670;  1 drivers
v0x214e550_0 .net *"_ivl_4", 1 0, L_0x2152820;  1 drivers
v0x214e630_0 .net *"_ivl_6", 1 0, L_0x21528e0;  1 drivers
v0x214e760_0 .net *"_ivl_8", 1 0, L_0x2152980;  1 drivers
v0x214e840_0 .net "a", 0 0, v0x214b300_0;  1 drivers
v0x214e8e0_0 .net "b", 0 0, v0x214b3a0_0;  1 drivers
v0x214e980_0 .net "c", 0 0, v0x214b440_0;  1 drivers
v0x214ea20_0 .var "clk", 0 0;
v0x214eac0_0 .net "d", 0 0, v0x214b580_0;  1 drivers
v0x214eb60_0 .net "out_pos_dut", 0 0, L_0x2152590;  1 drivers
v0x214ec00_0 .net "out_pos_ref", 0 0, L_0x2150130;  1 drivers
v0x214eca0_0 .net "out_sop_dut", 0 0, L_0x2151090;  1 drivers
v0x214ed40_0 .net "out_sop_ref", 0 0, L_0x2125ab0;  1 drivers
v0x214ede0_0 .var/2u "stats1", 223 0;
v0x214ee80_0 .var/2u "strobe", 0 0;
v0x214ef20_0 .net "tb_match", 0 0, L_0x2152ba0;  1 drivers
v0x214eff0_0 .net "tb_mismatch", 0 0, L_0x20f72d0;  1 drivers
v0x214f090_0 .net "wavedrom_enable", 0 0, v0x214b850_0;  1 drivers
v0x214f160_0 .net "wavedrom_title", 511 0, v0x214b8f0_0;  1 drivers
L_0x2151670 .concat [ 1 1 0 0], L_0x2150130, L_0x2125ab0;
L_0x2152820 .concat [ 1 1 0 0], L_0x2150130, L_0x2125ab0;
L_0x21528e0 .concat [ 1 1 0 0], L_0x2152590, L_0x2151090;
L_0x21529f0 .concat [ 1 1 0 0], L_0x2150130, L_0x2125ab0;
L_0x2152ba0 .cmp/eeq 2, L_0x2151670, L_0x2152a90;
S_0x2104b50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x21049c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20f76b0 .functor AND 1, v0x214b440_0, v0x214b580_0, C4<1>, C4<1>;
L_0x20f7a90 .functor NOT 1, v0x214b300_0, C4<0>, C4<0>, C4<0>;
L_0x20f7e70 .functor NOT 1, v0x214b3a0_0, C4<0>, C4<0>, C4<0>;
L_0x20f80f0 .functor AND 1, L_0x20f7a90, L_0x20f7e70, C4<1>, C4<1>;
L_0x210f3c0 .functor AND 1, L_0x20f80f0, v0x214b440_0, C4<1>, C4<1>;
L_0x2125ab0 .functor OR 1, L_0x20f76b0, L_0x210f3c0, C4<0>, C4<0>;
L_0x214f5b0 .functor NOT 1, v0x214b3a0_0, C4<0>, C4<0>, C4<0>;
L_0x214f620 .functor OR 1, L_0x214f5b0, v0x214b580_0, C4<0>, C4<0>;
L_0x214f730 .functor AND 1, v0x214b440_0, L_0x214f620, C4<1>, C4<1>;
L_0x214f7f0 .functor NOT 1, v0x214b300_0, C4<0>, C4<0>, C4<0>;
L_0x214f8c0 .functor OR 1, L_0x214f7f0, v0x214b3a0_0, C4<0>, C4<0>;
L_0x214f930 .functor AND 1, L_0x214f730, L_0x214f8c0, C4<1>, C4<1>;
L_0x214fab0 .functor NOT 1, v0x214b3a0_0, C4<0>, C4<0>, C4<0>;
L_0x214fb20 .functor OR 1, L_0x214fab0, v0x214b580_0, C4<0>, C4<0>;
L_0x214fa40 .functor AND 1, v0x214b440_0, L_0x214fb20, C4<1>, C4<1>;
L_0x214fcb0 .functor NOT 1, v0x214b300_0, C4<0>, C4<0>, C4<0>;
L_0x214fdb0 .functor OR 1, L_0x214fcb0, v0x214b580_0, C4<0>, C4<0>;
L_0x214fe70 .functor AND 1, L_0x214fa40, L_0x214fdb0, C4<1>, C4<1>;
L_0x2150020 .functor XNOR 1, L_0x214f930, L_0x214fe70, C4<0>, C4<0>;
v0x20f6c00_0 .net *"_ivl_0", 0 0, L_0x20f76b0;  1 drivers
v0x20f7000_0 .net *"_ivl_12", 0 0, L_0x214f5b0;  1 drivers
v0x20f73e0_0 .net *"_ivl_14", 0 0, L_0x214f620;  1 drivers
v0x20f77c0_0 .net *"_ivl_16", 0 0, L_0x214f730;  1 drivers
v0x20f7ba0_0 .net *"_ivl_18", 0 0, L_0x214f7f0;  1 drivers
v0x20f7f80_0 .net *"_ivl_2", 0 0, L_0x20f7a90;  1 drivers
v0x20f8200_0 .net *"_ivl_20", 0 0, L_0x214f8c0;  1 drivers
v0x2149870_0 .net *"_ivl_24", 0 0, L_0x214fab0;  1 drivers
v0x2149950_0 .net *"_ivl_26", 0 0, L_0x214fb20;  1 drivers
v0x2149a30_0 .net *"_ivl_28", 0 0, L_0x214fa40;  1 drivers
v0x2149b10_0 .net *"_ivl_30", 0 0, L_0x214fcb0;  1 drivers
v0x2149bf0_0 .net *"_ivl_32", 0 0, L_0x214fdb0;  1 drivers
v0x2149cd0_0 .net *"_ivl_36", 0 0, L_0x2150020;  1 drivers
L_0x7f8f02207018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2149d90_0 .net *"_ivl_38", 0 0, L_0x7f8f02207018;  1 drivers
v0x2149e70_0 .net *"_ivl_4", 0 0, L_0x20f7e70;  1 drivers
v0x2149f50_0 .net *"_ivl_6", 0 0, L_0x20f80f0;  1 drivers
v0x214a030_0 .net *"_ivl_8", 0 0, L_0x210f3c0;  1 drivers
v0x214a110_0 .net "a", 0 0, v0x214b300_0;  alias, 1 drivers
v0x214a1d0_0 .net "b", 0 0, v0x214b3a0_0;  alias, 1 drivers
v0x214a290_0 .net "c", 0 0, v0x214b440_0;  alias, 1 drivers
v0x214a350_0 .net "d", 0 0, v0x214b580_0;  alias, 1 drivers
v0x214a410_0 .net "out_pos", 0 0, L_0x2150130;  alias, 1 drivers
v0x214a4d0_0 .net "out_sop", 0 0, L_0x2125ab0;  alias, 1 drivers
v0x214a590_0 .net "pos0", 0 0, L_0x214f930;  1 drivers
v0x214a650_0 .net "pos1", 0 0, L_0x214fe70;  1 drivers
L_0x2150130 .functor MUXZ 1, L_0x7f8f02207018, L_0x214f930, L_0x2150020, C4<>;
S_0x214a7d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x21049c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x214b300_0 .var "a", 0 0;
v0x214b3a0_0 .var "b", 0 0;
v0x214b440_0 .var "c", 0 0;
v0x214b4e0_0 .net "clk", 0 0, v0x214ea20_0;  1 drivers
v0x214b580_0 .var "d", 0 0;
v0x214b670_0 .var/2u "fail", 0 0;
v0x214b710_0 .var/2u "fail1", 0 0;
v0x214b7b0_0 .net "tb_match", 0 0, L_0x2152ba0;  alias, 1 drivers
v0x214b850_0 .var "wavedrom_enable", 0 0;
v0x214b8f0_0 .var "wavedrom_title", 511 0;
E_0x21031a0/0 .event negedge, v0x214b4e0_0;
E_0x21031a0/1 .event posedge, v0x214b4e0_0;
E_0x21031a0 .event/or E_0x21031a0/0, E_0x21031a0/1;
S_0x214ab00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x214a7d0;
 .timescale -12 -12;
v0x214ad40_0 .var/2s "i", 31 0;
E_0x2103040 .event posedge, v0x214b4e0_0;
S_0x214ae40 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x214a7d0;
 .timescale -12 -12;
v0x214b040_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x214b120 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x214a7d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x214bad0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x21049c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21502e0 .functor NOT 1, v0x214b300_0, C4<0>, C4<0>, C4<0>;
L_0x2150370 .functor NOT 1, v0x214b3a0_0, C4<0>, C4<0>, C4<0>;
L_0x2150510 .functor AND 1, L_0x21502e0, L_0x2150370, C4<1>, C4<1>;
L_0x2150620 .functor AND 1, L_0x2150510, v0x214b440_0, C4<1>, C4<1>;
L_0x2150820 .functor AND 1, L_0x2150620, v0x214b580_0, C4<1>, C4<1>;
L_0x21509f0 .functor NOT 1, v0x214b3a0_0, C4<0>, C4<0>, C4<0>;
L_0x2150aa0 .functor AND 1, v0x214b300_0, L_0x21509f0, C4<1>, C4<1>;
L_0x2150c70 .functor AND 1, L_0x2150aa0, v0x214b440_0, C4<1>, C4<1>;
L_0x2150d80 .functor NOT 1, v0x214b580_0, C4<0>, C4<0>, C4<0>;
L_0x2150df0 .functor AND 1, L_0x2150c70, L_0x2150d80, C4<1>, C4<1>;
L_0x2150f60 .functor OR 1, L_0x2150820, L_0x2150df0, C4<0>, C4<0>;
L_0x2151020 .functor AND 1, v0x214b300_0, v0x214b3a0_0, C4<1>, C4<1>;
L_0x2151100 .functor AND 1, L_0x2151020, v0x214b440_0, C4<1>, C4<1>;
L_0x21511c0 .functor AND 1, L_0x2151100, v0x214b580_0, C4<1>, C4<1>;
L_0x2151090 .functor OR 1, L_0x2150f60, L_0x21511c0, C4<0>, C4<0>;
L_0x21513f0 .functor OR 1, v0x214b300_0, v0x214b3a0_0, C4<0>, C4<0>;
L_0x21514f0 .functor NOT 1, v0x214b440_0, C4<0>, C4<0>, C4<0>;
L_0x2151560 .functor OR 1, L_0x21513f0, L_0x21514f0, C4<0>, C4<0>;
L_0x2151710 .functor NOT 1, v0x214b580_0, C4<0>, C4<0>, C4<0>;
L_0x2151780 .functor OR 1, L_0x2151560, L_0x2151710, C4<0>, C4<0>;
L_0x2151940 .functor NOT 1, v0x214b3a0_0, C4<0>, C4<0>, C4<0>;
L_0x21519b0 .functor OR 1, v0x214b300_0, L_0x2151940, C4<0>, C4<0>;
L_0x2151b30 .functor NOT 1, v0x214b440_0, C4<0>, C4<0>, C4<0>;
L_0x2151ba0 .functor OR 1, L_0x21519b0, L_0x2151b30, C4<0>, C4<0>;
L_0x2151d80 .functor OR 1, L_0x2151ba0, v0x214b580_0, C4<0>, C4<0>;
L_0x2151e40 .functor AND 1, L_0x2151780, L_0x2151d80, C4<1>, C4<1>;
L_0x2152030 .functor NOT 1, v0x214b300_0, C4<0>, C4<0>, C4<0>;
L_0x21520a0 .functor NOT 1, v0x214b3a0_0, C4<0>, C4<0>, C4<0>;
L_0x2152200 .functor OR 1, L_0x2152030, L_0x21520a0, C4<0>, C4<0>;
L_0x2152310 .functor OR 1, L_0x2152200, v0x214b440_0, C4<0>, C4<0>;
L_0x21524d0 .functor OR 1, L_0x2152310, v0x214b580_0, C4<0>, C4<0>;
L_0x2152590 .functor AND 1, L_0x2151e40, L_0x21524d0, C4<1>, C4<1>;
v0x214bc90_0 .net *"_ivl_0", 0 0, L_0x21502e0;  1 drivers
v0x214bd70_0 .net *"_ivl_10", 0 0, L_0x21509f0;  1 drivers
v0x214be50_0 .net *"_ivl_12", 0 0, L_0x2150aa0;  1 drivers
v0x214bf40_0 .net *"_ivl_14", 0 0, L_0x2150c70;  1 drivers
v0x214c020_0 .net *"_ivl_16", 0 0, L_0x2150d80;  1 drivers
v0x214c150_0 .net *"_ivl_18", 0 0, L_0x2150df0;  1 drivers
v0x214c230_0 .net *"_ivl_2", 0 0, L_0x2150370;  1 drivers
v0x214c310_0 .net *"_ivl_20", 0 0, L_0x2150f60;  1 drivers
v0x214c3f0_0 .net *"_ivl_22", 0 0, L_0x2151020;  1 drivers
v0x214c560_0 .net *"_ivl_24", 0 0, L_0x2151100;  1 drivers
v0x214c640_0 .net *"_ivl_26", 0 0, L_0x21511c0;  1 drivers
v0x214c720_0 .net *"_ivl_30", 0 0, L_0x21513f0;  1 drivers
v0x214c800_0 .net *"_ivl_32", 0 0, L_0x21514f0;  1 drivers
v0x214c8e0_0 .net *"_ivl_34", 0 0, L_0x2151560;  1 drivers
v0x214c9c0_0 .net *"_ivl_36", 0 0, L_0x2151710;  1 drivers
v0x214caa0_0 .net *"_ivl_38", 0 0, L_0x2151780;  1 drivers
v0x214cb80_0 .net *"_ivl_4", 0 0, L_0x2150510;  1 drivers
v0x214cd70_0 .net *"_ivl_40", 0 0, L_0x2151940;  1 drivers
v0x214ce50_0 .net *"_ivl_42", 0 0, L_0x21519b0;  1 drivers
v0x214cf30_0 .net *"_ivl_44", 0 0, L_0x2151b30;  1 drivers
v0x214d010_0 .net *"_ivl_46", 0 0, L_0x2151ba0;  1 drivers
v0x214d0f0_0 .net *"_ivl_48", 0 0, L_0x2151d80;  1 drivers
v0x214d1d0_0 .net *"_ivl_50", 0 0, L_0x2151e40;  1 drivers
v0x214d2b0_0 .net *"_ivl_52", 0 0, L_0x2152030;  1 drivers
v0x214d390_0 .net *"_ivl_54", 0 0, L_0x21520a0;  1 drivers
v0x214d470_0 .net *"_ivl_56", 0 0, L_0x2152200;  1 drivers
v0x214d550_0 .net *"_ivl_58", 0 0, L_0x2152310;  1 drivers
v0x214d630_0 .net *"_ivl_6", 0 0, L_0x2150620;  1 drivers
v0x214d710_0 .net *"_ivl_60", 0 0, L_0x21524d0;  1 drivers
v0x214d7f0_0 .net *"_ivl_8", 0 0, L_0x2150820;  1 drivers
v0x214d8d0_0 .net "a", 0 0, v0x214b300_0;  alias, 1 drivers
v0x214d970_0 .net "b", 0 0, v0x214b3a0_0;  alias, 1 drivers
v0x214da60_0 .net "c", 0 0, v0x214b440_0;  alias, 1 drivers
v0x214dd60_0 .net "d", 0 0, v0x214b580_0;  alias, 1 drivers
v0x214de50_0 .net "out_pos", 0 0, L_0x2152590;  alias, 1 drivers
v0x214df10_0 .net "out_sop", 0 0, L_0x2151090;  alias, 1 drivers
S_0x214e090 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x21049c0;
 .timescale -12 -12;
E_0x20ec9f0 .event anyedge, v0x214ee80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x214ee80_0;
    %nor/r;
    %assign/vec4 v0x214ee80_0, 0;
    %wait E_0x20ec9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x214a7d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x214b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x214b710_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x214a7d0;
T_4 ;
    %wait E_0x21031a0;
    %load/vec4 v0x214b7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x214b670_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x214a7d0;
T_5 ;
    %wait E_0x2103040;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b3a0_0, 0;
    %assign/vec4 v0x214b300_0, 0;
    %wait E_0x2103040;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b3a0_0, 0;
    %assign/vec4 v0x214b300_0, 0;
    %wait E_0x2103040;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b3a0_0, 0;
    %assign/vec4 v0x214b300_0, 0;
    %wait E_0x2103040;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b3a0_0, 0;
    %assign/vec4 v0x214b300_0, 0;
    %wait E_0x2103040;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b3a0_0, 0;
    %assign/vec4 v0x214b300_0, 0;
    %wait E_0x2103040;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b3a0_0, 0;
    %assign/vec4 v0x214b300_0, 0;
    %wait E_0x2103040;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b3a0_0, 0;
    %assign/vec4 v0x214b300_0, 0;
    %wait E_0x2103040;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b3a0_0, 0;
    %assign/vec4 v0x214b300_0, 0;
    %wait E_0x2103040;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b3a0_0, 0;
    %assign/vec4 v0x214b300_0, 0;
    %wait E_0x2103040;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b3a0_0, 0;
    %assign/vec4 v0x214b300_0, 0;
    %wait E_0x2103040;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b3a0_0, 0;
    %assign/vec4 v0x214b300_0, 0;
    %wait E_0x2103040;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b3a0_0, 0;
    %assign/vec4 v0x214b300_0, 0;
    %wait E_0x2103040;
    %load/vec4 v0x214b670_0;
    %store/vec4 v0x214b710_0, 0, 1;
    %fork t_1, S_0x214ab00;
    %jmp t_0;
    .scope S_0x214ab00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x214ad40_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x214ad40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2103040;
    %load/vec4 v0x214ad40_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x214b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b3a0_0, 0;
    %assign/vec4 v0x214b300_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x214ad40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x214ad40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x214a7d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21031a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x214b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214b3a0_0, 0;
    %assign/vec4 v0x214b300_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x214b670_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x214b710_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x21049c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x214ea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x214ee80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x21049c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x214ea20_0;
    %inv;
    %store/vec4 v0x214ea20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x21049c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x214b4e0_0, v0x214eff0_0, v0x214e840_0, v0x214e8e0_0, v0x214e980_0, v0x214eac0_0, v0x214ed40_0, v0x214eca0_0, v0x214ec00_0, v0x214eb60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x21049c0;
T_9 ;
    %load/vec4 v0x214ede0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x214ede0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x214ede0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x214ede0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x214ede0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x214ede0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x214ede0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x214ede0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x214ede0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x214ede0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x21049c0;
T_10 ;
    %wait E_0x21031a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x214ede0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214ede0_0, 4, 32;
    %load/vec4 v0x214ef20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x214ede0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214ede0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x214ede0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214ede0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x214ed40_0;
    %load/vec4 v0x214ed40_0;
    %load/vec4 v0x214eca0_0;
    %xor;
    %load/vec4 v0x214ed40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x214ede0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214ede0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x214ede0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214ede0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x214ec00_0;
    %load/vec4 v0x214ec00_0;
    %load/vec4 v0x214eb60_0;
    %xor;
    %load/vec4 v0x214ec00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x214ede0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214ede0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x214ede0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x214ede0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/ece241_2013_q2/iter0/response8/top_module.sv";
