// Seed: 1614747907
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1.id_21 = 0;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_3;
endmodule
module module_1 #(
    parameter id_0  = 32'd32,
    parameter id_10 = 32'd96
) (
    inout wor _id_0,
    output wire id_1,
    output tri1 id_2,
    input wor id_3,
    output tri id_4,
    output uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output wor id_9
    , id_30,
    output wire _id_10,
    output tri id_11,
    output wand id_12,
    input uwire id_13,
    output supply0 id_14,
    input wire id_15,
    input supply1 id_16,
    output tri id_17,
    output wand id_18,
    input supply1 id_19,
    input tri1 id_20,
    output tri id_21,
    output wire id_22,
    input supply1 id_23,
    input supply0 id_24,
    input supply1 id_25,
    input supply1 id_26,
    input wire id_27,
    input wand id_28
);
  logic id_31;
  ;
  wire [-1  *  -1  -  id_0 : 1] id_32;
  logic [id_10  -  -1 : -1] id_33;
  module_0 modCall_1 (
      id_30,
      id_30,
      id_30,
      id_33,
      id_31,
      id_33,
      id_31,
      id_30
  );
endmodule
