# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../projekt_v3.srcs/sources_1/new/alarm.vhd" \
"../../../../projekt_v3.srcs/sources_1/new/clock_counter.vhd" \
"../../../../projekt_v3.srcs/sources_1/new/clock_enable.vhd" \
"../../../../projekt_v3.srcs/sources_1/new/stop.vhd" \
"../../../../projekt_v3.srcs/sources_1/new/top_level.vhd" \
"../../../../projekt_v3.srcs/sim_1/new/tb_top_level.vhd" \

# Do not sort compile order
nosort
