[["A Persistent Rescheduled-page Cache for Low Overhead Object Code Compatibility in VLIW Architectures.", ["Thomas M. Conte", "Sumedh W. Sathaye", "Sanjeev Banerjia"], "https://doi.org/10.1109/MICRO.1996.566445", 10], ["Integrating a Misprediction Recovery Cache (MRC) into a Superscalar Pipeline.", ["James O. Bondi", "Ashwini K. Nanda", "Simonjit Dutta"], "https://doi.org/10.1109/MICRO.1996.566446", 10], ["Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching.", ["Eric Rotenberg", "Steve Bennett", "James E. Smith"], "https://doi.org/10.1109/MICRO.1996.566447", 12], ["Accurate and Practical Profile-driven Compilation Using the Profile Buffer.", ["Thomas M. Conte", "Kishore N. Menezes", "Mary Ann Hirsch"], "https://doi.org/10.1109/MICRO.1996.566448", 10], ["Efficient Path Profiling.", ["Thomas Ball", "James R. Larus"], "https://doi.org/10.1109/MICRO.1996.566449", 12], ["Profile-driven Instruction Level Parallel Scheduling with Application to Super Blocks.", ["Chandra Chekuri", "Richard Johnson", "Rajeev Motwani", "B. Natarajan", "B. Ramakrishna Rau", "Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.1996.566450", 10], ["Speculative Hedge: Regulating Compile-time Speculation Against Profile Variations.", ["Brian L. Deitrich", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1996.566451", 10], ["Hot Cold Optimization of Large Windows/NT Applications.", ["Robert S. Cohn", "P. Geoffrey Lowney"], "https://doi.org/10.1109/MICRO.1996.566452", 10], ["Java Bytecode to Native Code Translation: The Caffeine Prototype and Preliminary Results.", ["Cheng-Hsueh A. Hsieh", "John C. Gyllenhaal", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1996.566453", 10], ["Analysis Techniques for Predicated Code.", ["Richard Johnson", "Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.1996.566454", 14], ["Global Predicate Analysis and Its Application to Register Allocation.", ["David M. Gillies", "Roy Dz-Ching Ju", "Richard Johnson", "Michael S. Schlansker"], "https://doi.org/10.1109/MICRO.1996.566455", 12], ["Modulo Scheduling of Loops in Control-intensive Non-numeric Programs.", ["Daniel M. Lavery", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1996.566456", 12], ["Assigning Confidence to Conditional Branch Predictions.", ["Erik Jacobsen", "Eric Rotenberg", "James E. Smith"], "https://doi.org/10.1109/MICRO.1996.566457", 11], ["Compiler Synthesized Dynamic Branch Prediction.", ["Scott A. Mahlke", "Balas K. Natarajan"], "https://doi.org/10.1109/MICRO.1996.566458", 12], ["Wrong-path Instruction Prefetching.", ["Jim Pierce", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1996.566459", 11], ["Design Decisions Influencing the UltraSPARC's Instruction Fetch Architecture.", ["Robert Yung"], "https://doi.org/10.1109/MICRO.1996.566460", 13], ["Increasing the Instruction Fetch Rate via Block-structured Instruction Set Architectures.", ["Eric Hao", "Po-Yung Chang", "Marius Evers", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1996.566461", 10], ["Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings.", ["Thomas M. Conte", "Sanjeev Banerjia", "Sergei Y. Larin", "Kishore N. Menezes", "Sumedh W. Sathaye"], "https://doi.org/10.1109/MICRO.1996.566462", 11], ["Tango: A Hardware-Based Data Prefetching Technique for Superscalar Processors.", ["Shlomit S. Pinter", "Adi Yoaz"], "https://doi.org/10.1109/MICRO.1996.566463", 12], ["Exceeding the Dataflow Limit via Value Prediction.", ["Mikko H. Lipasti", "John Paul Shen"], "https://doi.org/10.1109/MICRO.1996.566464", 12], ["The Performance Potential of Data Dependence Speculation & Collapsing.", ["Yiannakis Sazeides", "Stamatis Vassiliadis", "James E. Smith"], "https://doi.org/10.1109/MICRO.1996.566465", 10], ["Heuristics for Register-Constrained Software Pipelining.", ["Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1109/MICRO.1996.566466", 12], ["Software Pipelining Loops with Conditional Branches.", ["Mark G. Stoodley", "Corinna G. Lee"], "https://doi.org/10.1109/MICRO.1996.566467", 12], ["Combining Loop Transformations Considering Caches and Scheduling.", ["Michael E. Wolf", "Dror E. Maydan", "Ding-Kai Chen"], "https://doi.org/10.1109/MICRO.1996.566468", 13], ["Instruction Scheduling and Executable Editing.", ["Eric Schnarr", "James R. Larus"], "https://doi.org/10.1109/MICRO.1996.566469", 10], ["Instruction Scheduling for the HP PA-8000.", ["David A. Dunn", "Wei-Chung Hsu"], "https://doi.org/10.1109/MICRO.1996.566470", 10], ["Meld Scheduling: Relaxing Scheduling Constraints Across Region Boundaries.", ["Santosh G. Abraham", "Vinod Kathail", "Brian L. Deitrich"], "https://doi.org/10.1109/MICRO.1996.566471", 14], ["Custom-fit Processors: Letting Applications Define Architectures.", ["Joseph A. Fisher", "Paolo Faraboschi", "Giuseppe Desoli"], "https://doi.org/10.1109/MICRO.1996.566472", 12], ["Optimization for a Superscalar Out-of-Order Machine.", ["Anne M. Holler"], "https://doi.org/10.1109/MICRO.1996.566473", 13], ["Optimization of Machine Descriptions for Efficient Use.", ["John C. Gyllenhaal", "Wen-mei W. Hwu", "B. Ramakrishna Rau"], "http://doi.ieeecomputersociety.org/10.1109/MICRO.1996.10001", 10]]