============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 21:59:48 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in ../../RTL/image_process.v(226)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 226 in ../../RTL/image_process.v(243)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5754 instances
RUN-0007 : 2331 luts, 1985 seqs, 811 mslices, 455 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6907 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4674 nets have 2 pins
RUN-1001 : 1445 nets have [3 - 5] pins
RUN-1001 : 622 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1289     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     487     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  34   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 193
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5752 instances, 2331 luts, 1985 seqs, 1266 slices, 246 macros(1265 instances: 810 mslices 455 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1600 pins
PHY-0007 : Cell area utilization is 24%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27043, tnet num: 6905, tinst num: 5752, tnode num: 33520, tedge num: 44781.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.120741s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (100.4%)

RUN-1004 : used memory is 261 MB, reserved memory is 240 MB, peak memory is 261 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6905 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.259305s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.67502e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5752.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 24%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.09754e+06, overlap = 47.25
PHY-3002 : Step(2): len = 945187, overlap = 46.3125
PHY-3002 : Step(3): len = 550475, overlap = 59.4375
PHY-3002 : Step(4): len = 490549, overlap = 56.75
PHY-3002 : Step(5): len = 403999, overlap = 63.0312
PHY-3002 : Step(6): len = 370175, overlap = 74.0938
PHY-3002 : Step(7): len = 326461, overlap = 89.9062
PHY-3002 : Step(8): len = 307509, overlap = 115.188
PHY-3002 : Step(9): len = 262029, overlap = 124.812
PHY-3002 : Step(10): len = 242033, overlap = 137.156
PHY-3002 : Step(11): len = 230453, overlap = 144.188
PHY-3002 : Step(12): len = 214269, overlap = 158.531
PHY-3002 : Step(13): len = 204957, overlap = 169.344
PHY-3002 : Step(14): len = 186429, overlap = 172.781
PHY-3002 : Step(15): len = 181971, overlap = 192.719
PHY-3002 : Step(16): len = 176994, overlap = 199.656
PHY-3002 : Step(17): len = 163218, overlap = 213.156
PHY-3002 : Step(18): len = 159109, overlap = 226.125
PHY-3002 : Step(19): len = 153588, overlap = 233.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96373e-05
PHY-3002 : Step(20): len = 162629, overlap = 203.156
PHY-3002 : Step(21): len = 172879, overlap = 184.281
PHY-3002 : Step(22): len = 168662, overlap = 146.188
PHY-3002 : Step(23): len = 165620, overlap = 138.344
PHY-3002 : Step(24): len = 165142, overlap = 139.594
PHY-3002 : Step(25): len = 164364, overlap = 133.375
PHY-3002 : Step(26): len = 163643, overlap = 132.656
PHY-3002 : Step(27): len = 161321, overlap = 117.031
PHY-3002 : Step(28): len = 157312, overlap = 101.094
PHY-3002 : Step(29): len = 151271, overlap = 103.875
PHY-3002 : Step(30): len = 150398, overlap = 108.656
PHY-3002 : Step(31): len = 147847, overlap = 113.875
PHY-3002 : Step(32): len = 146682, overlap = 111.094
PHY-3002 : Step(33): len = 146055, overlap = 113.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.92745e-05
PHY-3002 : Step(34): len = 144930, overlap = 114.469
PHY-3002 : Step(35): len = 144888, overlap = 113
PHY-3002 : Step(36): len = 144901, overlap = 114.812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.8549e-05
PHY-3002 : Step(37): len = 145682, overlap = 113.219
PHY-3002 : Step(38): len = 145796, overlap = 113.75
PHY-3002 : Step(39): len = 145992, overlap = 113.844
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000157098
PHY-3002 : Step(40): len = 147053, overlap = 106.031
PHY-3002 : Step(41): len = 147044, overlap = 105.812
PHY-3002 : Step(42): len = 147542, overlap = 111.5
PHY-3002 : Step(43): len = 147654, overlap = 111.094
PHY-3002 : Step(44): len = 150490, overlap = 103.219
PHY-3002 : Step(45): len = 165289, overlap = 85.4375
PHY-3002 : Step(46): len = 166667, overlap = 86.125
PHY-3002 : Step(47): len = 162768, overlap = 91.4062
PHY-3002 : Step(48): len = 162282, overlap = 91.9688
PHY-3002 : Step(49): len = 157868, overlap = 90.9062
PHY-3002 : Step(50): len = 156791, overlap = 93.125
PHY-3002 : Step(51): len = 156668, overlap = 85.25
PHY-3002 : Step(52): len = 156417, overlap = 89.2812
PHY-3002 : Step(53): len = 154717, overlap = 94.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000314196
PHY-3002 : Step(54): len = 154814, overlap = 95.0625
PHY-3002 : Step(55): len = 154693, overlap = 100.344
PHY-3002 : Step(56): len = 153557, overlap = 99.0312
PHY-3002 : Step(57): len = 153331, overlap = 99.1562
PHY-3002 : Step(58): len = 152643, overlap = 99.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000628392
PHY-3002 : Step(59): len = 153018, overlap = 93.0938
PHY-3002 : Step(60): len = 153240, overlap = 92.5938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00125678
PHY-3002 : Step(61): len = 153321, overlap = 90.5938
PHY-3002 : Step(62): len = 153321, overlap = 88.0312
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00251357
PHY-3002 : Step(63): len = 153558, overlap = 87.3125
PHY-3002 : Step(64): len = 153507, overlap = 87.9375
PHY-3002 : Step(65): len = 153169, overlap = 86.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019754s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (158.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6905 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.124994s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.22585e-06
PHY-3002 : Step(66): len = 149646, overlap = 179.188
PHY-3002 : Step(67): len = 148140, overlap = 184.281
PHY-3002 : Step(68): len = 139700, overlap = 170.844
PHY-3002 : Step(69): len = 140059, overlap = 172.75
PHY-3002 : Step(70): len = 134911, overlap = 180.906
PHY-3002 : Step(71): len = 134809, overlap = 185.844
PHY-3002 : Step(72): len = 132453, overlap = 196.875
PHY-3002 : Step(73): len = 132340, overlap = 199.5
PHY-3002 : Step(74): len = 132264, overlap = 200.531
PHY-3002 : Step(75): len = 134811, overlap = 210.375
PHY-3002 : Step(76): len = 130360, overlap = 208.781
PHY-3002 : Step(77): len = 129905, overlap = 208.406
PHY-3002 : Step(78): len = 129659, overlap = 207.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.24517e-05
PHY-3002 : Step(79): len = 129780, overlap = 196.156
PHY-3002 : Step(80): len = 129780, overlap = 196.156
PHY-3002 : Step(81): len = 129716, overlap = 193.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.49034e-05
PHY-3002 : Step(82): len = 135058, overlap = 171.5
PHY-3002 : Step(83): len = 135324, overlap = 171.406
PHY-3002 : Step(84): len = 135210, overlap = 164.625
PHY-3002 : Step(85): len = 135210, overlap = 164.625
PHY-3002 : Step(86): len = 134284, overlap = 160.469
PHY-3002 : Step(87): len = 134235, overlap = 160.312
PHY-3002 : Step(88): len = 134132, overlap = 158.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.98068e-05
PHY-3002 : Step(89): len = 137146, overlap = 142.062
PHY-3002 : Step(90): len = 137657, overlap = 141.062
PHY-3002 : Step(91): len = 144041, overlap = 123.125
PHY-3002 : Step(92): len = 142961, overlap = 112.25
PHY-3002 : Step(93): len = 142831, overlap = 112.031
PHY-3002 : Step(94): len = 140903, overlap = 111.438
PHY-3002 : Step(95): len = 141365, overlap = 116.062
PHY-3002 : Step(96): len = 138258, overlap = 113.438
PHY-3002 : Step(97): len = 138038, overlap = 113.469
PHY-3002 : Step(98): len = 137676, overlap = 110.312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.96136e-05
PHY-3002 : Step(99): len = 137692, overlap = 106.625
PHY-3002 : Step(100): len = 137747, overlap = 105.656
PHY-3002 : Step(101): len = 138008, overlap = 104.094
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000199227
PHY-3002 : Step(102): len = 139262, overlap = 104.906
PHY-3002 : Step(103): len = 139583, overlap = 104.844
PHY-3002 : Step(104): len = 140788, overlap = 104.094
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6905 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.127178s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.17343e-05
PHY-3002 : Step(105): len = 142091, overlap = 308
PHY-3002 : Step(106): len = 142420, overlap = 307.375
PHY-3002 : Step(107): len = 144266, overlap = 288.938
PHY-3002 : Step(108): len = 145139, overlap = 278.156
PHY-3002 : Step(109): len = 146227, overlap = 268.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.34687e-05
PHY-3002 : Step(110): len = 146330, overlap = 251.625
PHY-3002 : Step(111): len = 146569, overlap = 250.969
PHY-3002 : Step(112): len = 148995, overlap = 224.844
PHY-3002 : Step(113): len = 151946, overlap = 203.5
PHY-3002 : Step(114): len = 149133, overlap = 193.594
PHY-3002 : Step(115): len = 149040, overlap = 194.031
PHY-3002 : Step(116): len = 148321, overlap = 186.281
PHY-3002 : Step(117): len = 148352, overlap = 184.531
PHY-3002 : Step(118): len = 148868, overlap = 170.344
PHY-3002 : Step(119): len = 149303, overlap = 167.875
PHY-3002 : Step(120): len = 149788, overlap = 160.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.69373e-05
PHY-3002 : Step(121): len = 150735, overlap = 150.125
PHY-3002 : Step(122): len = 151154, overlap = 152.188
PHY-3002 : Step(123): len = 152021, overlap = 152.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000173875
PHY-3002 : Step(124): len = 154985, overlap = 145.812
PHY-3002 : Step(125): len = 156036, overlap = 142.75
PHY-3002 : Step(126): len = 158542, overlap = 134.5
PHY-3002 : Step(127): len = 159595, overlap = 130.969
PHY-3002 : Step(128): len = 160167, overlap = 128.719
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000347749
PHY-3002 : Step(129): len = 161011, overlap = 123.5
PHY-3002 : Step(130): len = 161224, overlap = 123.781
PHY-3002 : Step(131): len = 161656, overlap = 113.906
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000695499
PHY-3002 : Step(132): len = 162570, overlap = 114.469
PHY-3002 : Step(133): len = 163374, overlap = 114.312
PHY-3002 : Step(134): len = 165580, overlap = 102.875
PHY-3002 : Step(135): len = 165859, overlap = 104.094
PHY-3002 : Step(136): len = 165593, overlap = 102.094
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27043, tnet num: 6905, tinst num: 5752, tnode num: 33520, tedge num: 44781.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.174122s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (99.8%)

RUN-1004 : used memory is 258 MB, reserved memory is 237 MB, peak memory is 270 MB
OPT-1001 : Total overflow 343.19 peak overflow 4.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6907.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 195768, over cnt = 840(2%), over = 3337, worst = 20
PHY-1001 : End global iterations;  0.402090s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (159.3%)

PHY-1001 : Congestion index: top1 = 48.06, top5 = 36.77, top10 = 30.97, top15 = 27.01.
PHY-1001 : End incremental global routing;  0.502950s wall, 0.656250s user + 0.078125s system = 0.734375s CPU (146.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6905 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.165436s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.780385s wall, 0.937500s user + 0.078125s system = 1.015625s CPU (130.1%)

OPT-1001 : Current memory(MB): used = 296, reserve = 276, peak = 296.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5023/6907.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 195768, over cnt = 840(2%), over = 3337, worst = 20
PHY-1002 : len = 213600, over cnt = 617(1%), over = 1678, worst = 17
PHY-1002 : len = 223536, over cnt = 291(0%), over = 744, worst = 16
PHY-1002 : len = 231328, over cnt = 64(0%), over = 130, worst = 9
PHY-1002 : len = 233448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.439429s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (131.6%)

PHY-1001 : Congestion index: top1 = 39.44, top5 = 33.49, top10 = 29.60, top15 = 26.85.
OPT-1001 : End congestion update;  0.532072s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (123.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6905 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.125817s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.4%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.658046s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (118.7%)

OPT-1001 : Current memory(MB): used = 301, reserve = 281, peak = 301.
OPT-1001 : End physical optimization;  2.665493s wall, 2.953125s user + 0.078125s system = 3.031250s CPU (113.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2331 LUT to BLE ...
SYN-4008 : Packed 2331 LUT and 1022 SEQ to BLE.
SYN-4003 : Packing 963 remaining SEQ's ...
SYN-4005 : Packed 593 SEQ with LUT/SLICE
SYN-4006 : 861 single LUT's are left
SYN-4006 : 370 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2701/5157 primitive instances ...
PHY-3001 : End packing;  0.265188s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.2%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2948 instances
RUN-1001 : 1388 mslices, 1388 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 5950 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3697 nets have 2 pins
RUN-1001 : 1450 nets have [3 - 5] pins
RUN-1001 : 639 nets have [6 - 10] pins
RUN-1001 : 88 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 2946 instances, 2776 slices, 246 macros(1265 instances: 810 mslices 455 lslices)
PHY-3001 : Cell area utilization is 34%
PHY-3001 : After packing: Len = 167388, Over = 158.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23627, tnet num: 5948, tinst num: 2946, tnode num: 28343, tedge num: 40802.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.235916s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (99.9%)

RUN-1004 : used memory is 308 MB, reserved memory is 289 MB, peak memory is 308 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.357079s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.59629e-05
PHY-3002 : Step(137): len = 161379, overlap = 161.5
PHY-3002 : Step(138): len = 160212, overlap = 156.25
PHY-3002 : Step(139): len = 155220, overlap = 167.5
PHY-3002 : Step(140): len = 154187, overlap = 174.5
PHY-3002 : Step(141): len = 152426, overlap = 177.25
PHY-3002 : Step(142): len = 151311, overlap = 182.75
PHY-3002 : Step(143): len = 150768, overlap = 188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.19259e-05
PHY-3002 : Step(144): len = 153300, overlap = 179.5
PHY-3002 : Step(145): len = 154142, overlap = 177
PHY-3002 : Step(146): len = 158117, overlap = 162.25
PHY-3002 : Step(147): len = 158350, overlap = 163.25
PHY-3002 : Step(148): len = 158579, overlap = 160
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103852
PHY-3002 : Step(149): len = 162284, overlap = 152
PHY-3002 : Step(150): len = 163378, overlap = 150
PHY-3002 : Step(151): len = 167978, overlap = 136.75
PHY-3002 : Step(152): len = 167284, overlap = 139.5
PHY-3002 : Step(153): len = 167210, overlap = 140
PHY-3002 : Step(154): len = 165313, overlap = 142.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.345418s wall, 0.281250s user + 0.656250s system = 0.937500s CPU (271.4%)

PHY-3001 : Trial Legalized: Len = 207620
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.111478s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000169439
PHY-3002 : Step(155): len = 194864, overlap = 13.25
PHY-3002 : Step(156): len = 185917, overlap = 34
PHY-3002 : Step(157): len = 181374, overlap = 41
PHY-3002 : Step(158): len = 179707, overlap = 46
PHY-3002 : Step(159): len = 177819, overlap = 49.25
PHY-3002 : Step(160): len = 177013, overlap = 54
PHY-3002 : Step(161): len = 176771, overlap = 56.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000338878
PHY-3002 : Step(162): len = 177986, overlap = 54.25
PHY-3002 : Step(163): len = 178530, overlap = 53
PHY-3002 : Step(164): len = 179003, overlap = 53
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000677755
PHY-3002 : Step(165): len = 179941, overlap = 53
PHY-3002 : Step(166): len = 180074, overlap = 53.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008056s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 192301, Over = 0
PHY-3001 : Spreading special nets. 31 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021194s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.7%)

PHY-3001 : 44 instances has been re-located, deltaX = 14, deltaY = 29, maxDist = 2.
PHY-3001 : Final: Len = 193141, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23627, tnet num: 5948, tinst num: 2946, tnode num: 28343, tedge num: 40802.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.291501s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.2%)

RUN-1004 : used memory is 306 MB, reserved memory is 289 MB, peak memory is 312 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 196/5950.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 239960, over cnt = 686(1%), over = 1173, worst = 9
PHY-1002 : len = 246200, over cnt = 321(0%), over = 450, worst = 5
PHY-1002 : len = 249616, over cnt = 108(0%), over = 154, worst = 4
PHY-1002 : len = 250784, over cnt = 56(0%), over = 75, worst = 4
PHY-1002 : len = 252008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.784736s wall, 1.093750s user + 0.125000s system = 1.218750s CPU (155.3%)

PHY-1001 : Congestion index: top1 = 34.68, top5 = 29.87, top10 = 27.07, top15 = 25.12.
PHY-1001 : End incremental global routing;  0.920368s wall, 1.234375s user + 0.125000s system = 1.359375s CPU (147.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.155789s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (90.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.189934s wall, 1.500000s user + 0.125000s system = 1.625000s CPU (136.6%)

OPT-1001 : Current memory(MB): used = 314, reserve = 295, peak = 314.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5024/5950.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 252008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028889s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.2%)

PHY-1001 : Congestion index: top1 = 34.68, top5 = 29.87, top10 = 27.07, top15 = 25.12.
OPT-1001 : End congestion update;  0.131730s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (94.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.108921s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.4%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.240774s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.3%)

OPT-1001 : Current memory(MB): used = 316, reserve = 297, peak = 316.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.110491s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5024/5950.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 252008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028523s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.6%)

PHY-1001 : Congestion index: top1 = 34.68, top5 = 29.87, top10 = 27.07, top15 = 25.12.
PHY-1001 : End incremental global routing;  0.136303s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.151906s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5024/5950.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 252008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030187s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.8%)

PHY-1001 : Congestion index: top1 = 34.68, top5 = 29.87, top10 = 27.07, top15 = 25.12.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.115080s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 34.379310
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.424589s wall, 3.781250s user + 0.171875s system = 3.953125s CPU (115.4%)

RUN-1003 : finish command "place" in  16.293192s wall, 28.484375s user + 8.218750s system = 36.703125s CPU (225.3%)

RUN-1004 : used memory is 293 MB, reserved memory is 275 MB, peak memory is 316 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2948 instances
RUN-1001 : 1388 mslices, 1388 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 5950 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3697 nets have 2 pins
RUN-1001 : 1450 nets have [3 - 5] pins
RUN-1001 : 639 nets have [6 - 10] pins
RUN-1001 : 88 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23627, tnet num: 5948, tinst num: 2946, tnode num: 28343, tedge num: 40802.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.246056s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.3%)

RUN-1004 : used memory is 310 MB, reserved memory is 292 MB, peak memory is 345 MB
PHY-1001 : 1388 mslices, 1388 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5948 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 237096, over cnt = 696(1%), over = 1205, worst = 9
PHY-1002 : len = 243528, over cnt = 323(0%), over = 452, worst = 5
PHY-1002 : len = 246432, over cnt = 147(0%), over = 207, worst = 5
PHY-1002 : len = 249384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.743473s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (134.5%)

PHY-1001 : Congestion index: top1 = 34.68, top5 = 29.90, top10 = 27.00, top15 = 25.02.
PHY-1001 : End global routing;  0.866339s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (129.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 343, reserve = 325, peak = 345.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 598, reserve = 583, peak = 598.
PHY-1001 : End build detailed router design. 3.975207s wall, 3.953125s user + 0.031250s system = 3.984375s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 72856, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.388420s wall, 4.359375s user + 0.000000s system = 4.359375s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 631, reserve = 617, peak = 631.
PHY-1001 : End phase 1; 4.396375s wall, 4.375000s user + 0.000000s system = 4.375000s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Patch 2623 net; 3.755753s wall, 3.750000s user + 0.000000s system = 3.750000s CPU (99.8%)

PHY-1022 : len = 505768, over cnt = 357(0%), over = 358, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 635, reserve = 621, peak = 635.
PHY-1001 : End initial routed; 7.174434s wall, 11.390625s user + 0.078125s system = 11.468750s CPU (159.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4848(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.736     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.532698s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 642, reserve = 628, peak = 642.
PHY-1001 : End phase 2; 8.707204s wall, 12.921875s user + 0.078125s system = 13.000000s CPU (149.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 505768, over cnt = 357(0%), over = 358, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.024365s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 503256, over cnt = 86(0%), over = 86, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.346967s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (166.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 503376, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.144707s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (118.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 503480, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.060723s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (231.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4848(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.736     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.556071s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (100.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 86 feed throughs used by 57 nets
PHY-1001 : End commit to database; 0.617995s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (98.6%)

PHY-1001 : Current memory(MB): used = 674, reserve = 660, peak = 674.
PHY-1001 : End phase 3; 2.921546s wall, 3.187500s user + 0.078125s system = 3.265625s CPU (111.8%)

PHY-1003 : Routed, final wirelength = 503480
PHY-1001 : Current memory(MB): used = 675, reserve = 662, peak = 675.
PHY-1001 : End export database. 0.021245s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.5%)

PHY-1001 : End detail routing;  20.296022s wall, 24.734375s user + 0.187500s system = 24.921875s CPU (122.8%)

RUN-1003 : finish command "route" in  22.650131s wall, 27.328125s user + 0.203125s system = 27.531250s CPU (121.6%)

RUN-1004 : used memory is 675 MB, reserved memory is 662 MB, peak memory is 675 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     4944   out of  19600   25.22%
#reg                     1988   out of  19600   10.14%
#le                      5313
  #lut only              3325   out of   5313   62.58%
  #reg only               369   out of   5313    6.95%
  #lut&reg               1619   out of   5313   30.47%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                   Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                        859
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                     185
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                     42
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                     35
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                             23
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                             18
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Erosion_Detector/reg2_syn_16.f1        10
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/post_img_Sobel_Erosion_b[15]_syn_5.f0    9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                         7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                     0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                     0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5313   |3678    |1266    |1988    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |782    |518     |167     |399     |2       |0       |
|    command1                          |command                                    |56     |55      |0       |43      |0       |0       |
|    control1                          |control_interface                          |98     |70      |24      |49      |0       |0       |
|    data_path1                        |sdr_data_path                              |17     |17      |0       |3       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |129    |59      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |59      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |22      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |17      |0       |33      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |126    |81      |18      |98      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |81      |18      |98      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |23      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |30      |0       |32      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |8      |8       |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |152    |88      |64      |24      |0       |0       |
|  u_camera_init                       |camera_init                                |549    |533     |9       |88      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |153    |153     |0       |45      |0       |0       |
|  u_camera_reader                     |camera_reader                              |95     |52      |17      |58      |0       |0       |
|  u_image_process                     |image_process                              |3463   |2256    |982     |1340    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |173    |123     |45      |86      |2       |0       |
|      u_three_martix_4                |three_martix                               |163    |116     |45      |76      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |171    |123     |45      |81      |2       |0       |
|      u_three_martix_3                |three_martix                               |158    |110     |45      |68      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |909    |640     |251     |253     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |165    |113     |45      |59      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |6      |2       |0       |6       |0       |0       |
|      u_three_martix                  |three_martix                               |159    |111     |45      |53      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |721    |415     |235     |282     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |488    |298     |190     |136     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |82     |52      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |25      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |31      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |52     |32      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |15      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |14      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |233    |117     |45      |146     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |705    |426     |235     |244     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |491    |301     |190     |120     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |13      |0       |0       |
|      u_three_martix                  |three_martix                               |214    |125     |45      |124     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |85     |36      |14      |57      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |357    |234     |92      |159     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |154    |107     |47      |55      |0       |0       |
|      u_three_martix_2                |three_martix                               |203    |127     |45      |104     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |49     |49      |0       |31      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |143    |119     |10      |38      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3616  
    #2          2       652   
    #3          3       534   
    #4          4       216   
    #5        5-10      657   
    #6        11-50     121   
    #7       51-100      10   
    #8       101-500     1    
    #9        >500       1    
  Average     2.81            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2946
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5950, pip num: 49603
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 86
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2256 valid insts, and 158613 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.989568s wall, 55.390625s user + 0.609375s system = 56.000000s CPU (1122.3%)

RUN-1004 : used memory is 645 MB, reserved memory is 634 MB, peak memory is 826 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_215948.log"
