// Seed: 845497307
module module_0 (
    input  wor  id_0,
    output tri1 id_1
);
  assign id_1 = 1'd0;
  assign module_1.id_4 = 0;
  assign id_1 = {-1'b0, id_0, 1};
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output uwire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6,
    input wor id_7,
    input supply0 id_8,
    input tri1 id_9,
    input tri0 id_10
);
  assign id_2 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
