
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003665                       # Number of seconds simulated
sim_ticks                                  3664749000                       # Number of ticks simulated
final_tick                                 3664749000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 179124                       # Simulator instruction rate (inst/s)
host_op_rate                                   179241                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               20500374                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656672                       # Number of bytes of host memory used
host_seconds                                   178.77                       # Real time elapsed on the host
sim_insts                                    32021118                       # Number of instructions simulated
sim_ops                                      32042049                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          33216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         344512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          66880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             445696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        33216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34304                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            5383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6964                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           9063649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          94006984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            296883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          18249545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             121617060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      9063649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       296883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9360532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          9063649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         94006984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           296883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         18249545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            121617060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6964                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6964                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 445696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  445696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3664709000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6964                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    325.204396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.844699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   349.082975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           89      6.52%      6.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          942     69.01%     75.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24      1.76%     77.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      1.10%     78.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      1.03%     79.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      1.03%     80.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.59%     81.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.51%     81.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          252     18.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1365                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     46863750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               177438750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   34820000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6729.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25479.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       121.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    121.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5588                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     526236.21                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5639760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3077250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                28899000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            239023200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2011590990                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            431325000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2719555200                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            743.088982                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    706155750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     122200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2832774250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4634280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2528625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24983400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            239023200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2012670855                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            430377750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2714218110                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            741.630680                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    706357500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     122200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2834133000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                1127042                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          1124843                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             9454                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             1124660                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                1121479                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.717159                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    787                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  45                       # Number of system calls
system.cpu0.numCycles                         7329499                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           2225448                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      16670495                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    1127042                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1122266                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      5052482                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  19037                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                  2209484                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 3309                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           7287453                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.289657                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.180333                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 4423024     60.69%     60.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  183448      2.52%     63.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  204940      2.81%     66.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  201495      2.76%     68.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  218680      3.00%     71.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  189193      2.60%     74.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  196516      2.70%     77.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  873081     11.98%     89.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  797076     10.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             7287453                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.153768                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.274439                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  682749                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              4512705                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   631020                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1451770                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  9209                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 933                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  324                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              16402376                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1134                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  9209                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1183359                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 677947                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8725                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  1561239                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              3846974                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              16352582                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               2699219                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                978471                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                255172                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           21593715                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             80621256                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        27181522                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             21384653                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  209062                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               137                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           139                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  7414454                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             4267551                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              95632                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            17100                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             557                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  16302857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                278                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 23986478                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            27754                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         115678                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       429277                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            86                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      7287453                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        3.291476                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.260580                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             515783      7.08%      7.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             458305      6.29%     13.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             567997      7.79%     21.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             589293      8.09%     29.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5156075     70.75%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        7287453                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 16191    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              8712048     36.32%     36.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3178911     13.25%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     49.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12000873     50.03%     99.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              94643      0.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              23986478                       # Type of FU issued
system.cpu0.iq.rate                          3.272594                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      16191                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000675                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          55304298                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         16418853                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     16211862                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              24002641                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             162                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        36810                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1561                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          117                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked      7778609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  9209                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  89448                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                27000                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           16303142                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             6145                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              4267551                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               95632                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               126                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                 14062                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 4618                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            71                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          8638                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          571                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                9209                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             23975075                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             11995257                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            11403                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                    12089765                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 1094612                       # Number of branches executed
system.cpu0.iew.exec_stores                     94508                       # Number of stores executed
system.cpu0.iew.exec_rate                    3.271039                       # Inst execution rate
system.cpu0.iew.wb_sent                      16212355                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     16211890                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 13595129                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 19333298                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.211869                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.703198                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         115698                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            192                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             9145                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      7268701                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.227008                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.841353                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      2824203     38.85%     38.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1612363     22.18%     61.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       723365      9.95%     70.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       412883      5.68%     76.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        82038      1.13%     77.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       298275      4.10%     81.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       179992      2.48%     84.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        94420      1.30%     85.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1041162     14.32%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      7268701                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            16175428                       # Number of instructions committed
system.cpu0.commit.committedOps              16187457                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       4324812                       # Number of memory references committed
system.cpu0.commit.loads                      4230741                       # Number of loads committed
system.cpu0.commit.membars                        115                       # Number of memory barriers committed
system.cpu0.commit.branches                   1093690                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 15094276                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 294                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         8684120     53.65%     53.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        3178522     19.64%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4230741     26.14%     99.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         94071      0.58%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         16187457                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              1041162                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    22530420                       # The number of ROB reads
system.cpu0.rob.rob_writes                   32625070                       # The number of ROB writes
system.cpu0.timesIdled                            421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42046                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   16175428                       # Number of Instructions Simulated
system.cpu0.committedOps                     16187457                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.453126                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.453126                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.206894                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.206894                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                36187697                       # number of integer regfile reads
system.cpu0.int_regfile_writes               14978551                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 84622803                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 6431904                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                4336899                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements          1073182                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1012.585489                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2214650                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1074205                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.061664                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         71904250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1012.585489                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.988853                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988853                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          239                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          784                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          9734560                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         9734560                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      2203973                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2203973                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        10556                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10556                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           54                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           54                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      2214529                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2214529                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      2214534                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2214534                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      2032131                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2032131                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        83401                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        83401                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2115532                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2115532                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2115532                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2115532                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  23501030518                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23501030518                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   5025634406                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5025634406                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       198999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       198999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  28526664924                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  28526664924                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  28526664924                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  28526664924                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      4236104                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4236104                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        93957                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        93957                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      4330061                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4330061                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      4330066                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4330066                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.479717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.479717                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.887651                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.887651                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.488569                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.488569                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.488568                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.488568                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 11564.722214                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11564.722214                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 60258.682822                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60258.682822                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 49749.750000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 49749.750000                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 13484.393015                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13484.393015                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 13484.393015                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13484.393015                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4633849                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           930538                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.979753                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       550257                       # number of writebacks
system.cpu0.dcache.writebacks::total           550257                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       970357                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       970357                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        70963                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        70963                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      1041320                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1041320                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      1041320                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1041320                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      1061774                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1061774                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        12438                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        12438                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      1074212                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1074212                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      1074212                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1074212                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  12412765539                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12412765539                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    488361663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    488361663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       191001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       191001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  12901127202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12901127202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  12901127202                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12901127202                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.250649                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.250649                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.132380                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.132380                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.248082                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.248082                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.248082                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.248082                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 11690.590972                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11690.590972                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 39263.680897                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39263.680897                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 47750.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47750.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 12009.852061                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12009.852061                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 12009.852061                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12009.852061                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              234                       # number of replacements
system.cpu0.icache.tags.tagsinuse          352.512761                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2208689                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              612                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3608.968954                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   352.512761                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.688501                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.688501                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4419580                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4419580                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      2208689                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2208689                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      2208689                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2208689                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      2208689                       # number of overall hits
system.cpu0.icache.overall_hits::total        2208689                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          795                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          795                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          795                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           795                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          795                       # number of overall misses
system.cpu0.icache.overall_misses::total          795                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     53247245                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     53247245                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     53247245                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     53247245                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     53247245                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     53247245                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      2209484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2209484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      2209484                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2209484                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      2209484                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2209484                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000360                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000360                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000360                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000360                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000360                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000360                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 66977.666667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66977.666667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 66977.666667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66977.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 66977.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66977.666667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          535                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   133.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          181                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          181                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          181                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          614                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          614                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          614                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          614                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     42198254                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42198254                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     42198254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42198254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     42198254                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42198254                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000278                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000278                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000278                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000278                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000278                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000278                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68726.798046                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68726.798046                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68726.798046                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68726.798046                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68726.798046                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68726.798046                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                1089927                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          1089527                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             8376                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1089649                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                1087066                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.762951                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    185                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                         6929647                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           2174739                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      16312306                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    1089927                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1087251                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      4744952                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  16815                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                  2171171                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 2802                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           6928105                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.355912                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.209357                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 4140875     59.77%     59.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  181484      2.62%     62.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  185293      2.67%     65.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  200397      2.89%     67.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  199280      2.88%     70.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  188142      2.72%     73.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  179009      2.58%     76.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  872140     12.59%     88.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  781485     11.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             6928105                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.157285                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.353988                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  645447                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              4246891                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   587125                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1440264                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  8378                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 177                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              16051720                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  116                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  8378                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1142072                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 671241                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          2633                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  1509816                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              3593965                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              16004160                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               2676511                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents               1011118                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands           21288629                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             78957786                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        26635481                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             21094961                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  193653                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                34                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            38                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  7359550                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             4264938                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              25553                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            16777                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             118                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  15959716                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 70                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 23587643                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            27784                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         105194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       406997                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            13                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      6928105                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.404631                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.125967                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             273481      3.95%      3.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             454161      6.56%     10.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             553857      7.99%     18.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             560656      8.09%     26.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5085950     73.41%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        6928105                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 16213    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              8477618     35.94%     35.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3145732     13.34%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     49.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11938946     50.62%     99.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              25347      0.11%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              23587643                       # Type of FU issued
system.cpu1.iq.rate                          3.403874                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      16213                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000687                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          54147384                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         16064991                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     15874827                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              23603856                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              70                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        34998                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          255                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked      7719350                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  8378                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  88570                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                29297                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           15959789                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             4641                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              4264938                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               25553                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                30                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 14216                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 6795                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          8278                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                8352                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             23577744                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             11933587                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             9895                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                    11958920                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 1061293                       # Number of branches executed
system.cpu1.iew.exec_stores                     25333                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.402445                       # Inst execution rate
system.cpu1.iew.wb_sent                      15875136                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     15874827                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 13389050                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 18928120                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.290857                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.707363                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         105122                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             8347                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      6911125                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.294068                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.873600                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      2579185     37.32%     37.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1588379     22.98%     60.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       688587      9.96%     70.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       390326      5.65%     75.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        81889      1.18%     77.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       288024      4.17%     81.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       161786      2.34%     83.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        83923      1.21%     84.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1049026     15.18%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      6911125                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            15845690                       # Number of instructions committed
system.cpu1.commit.committedOps              15854592                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       4255238                       # Number of memory references committed
system.cpu1.commit.loads                      4229940                       # Number of loads committed
system.cpu1.commit.membars                         31                       # Number of memory barriers committed
system.cpu1.commit.branches                   1061189                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 14793526                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  77                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8453623     53.32%     53.32% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        3145731     19.84%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4229940     26.68%     99.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         25298      0.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         15854592                       # Class of committed instruction
system.cpu1.commit.bw_lim_events              1049026                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    21821514                       # The number of ROB reads
system.cpu1.rob.rob_writes                   31936497                       # The number of ROB writes
system.cpu1.timesIdled                             31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      399851                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   15845690                       # Number of Instructions Simulated
system.cpu1.committedOps                     15854592                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.437321                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.437321                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.286652                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.286652                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                35586860                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14773962                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 83426166                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 6342563                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                4277246                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements          1068253                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          960.995861                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2213320                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1069277                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.069922                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        251679500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   960.995861                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.938473                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.938473                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          9588859                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         9588859                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2204409                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2204409                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         8900                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          8900                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      2213309                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2213309                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      2213311                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2213311                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data      2030078                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2030078                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        16392                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16392                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      2046470                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2046470                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      2046473                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2046473                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  23400354401                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23400354401                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    360991156                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    360991156                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        21000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        21000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  23761345557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23761345557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  23761345557                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23761345557                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4234487                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4234487                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        25292                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        25292                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4259779                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4259779                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4259784                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4259784                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.479415                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.479415                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.648110                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.648110                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.480417                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.480417                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.480417                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.480417                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 11526.825275                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11526.825275                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 22022.398487                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22022.398487                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         7000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         7000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 11610.893664                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11610.893664                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 11610.876643                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11610.876643                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4568822                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           920911                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.961198                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       543742                       # number of writebacks
system.cpu1.dcache.writebacks::total           543742                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       968996                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       968996                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         8197                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8197                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       977193                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       977193                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       977193                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       977193                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data      1061082                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1061082                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         8195                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         8195                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data      1069277                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1069277                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data      1069279                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1069279                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  12319531582                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12319531582                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    177298762                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    177298762                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  12496830344                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12496830344                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  12496844344                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12496844344                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.250581                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.250581                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.324015                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.324015                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.251017                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.251017                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.251017                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.251017                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11610.348288                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11610.348288                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 21634.992312                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21634.992312                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         5500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 11687.177732                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11687.177732                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 11687.168965                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11687.168965                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           40.651527                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2171104                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         42570.666667                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    40.651527                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.079398                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.079398                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4342393                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4342393                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      2171104                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2171104                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      2171104                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2171104                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      2171104                       # number of overall hits
system.cpu1.icache.overall_hits::total        2171104                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           67                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           67                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           67                       # number of overall misses
system.cpu1.icache.overall_misses::total           67                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2633993                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2633993                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2633993                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2633993                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2633993                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2633993                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      2171171                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2171171                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      2171171                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2171171                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      2171171                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2171171                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 39313.328358                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 39313.328358                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 39313.328358                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 39313.328358                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 39313.328358                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 39313.328358                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           51                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      1910004                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1910004                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      1910004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1910004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      1910004                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1910004                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 37451.058824                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37451.058824                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 37451.058824                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37451.058824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 37451.058824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37451.058824                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5611.300965                       # Cycle average of tags in use
system.l2.tags.total_refs                     2228095                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6923                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    321.839520                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4998.845280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       472.872651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       113.071331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        15.125004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        11.386700                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.152553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.014431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.171243                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6923                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          532                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6280                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.211273                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18074776                       # Number of tag accesses
system.l2.tags.data_accesses                 18074776                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  91                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              581539                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              558903                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1140563                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1093999                       # number of Writeback hits
system.l2.Writeback_hits::total               1093999                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              7181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              7161                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14342                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   91                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               588720                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               566064                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1154905                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  91                       # number of overall hits
system.l2.overall_hits::cpu0.data              588720                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  30                       # number of overall hits
system.l2.overall_hits::cpu1.data              566064                       # number of overall hits
system.l2.overall_hits::total                 1154905                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               523                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               149                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                18                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   711                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            5254                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            1029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6283                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                523                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               5403                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1047                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6994                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               523                       # number of overall misses
system.l2.overall_misses::cpu0.data              5403                       # number of overall misses
system.l2.overall_misses::cpu1.inst                21                       # number of overall misses
system.l2.overall_misses::cpu1.data              1047                       # number of overall misses
system.l2.overall_misses::total                  6994                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40624750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     12375000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1541500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      1447250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        55988500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        62498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data        30999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        93497                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    389597249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     82933000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     472530249                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40624750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    401972249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1541500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     84380250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        528518749                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40624750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    401972249                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1541500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     84380250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       528518749                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             614                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          581688                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          558921                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1141274                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1093999                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1093999                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         12435                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          8190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20625                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              614                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           594123                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           567111                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1161899                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             614                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          594123                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          567111                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1161899                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.851792                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.000256                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.411765                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000032                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000623                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.422517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.125641                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.304630                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.851792                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.009094                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.411765                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.001846                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.006019                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.851792                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.009094                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.411765                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.001846                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.006019                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 77676.386233                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 83053.691275                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 73404.761905                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 80402.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 78746.132208                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 20832.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data        30999                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 23374.250000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 74152.502665                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 80595.724004                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75207.742957                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 77676.386233                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 74397.973163                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 73404.761905                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 80592.406877                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75567.450529                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 77676.386233                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 74397.973163                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 73404.761905                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 80592.406877                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75567.450529                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 28                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  28                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 28                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          520                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              683                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         5254                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         1029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6283                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          5384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1045                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6966                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         5384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1045                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6966                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     34002000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      9405500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1071750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data      1120250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     45599500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        53003                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data        17501                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        70504                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    323990251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     70073500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    394063751                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     34002000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    333395751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1071750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     71193750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    439663251                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     34002000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    333395751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1071750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     71193750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    439663251                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.846906                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.000223                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.333333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000598                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.422517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.125641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.304630                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.846906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.009062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.001843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005995                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.846906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.009062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.001843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.005995                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 65388.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data        72350                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 63044.117647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 70015.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66763.543192                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17667.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data        17501                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17626                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 61665.445565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 68098.639456                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62719.043610                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 65388.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 61923.430721                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 63044.117647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 68127.990431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63115.597330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 65388.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 61923.430721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 63044.117647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 68127.990431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63115.597330                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 682                       # Transaction distribution
system.membus.trans_dist::ReadResp                681                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6282                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6282                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       445632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  445632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                4                       # Total snoops (count)
system.membus.snoop_fanout::samples              6973                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6973    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6973                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7836000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36864745                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2123529                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2123527                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1093999                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20627                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20627                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2218600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2180138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4400066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        39168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     73240320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71094592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              144377344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          982261                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3238164                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                3238164    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3238164                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2713081000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             74.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1017746                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1618477747                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            44.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             80996                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1610037894                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            43.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
