
# Program: Catapult University Version
# Version: 2011a.126
#    File: Nlview netlist

module new "RGB_HSV:core" "orig"
load port {clk} input -attr xrf 1713 -attr oid 1 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load port {rst} input -attr xrf 1714 -attr oid 2 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load portBus {R_IN:rsc:mgc_in_wire.d(9:0)} input 10 {R_IN:rsc:mgc_in_wire.d(9)} {R_IN:rsc:mgc_in_wire.d(8)} {R_IN:rsc:mgc_in_wire.d(7)} {R_IN:rsc:mgc_in_wire.d(6)} {R_IN:rsc:mgc_in_wire.d(5)} {R_IN:rsc:mgc_in_wire.d(4)} {R_IN:rsc:mgc_in_wire.d(3)} {R_IN:rsc:mgc_in_wire.d(2)} {R_IN:rsc:mgc_in_wire.d(1)} {R_IN:rsc:mgc_in_wire.d(0)} -attr xrf 1715 -attr oid 3 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load portBus {G_IN:rsc:mgc_in_wire.d(9:0)} input 10 {G_IN:rsc:mgc_in_wire.d(9)} {G_IN:rsc:mgc_in_wire.d(8)} {G_IN:rsc:mgc_in_wire.d(7)} {G_IN:rsc:mgc_in_wire.d(6)} {G_IN:rsc:mgc_in_wire.d(5)} {G_IN:rsc:mgc_in_wire.d(4)} {G_IN:rsc:mgc_in_wire.d(3)} {G_IN:rsc:mgc_in_wire.d(2)} {G_IN:rsc:mgc_in_wire.d(1)} {G_IN:rsc:mgc_in_wire.d(0)} -attr xrf 1716 -attr oid 4 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load portBus {B_IN:rsc:mgc_in_wire.d(9:0)} input 10 {B_IN:rsc:mgc_in_wire.d(9)} {B_IN:rsc:mgc_in_wire.d(8)} {B_IN:rsc:mgc_in_wire.d(7)} {B_IN:rsc:mgc_in_wire.d(6)} {B_IN:rsc:mgc_in_wire.d(5)} {B_IN:rsc:mgc_in_wire.d(4)} {B_IN:rsc:mgc_in_wire.d(3)} {B_IN:rsc:mgc_in_wire.d(2)} {B_IN:rsc:mgc_in_wire.d(1)} {B_IN:rsc:mgc_in_wire.d(0)} -attr xrf 1717 -attr oid 5 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load portBus {H_OUT:rsc:mgc_out_stdreg.d(9:0)} output 10 {H_OUT:rsc:mgc_out_stdreg.d(9)} {H_OUT:rsc:mgc_out_stdreg.d(8)} {H_OUT:rsc:mgc_out_stdreg.d(7)} {H_OUT:rsc:mgc_out_stdreg.d(6)} {H_OUT:rsc:mgc_out_stdreg.d(5)} {H_OUT:rsc:mgc_out_stdreg.d(4)} {H_OUT:rsc:mgc_out_stdreg.d(3)} {H_OUT:rsc:mgc_out_stdreg.d(2)} {H_OUT:rsc:mgc_out_stdreg.d(1)} {H_OUT:rsc:mgc_out_stdreg.d(0)} -attr xrf 1718 -attr oid 6 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load portBus {S_OUT:rsc:mgc_out_stdreg.d(9:0)} output 10 {S_OUT:rsc:mgc_out_stdreg.d(9)} {S_OUT:rsc:mgc_out_stdreg.d(8)} {S_OUT:rsc:mgc_out_stdreg.d(7)} {S_OUT:rsc:mgc_out_stdreg.d(6)} {S_OUT:rsc:mgc_out_stdreg.d(5)} {S_OUT:rsc:mgc_out_stdreg.d(4)} {S_OUT:rsc:mgc_out_stdreg.d(3)} {S_OUT:rsc:mgc_out_stdreg.d(2)} {S_OUT:rsc:mgc_out_stdreg.d(1)} {S_OUT:rsc:mgc_out_stdreg.d(0)} -attr xrf 1719 -attr oid 7 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load portBus {V_OUT:rsc:mgc_out_stdreg.d(9:0)} output 10 {V_OUT:rsc:mgc_out_stdreg.d(9)} {V_OUT:rsc:mgc_out_stdreg.d(8)} {V_OUT:rsc:mgc_out_stdreg.d(7)} {V_OUT:rsc:mgc_out_stdreg.d(6)} {V_OUT:rsc:mgc_out_stdreg.d(5)} {V_OUT:rsc:mgc_out_stdreg.d(4)} {V_OUT:rsc:mgc_out_stdreg.d(3)} {V_OUT:rsc:mgc_out_stdreg.d(2)} {V_OUT:rsc:mgc_out_stdreg.d(1)} {V_OUT:rsc:mgc_out_stdreg.d(0)} -attr xrf 1720 -attr oid 8 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load portBus {div:mgc_div.a(9:0)} output 10 {div:mgc_div.a(9)} {div:mgc_div.a(8)} {div:mgc_div.a(7)} {div:mgc_div.a(6)} {div:mgc_div.a(5)} {div:mgc_div.a(4)} {div:mgc_div.a(3)} {div:mgc_div.a(2)} {div:mgc_div.a(1)} {div:mgc_div.a(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load portBus {div:mgc_div.b(9:0)} output 10 {div:mgc_div.b(9)} {div:mgc_div.b(8)} {div:mgc_div.b(7)} {div:mgc_div.b(6)} {div:mgc_div.b(5)} {div:mgc_div.b(4)} {div:mgc_div.b(3)} {div:mgc_div.b(2)} {div:mgc_div.b(1)} {div:mgc_div.b(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load portBus {div:mgc_div.z(9:0)} input 10 {div:mgc_div.z(9)} {div:mgc_div.z(8)} {div:mgc_div.z(7)} {div:mgc_div.z(6)} {div:mgc_div.z(5)} {div:mgc_div.z(4)} {div:mgc_div.z(3)} {div:mgc_div.z(2)} {div:mgc_div.z(1)} {div:mgc_div.z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load portBus {div:mgc_div#1.a(9:0)} output 10 {div:mgc_div#1.a(9)} {div:mgc_div#1.a(8)} {div:mgc_div#1.a(7)} {div:mgc_div#1.a(6)} {div:mgc_div#1.a(5)} {div:mgc_div#1.a(4)} {div:mgc_div#1.a(3)} {div:mgc_div#1.a(2)} {div:mgc_div#1.a(1)} {div:mgc_div#1.a(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load portBus {div:mgc_div#1.b(9:0)} output 10 {div:mgc_div#1.b(9)} {div:mgc_div#1.b(8)} {div:mgc_div#1.b(7)} {div:mgc_div#1.b(6)} {div:mgc_div#1.b(5)} {div:mgc_div#1.b(4)} {div:mgc_div#1.b(3)} {div:mgc_div#1.b(2)} {div:mgc_div#1.b(1)} {div:mgc_div#1.b(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load portBus {div:mgc_div#1.z(9:0)} input 10 {div:mgc_div#1.z(9)} {div:mgc_div#1.z(8)} {div:mgc_div#1.z(7)} {div:mgc_div#1.z(6)} {div:mgc_div#1.z(5)} {div:mgc_div#1.z(4)} {div:mgc_div#1.z(3)} {div:mgc_div#1.z(2)} {div:mgc_div#1.z(1)} {div:mgc_div#1.z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load symbol "mux(2,10)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(10,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(9:0)} input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRs(9:0)} input 10 {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus {Rs(0:0)} input 1 {Rs(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(4,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nor(3,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "and(4,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nor(4,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux1h(3,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(9:0)} input 10 {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(0:0)} input 1 {D(0)} \
     portBus {DRs(0:0)} input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus {Rs(0:0)} input 1 {Rs(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "or(10,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {A4(0:0)} input 1 {A4(0)} \
     portBus {A5(0:0)} input 1 {A5(0)} \
     portBus {A6(0:0)} input 1 {A6(0)} \
     portBus {A7(0:0)} input 1 {A7(0)} \
     portBus {A8(0:0)} input 1 {A8(0)} \
     portBus {A9(0:0)} input 1 {A9(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,-1,11,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,-1,11,-1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nand(3,1)" "INTERFACE" NAND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load net {if:if#1:mux1h.tmp(0)} -attr vt d
load net {if:if#1:mux1h.tmp(1)} -attr vt d
load net {if:if#1:mux1h.tmp(2)} -attr vt d
load net {if:if#1:mux1h.tmp(3)} -attr vt d
load net {if:if#1:mux1h.tmp(4)} -attr vt d
load net {if:if#1:mux1h.tmp(5)} -attr vt d
load net {if:if#1:mux1h.tmp(6)} -attr vt d
load net {if:if#1:mux1h.tmp(7)} -attr vt d
load net {if:if#1:mux1h.tmp(8)} -attr vt d
load net {if:if#1:mux1h.tmp(9)} -attr vt d
load netBundle {if:if#1:mux1h.tmp} 10 {if:if#1:mux1h.tmp(0)} {if:if#1:mux1h.tmp(1)} {if:if#1:mux1h.tmp(2)} {if:if#1:mux1h.tmp(3)} {if:if#1:mux1h.tmp(4)} {if:if#1:mux1h.tmp(5)} {if:if#1:mux1h.tmp(6)} {if:if#1:mux1h.tmp(7)} {if:if#1:mux1h.tmp(8)} {if:if#1:mux1h.tmp(9)} -attr xrf 1721 -attr oid 9 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {s.sva#1.duc(0)} -attr vt d
load net {s.sva#1.duc(1)} -attr vt d
load net {s.sva#1.duc(2)} -attr vt d
load net {s.sva#1.duc(3)} -attr vt d
load net {s.sva#1.duc(4)} -attr vt d
load net {s.sva#1.duc(5)} -attr vt d
load net {s.sva#1.duc(6)} -attr vt d
load net {s.sva#1.duc(7)} -attr vt d
load net {s.sva#1.duc(8)} -attr vt d
load net {s.sva#1.duc(9)} -attr vt d
load netBundle {s.sva#1.duc} 10 {s.sva#1.duc(0)} {s.sva#1.duc(1)} {s.sva#1.duc(2)} {s.sva#1.duc(3)} {s.sva#1.duc(4)} {s.sva#1.duc(5)} {s.sva#1.duc(6)} {s.sva#1.duc(7)} {s.sva#1.duc(8)} {s.sva#1.duc(9)} -attr xrf 1722 -attr oid 10 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {if:if#1:slc#1.tmp.mut(0)} -attr vt d
load net {if:if#1:slc#1.tmp.mut(1)} -attr vt d
load net {if:if#1:slc#1.tmp.mut(2)} -attr vt d
load net {if:if#1:slc#1.tmp.mut(3)} -attr vt d
load net {if:if#1:slc#1.tmp.mut(4)} -attr vt d
load net {if:if#1:slc#1.tmp.mut(5)} -attr vt d
load net {if:if#1:slc#1.tmp.mut(6)} -attr vt d
load net {if:if#1:slc#1.tmp.mut(7)} -attr vt d
load net {if:if#1:slc#1.tmp.mut(8)} -attr vt d
load net {if:if#1:slc#1.tmp.mut(9)} -attr vt d
load netBundle {if:if#1:slc#1.tmp.mut} 10 {if:if#1:slc#1.tmp.mut(0)} {if:if#1:slc#1.tmp.mut(1)} {if:if#1:slc#1.tmp.mut(2)} {if:if#1:slc#1.tmp.mut(3)} {if:if#1:slc#1.tmp.mut(4)} {if:if#1:slc#1.tmp.mut(5)} {if:if#1:slc#1.tmp.mut(6)} {if:if#1:slc#1.tmp.mut(7)} {if:if#1:slc#1.tmp.mut(8)} {if:if#1:slc#1.tmp.mut(9)} -attr xrf 1723 -attr oid 11 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {max.lpi.dfm#5.mut(0)} -attr vt d
load net {max.lpi.dfm#5.mut(1)} -attr vt d
load net {max.lpi.dfm#5.mut(2)} -attr vt d
load net {max.lpi.dfm#5.mut(3)} -attr vt d
load net {max.lpi.dfm#5.mut(4)} -attr vt d
load net {max.lpi.dfm#5.mut(5)} -attr vt d
load net {max.lpi.dfm#5.mut(6)} -attr vt d
load net {max.lpi.dfm#5.mut(7)} -attr vt d
load net {max.lpi.dfm#5.mut(8)} -attr vt d
load net {max.lpi.dfm#5.mut(9)} -attr vt d
load netBundle {max.lpi.dfm#5.mut} 10 {max.lpi.dfm#5.mut(0)} {max.lpi.dfm#5.mut(1)} {max.lpi.dfm#5.mut(2)} {max.lpi.dfm#5.mut(3)} {max.lpi.dfm#5.mut(4)} {max.lpi.dfm#5.mut(5)} {max.lpi.dfm#5.mut(6)} {max.lpi.dfm#5.mut(7)} {max.lpi.dfm#5.mut(8)} {max.lpi.dfm#5.mut(9)} -attr xrf 1724 -attr oid 12 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {if:if#1:slc#1.tmp.mut#1(0)} -attr vt d
load net {if:if#1:slc#1.tmp.mut#1(1)} -attr vt d
load net {if:if#1:slc#1.tmp.mut#1(2)} -attr vt d
load net {if:if#1:slc#1.tmp.mut#1(3)} -attr vt d
load net {if:if#1:slc#1.tmp.mut#1(4)} -attr vt d
load net {if:if#1:slc#1.tmp.mut#1(5)} -attr vt d
load net {if:if#1:slc#1.tmp.mut#1(6)} -attr vt d
load net {if:if#1:slc#1.tmp.mut#1(7)} -attr vt d
load net {if:if#1:slc#1.tmp.mut#1(8)} -attr vt d
load net {if:if#1:slc#1.tmp.mut#1(9)} -attr vt d
load netBundle {if:if#1:slc#1.tmp.mut#1} 10 {if:if#1:slc#1.tmp.mut#1(0)} {if:if#1:slc#1.tmp.mut#1(1)} {if:if#1:slc#1.tmp.mut#1(2)} {if:if#1:slc#1.tmp.mut#1(3)} {if:if#1:slc#1.tmp.mut#1(4)} {if:if#1:slc#1.tmp.mut#1(5)} {if:if#1:slc#1.tmp.mut#1(6)} {if:if#1:slc#1.tmp.mut#1(7)} {if:if#1:slc#1.tmp.mut#1(8)} {if:if#1:slc#1.tmp.mut#1(9)} -attr xrf 1725 -attr oid 13 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {max.lpi.dfm#5.mut#1(0)} -attr vt d
load net {max.lpi.dfm#5.mut#1(1)} -attr vt d
load net {max.lpi.dfm#5.mut#1(2)} -attr vt d
load net {max.lpi.dfm#5.mut#1(3)} -attr vt d
load net {max.lpi.dfm#5.mut#1(4)} -attr vt d
load net {max.lpi.dfm#5.mut#1(5)} -attr vt d
load net {max.lpi.dfm#5.mut#1(6)} -attr vt d
load net {max.lpi.dfm#5.mut#1(7)} -attr vt d
load net {max.lpi.dfm#5.mut#1(8)} -attr vt d
load net {max.lpi.dfm#5.mut#1(9)} -attr vt d
load netBundle {max.lpi.dfm#5.mut#1} 10 {max.lpi.dfm#5.mut#1(0)} {max.lpi.dfm#5.mut#1(1)} {max.lpi.dfm#5.mut#1(2)} {max.lpi.dfm#5.mut#1(3)} {max.lpi.dfm#5.mut#1(4)} {max.lpi.dfm#5.mut#1(5)} {max.lpi.dfm#5.mut#1(6)} {max.lpi.dfm#5.mut#1(7)} {max.lpi.dfm#5.mut#1(8)} {max.lpi.dfm#5.mut#1(9)} -attr xrf 1726 -attr oid 14 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#9(0)} -attr vt d
load net {max.lpi.dfm#9(1)} -attr vt d
load net {max.lpi.dfm#9(2)} -attr vt d
load net {max.lpi.dfm#9(3)} -attr vt d
load net {max.lpi.dfm#9(4)} -attr vt d
load net {max.lpi.dfm#9(5)} -attr vt d
load net {max.lpi.dfm#9(6)} -attr vt d
load net {max.lpi.dfm#9(7)} -attr vt d
load net {max.lpi.dfm#9(8)} -attr vt d
load net {max.lpi.dfm#9(9)} -attr vt d
load netBundle {max.lpi.dfm#9} 10 {max.lpi.dfm#9(0)} {max.lpi.dfm#9(1)} {max.lpi.dfm#9(2)} {max.lpi.dfm#9(3)} {max.lpi.dfm#9(4)} {max.lpi.dfm#9(5)} {max.lpi.dfm#9(6)} {max.lpi.dfm#9(7)} {max.lpi.dfm#9(8)} {max.lpi.dfm#9(9)} -attr xrf 1727 -attr oid 15 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#5.st#1(0)} -attr vt d
load net {max.lpi.dfm#5.st#1(1)} -attr vt d
load net {max.lpi.dfm#5.st#1(2)} -attr vt d
load net {max.lpi.dfm#5.st#1(3)} -attr vt d
load net {max.lpi.dfm#5.st#1(4)} -attr vt d
load net {max.lpi.dfm#5.st#1(5)} -attr vt d
load net {max.lpi.dfm#5.st#1(6)} -attr vt d
load net {max.lpi.dfm#5.st#1(7)} -attr vt d
load net {max.lpi.dfm#5.st#1(8)} -attr vt d
load net {max.lpi.dfm#5.st#1(9)} -attr vt d
load netBundle {max.lpi.dfm#5.st#1} 10 {max.lpi.dfm#5.st#1(0)} {max.lpi.dfm#5.st#1(1)} {max.lpi.dfm#5.st#1(2)} {max.lpi.dfm#5.st#1(3)} {max.lpi.dfm#5.st#1(4)} {max.lpi.dfm#5.st#1(5)} {max.lpi.dfm#5.st#1(6)} {max.lpi.dfm#5.st#1(7)} {max.lpi.dfm#5.st#1(8)} {max.lpi.dfm#5.st#1(9)} -attr xrf 1728 -attr oid 16 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {if:if#1:slc#1.tmp(0)} -attr vt d
load net {if:if#1:slc#1.tmp(1)} -attr vt d
load net {if:if#1:slc#1.tmp(2)} -attr vt d
load net {if:if#1:slc#1.tmp(3)} -attr vt d
load net {if:if#1:slc#1.tmp(4)} -attr vt d
load net {if:if#1:slc#1.tmp(5)} -attr vt d
load net {if:if#1:slc#1.tmp(6)} -attr vt d
load net {if:if#1:slc#1.tmp(7)} -attr vt d
load net {if:if#1:slc#1.tmp(8)} -attr vt d
load net {if:if#1:slc#1.tmp(9)} -attr vt d
load netBundle {if:if#1:slc#1.tmp} 10 {if:if#1:slc#1.tmp(0)} {if:if#1:slc#1.tmp(1)} {if:if#1:slc#1.tmp(2)} {if:if#1:slc#1.tmp(3)} {if:if#1:slc#1.tmp(4)} {if:if#1:slc#1.tmp(5)} {if:if#1:slc#1.tmp(6)} {if:if#1:slc#1.tmp(7)} {if:if#1:slc#1.tmp(8)} {if:if#1:slc#1.tmp(9)} -attr xrf 1729 -attr oid 17 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {mux.itm(0)} -attr vt d
load net {mux.itm(1)} -attr vt d
load net {mux.itm(2)} -attr vt d
load net {mux.itm(3)} -attr vt d
load net {mux.itm(4)} -attr vt d
load net {mux.itm(5)} -attr vt d
load net {mux.itm(6)} -attr vt d
load net {mux.itm(7)} -attr vt d
load net {mux.itm(8)} -attr vt d
load net {mux.itm(9)} -attr vt d
load netBundle {mux.itm} 10 {mux.itm(0)} {mux.itm(1)} {mux.itm(2)} {mux.itm(3)} {mux.itm(4)} {mux.itm(5)} {mux.itm(6)} {mux.itm(7)} {mux.itm(8)} {mux.itm(9)} -attr xrf 1730 -attr oid 18 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux#1.itm(0)} -attr vt d
load net {mux#1.itm(1)} -attr vt d
load net {mux#1.itm(2)} -attr vt d
load net {mux#1.itm(3)} -attr vt d
load net {mux#1.itm(4)} -attr vt d
load net {mux#1.itm(5)} -attr vt d
load net {mux#1.itm(6)} -attr vt d
load net {mux#1.itm(7)} -attr vt d
load net {mux#1.itm(8)} -attr vt d
load net {mux#1.itm(9)} -attr vt d
load netBundle {mux#1.itm} 10 {mux#1.itm(0)} {mux#1.itm(1)} {mux#1.itm(2)} {mux#1.itm(3)} {mux#1.itm(4)} {mux#1.itm(5)} {mux#1.itm(6)} {mux#1.itm(7)} {mux#1.itm(8)} {mux#1.itm(9)} -attr xrf 1731 -attr oid 19 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {if:if#1:and#1.itm(0)} -attr vt d
load net {if:if#1:and#1.itm(1)} -attr vt d
load net {if:if#1:and#1.itm(2)} -attr vt d
load net {if:if#1:and#1.itm(3)} -attr vt d
load net {if:if#1:and#1.itm(4)} -attr vt d
load net {if:if#1:and#1.itm(5)} -attr vt d
load net {if:if#1:and#1.itm(6)} -attr vt d
load net {if:if#1:and#1.itm(7)} -attr vt d
load net {if:if#1:and#1.itm(8)} -attr vt d
load net {if:if#1:and#1.itm(9)} -attr vt d
load netBundle {if:if#1:and#1.itm} 10 {if:if#1:and#1.itm(0)} {if:if#1:and#1.itm(1)} {if:if#1:and#1.itm(2)} {if:if#1:and#1.itm(3)} {if:if#1:and#1.itm(4)} {if:if#1:and#1.itm(5)} {if:if#1:and#1.itm(6)} {if:if#1:and#1.itm(7)} {if:if#1:and#1.itm(8)} {if:if#1:and#1.itm(9)} -attr xrf 1732 -attr oid 20 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {mux1h.itm(0)} -attr vt d
load net {mux1h.itm(1)} -attr vt d
load net {mux1h.itm(2)} -attr vt d
load net {mux1h.itm(3)} -attr vt d
load net {mux1h.itm(4)} -attr vt d
load net {mux1h.itm(5)} -attr vt d
load net {mux1h.itm(6)} -attr vt d
load net {mux1h.itm(7)} -attr vt d
load net {mux1h.itm(8)} -attr vt d
load net {mux1h.itm(9)} -attr vt d
load netBundle {mux1h.itm} 10 {mux1h.itm(0)} {mux1h.itm(1)} {mux1h.itm(2)} {mux1h.itm(3)} {mux1h.itm(4)} {mux1h.itm(5)} {mux1h.itm(6)} {mux1h.itm(7)} {mux1h.itm(8)} {mux1h.itm(9)} -attr xrf 1733 -attr oid 21 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {if:if#1:exs#1.itm(0)} -attr vt d
load net {if:if#1:exs#1.itm(1)} -attr vt d
load net {if:if#1:exs#1.itm(2)} -attr vt d
load net {if:if#1:exs#1.itm(3)} -attr vt d
load net {if:if#1:exs#1.itm(4)} -attr vt d
load net {if:if#1:exs#1.itm(5)} -attr vt d
load net {if:if#1:exs#1.itm(6)} -attr vt d
load net {if:if#1:exs#1.itm(7)} -attr vt d
load net {if:if#1:exs#1.itm(8)} -attr vt d
load net {if:if#1:exs#1.itm(9)} -attr vt d
load netBundle {if:if#1:exs#1.itm} 10 {if:if#1:exs#1.itm(0)} {if:if#1:exs#1.itm(1)} {if:if#1:exs#1.itm(2)} {if:if#1:exs#1.itm(3)} {if:if#1:exs#1.itm(4)} {if:if#1:exs#1.itm(5)} {if:if#1:exs#1.itm(6)} {if:if#1:exs#1.itm(7)} {if:if#1:exs#1.itm(8)} {if:if#1:exs#1.itm(9)} -attr xrf 1734 -attr oid 22 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:exs#1.itm}
load net {mux#2.itm(0)} -attr vt d
load net {mux#2.itm(1)} -attr vt d
load net {mux#2.itm(2)} -attr vt d
load net {mux#2.itm(3)} -attr vt d
load net {mux#2.itm(4)} -attr vt d
load net {mux#2.itm(5)} -attr vt d
load net {mux#2.itm(6)} -attr vt d
load net {mux#2.itm(7)} -attr vt d
load net {mux#2.itm(8)} -attr vt d
load net {mux#2.itm(9)} -attr vt d
load netBundle {mux#2.itm} 10 {mux#2.itm(0)} {mux#2.itm(1)} {mux#2.itm(2)} {mux#2.itm(3)} {mux#2.itm(4)} {mux#2.itm(5)} {mux#2.itm(6)} {mux#2.itm(7)} {mux#2.itm(8)} {mux#2.itm(9)} -attr xrf 1735 -attr oid 23 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load net {conc.itm(3)} -attr vt d
load net {conc.itm(4)} -attr vt d
load net {conc.itm(5)} -attr vt d
load net {conc.itm(6)} -attr vt d
load net {conc.itm(7)} -attr vt d
load net {conc.itm(8)} -attr vt d
load net {conc.itm(9)} -attr vt d
load netBundle {conc.itm} 10 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} {conc.itm(3)} {conc.itm(4)} {conc.itm(5)} {conc.itm(6)} {conc.itm(7)} {conc.itm(8)} {conc.itm(9)} -attr xrf 1736 -attr oid 24 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc.itm}
load net {if:if#1:exs.itm(0)} -attr vt d
load net {if:if#1:exs.itm(1)} -attr vt d
load net {if:if#1:exs.itm(2)} -attr vt d
load net {if:if#1:exs.itm(3)} -attr vt d
load netBundle {if:if#1:exs.itm} 4 {if:if#1:exs.itm(0)} {if:if#1:exs.itm(1)} {if:if#1:exs.itm(2)} {if:if#1:exs.itm(3)} -attr xrf 1737 -attr oid 25 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:exs.itm}
load net {mux1h#1.itm(0)} -attr vt d
load net {mux1h#1.itm(1)} -attr vt d
load net {mux1h#1.itm(2)} -attr vt d
load net {mux1h#1.itm(3)} -attr vt d
load net {mux1h#1.itm(4)} -attr vt d
load net {mux1h#1.itm(5)} -attr vt d
load net {mux1h#1.itm(6)} -attr vt d
load net {mux1h#1.itm(7)} -attr vt d
load net {mux1h#1.itm(8)} -attr vt d
load net {mux1h#1.itm(9)} -attr vt d
load netBundle {mux1h#1.itm} 10 {mux1h#1.itm(0)} {mux1h#1.itm(1)} {mux1h#1.itm(2)} {mux1h#1.itm(3)} {mux1h#1.itm(4)} {mux1h#1.itm(5)} {mux1h#1.itm(6)} {mux1h#1.itm(7)} {mux1h#1.itm(8)} {mux1h#1.itm(9)} -attr xrf 1738 -attr oid 26 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux#3.itm(0)} -attr vt d
load net {mux#3.itm(1)} -attr vt d
load net {mux#3.itm(2)} -attr vt d
load net {mux#3.itm(3)} -attr vt d
load net {mux#3.itm(4)} -attr vt d
load net {mux#3.itm(5)} -attr vt d
load net {mux#3.itm(6)} -attr vt d
load net {mux#3.itm(7)} -attr vt d
load net {mux#3.itm(8)} -attr vt d
load net {mux#3.itm(9)} -attr vt d
load netBundle {mux#3.itm} 10 {mux#3.itm(0)} {mux#3.itm(1)} {mux#3.itm(2)} {mux#3.itm(3)} {mux#3.itm(4)} {mux#3.itm(5)} {mux#3.itm(6)} {mux#3.itm(7)} {mux#3.itm(8)} {mux#3.itm(9)} -attr xrf 1739 -attr oid 27 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#4.itm(0)} -attr vt d
load net {mux#4.itm(1)} -attr vt d
load net {mux#4.itm(2)} -attr vt d
load net {mux#4.itm(3)} -attr vt d
load net {mux#4.itm(4)} -attr vt d
load net {mux#4.itm(5)} -attr vt d
load net {mux#4.itm(6)} -attr vt d
load net {mux#4.itm(7)} -attr vt d
load net {mux#4.itm(8)} -attr vt d
load net {mux#4.itm(9)} -attr vt d
load netBundle {mux#4.itm} 10 {mux#4.itm(0)} {mux#4.itm(1)} {mux#4.itm(2)} {mux#4.itm(3)} {mux#4.itm(4)} {mux#4.itm(5)} {mux#4.itm(6)} {mux#4.itm(7)} {mux#4.itm(8)} {mux#4.itm(9)} -attr xrf 1740 -attr oid 28 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#5.itm(0)} -attr vt d
load net {mux#5.itm(1)} -attr vt d
load net {mux#5.itm(2)} -attr vt d
load net {mux#5.itm(3)} -attr vt d
load net {mux#5.itm(4)} -attr vt d
load net {mux#5.itm(5)} -attr vt d
load net {mux#5.itm(6)} -attr vt d
load net {mux#5.itm(7)} -attr vt d
load net {mux#5.itm(8)} -attr vt d
load net {mux#5.itm(9)} -attr vt d
load netBundle {mux#5.itm} 10 {mux#5.itm(0)} {mux#5.itm(1)} {mux#5.itm(2)} {mux#5.itm(3)} {mux#5.itm(4)} {mux#5.itm(5)} {mux#5.itm(6)} {mux#5.itm(7)} {mux#5.itm(8)} {mux#5.itm(9)} -attr xrf 1741 -attr oid 29 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#6.itm(0)} -attr vt d
load net {mux#6.itm(1)} -attr vt d
load net {mux#6.itm(2)} -attr vt d
load net {mux#6.itm(3)} -attr vt d
load net {mux#6.itm(4)} -attr vt d
load net {mux#6.itm(5)} -attr vt d
load net {mux#6.itm(6)} -attr vt d
load net {mux#6.itm(7)} -attr vt d
load net {mux#6.itm(8)} -attr vt d
load net {mux#6.itm(9)} -attr vt d
load netBundle {mux#6.itm} 10 {mux#6.itm(0)} {mux#6.itm(1)} {mux#6.itm(2)} {mux#6.itm(3)} {mux#6.itm(4)} {mux#6.itm(5)} {mux#6.itm(6)} {mux#6.itm(7)} {mux#6.itm(8)} {mux#6.itm(9)} -attr xrf 1742 -attr oid 30 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#11.itm(0)} -attr vt d
load net {mux#11.itm(1)} -attr vt d
load net {mux#11.itm(2)} -attr vt d
load net {mux#11.itm(3)} -attr vt d
load net {mux#11.itm(4)} -attr vt d
load net {mux#11.itm(5)} -attr vt d
load net {mux#11.itm(6)} -attr vt d
load net {mux#11.itm(7)} -attr vt d
load net {mux#11.itm(8)} -attr vt d
load net {mux#11.itm(9)} -attr vt d
load netBundle {mux#11.itm} 10 {mux#11.itm(0)} {mux#11.itm(1)} {mux#11.itm(2)} {mux#11.itm(3)} {mux#11.itm(4)} {mux#11.itm(5)} {mux#11.itm(6)} {mux#11.itm(7)} {mux#11.itm(8)} {mux#11.itm(9)} -attr xrf 1743 -attr oid 31 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#12.itm(0)} -attr vt d
load net {mux#12.itm(1)} -attr vt d
load net {mux#12.itm(2)} -attr vt d
load net {mux#12.itm(3)} -attr vt d
load net {mux#12.itm(4)} -attr vt d
load net {mux#12.itm(5)} -attr vt d
load net {mux#12.itm(6)} -attr vt d
load net {mux#12.itm(7)} -attr vt d
load net {mux#12.itm(8)} -attr vt d
load net {mux#12.itm(9)} -attr vt d
load netBundle {mux#12.itm} 10 {mux#12.itm(0)} {mux#12.itm(1)} {mux#12.itm(2)} {mux#12.itm(3)} {mux#12.itm(4)} {mux#12.itm(5)} {mux#12.itm(6)} {mux#12.itm(7)} {mux#12.itm(8)} {mux#12.itm(9)} -attr xrf 1744 -attr oid 32 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#13.itm(0)} -attr vt d
load net {mux#13.itm(1)} -attr vt d
load net {mux#13.itm(2)} -attr vt d
load net {mux#13.itm(3)} -attr vt d
load net {mux#13.itm(4)} -attr vt d
load net {mux#13.itm(5)} -attr vt d
load net {mux#13.itm(6)} -attr vt d
load net {mux#13.itm(7)} -attr vt d
load net {mux#13.itm(8)} -attr vt d
load net {mux#13.itm(9)} -attr vt d
load netBundle {mux#13.itm} 10 {mux#13.itm(0)} {mux#13.itm(1)} {mux#13.itm(2)} {mux#13.itm(3)} {mux#13.itm(4)} {mux#13.itm(5)} {mux#13.itm(6)} {mux#13.itm(7)} {mux#13.itm(8)} {mux#13.itm(9)} -attr xrf 1745 -attr oid 33 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#14.itm(0)} -attr vt d
load net {mux#14.itm(1)} -attr vt d
load net {mux#14.itm(2)} -attr vt d
load net {mux#14.itm(3)} -attr vt d
load net {mux#14.itm(4)} -attr vt d
load net {mux#14.itm(5)} -attr vt d
load net {mux#14.itm(6)} -attr vt d
load net {mux#14.itm(7)} -attr vt d
load net {mux#14.itm(8)} -attr vt d
load net {mux#14.itm(9)} -attr vt d
load netBundle {mux#14.itm} 10 {mux#14.itm(0)} {mux#14.itm(1)} {mux#14.itm(2)} {mux#14.itm(3)} {mux#14.itm(4)} {mux#14.itm(5)} {mux#14.itm(6)} {mux#14.itm(7)} {mux#14.itm(8)} {mux#14.itm(9)} -attr xrf 1746 -attr oid 34 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {conc#14.itm(0)} -attr vt d
load net {conc#14.itm(1)} -attr vt d
load net {conc#14.itm(2)} -attr vt d
load net {conc#14.itm(3)} -attr vt d
load net {conc#14.itm(4)} -attr vt d
load net {conc#14.itm(5)} -attr vt d
load net {conc#14.itm(6)} -attr vt d
load net {conc#14.itm(7)} -attr vt d
load net {conc#14.itm(8)} -attr vt d
load net {conc#14.itm(9)} -attr vt d
load net {conc#14.itm(10)} -attr vt d
load net {conc#14.itm(11)} -attr vt d
load netBundle {conc#14.itm} 12 {conc#14.itm(0)} {conc#14.itm(1)} {conc#14.itm(2)} {conc#14.itm(3)} {conc#14.itm(4)} {conc#14.itm(5)} {conc#14.itm(6)} {conc#14.itm(7)} {conc#14.itm(8)} {conc#14.itm(9)} {conc#14.itm(10)} {conc#14.itm(11)} -attr xrf 1747 -attr oid 35 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#14.itm}
load net {conc#15.itm(0)} -attr vt d
load net {conc#15.itm(1)} -attr vt d
load net {conc#15.itm(2)} -attr vt d
load net {conc#15.itm(3)} -attr vt d
load net {conc#15.itm(4)} -attr vt d
load net {conc#15.itm(5)} -attr vt d
load net {conc#15.itm(6)} -attr vt d
load net {conc#15.itm(7)} -attr vt d
load net {conc#15.itm(8)} -attr vt d
load net {conc#15.itm(9)} -attr vt d
load net {conc#15.itm(10)} -attr vt d
load netBundle {conc#15.itm} 11 {conc#15.itm(0)} {conc#15.itm(1)} {conc#15.itm(2)} {conc#15.itm(3)} {conc#15.itm(4)} {conc#15.itm(5)} {conc#15.itm(6)} {conc#15.itm(7)} {conc#15.itm(8)} {conc#15.itm(9)} {conc#15.itm(10)} -attr xrf 1748 -attr oid 36 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#15.itm}
load net {if:else:else:not#3.itm(0)} -attr vt d
load net {if:else:else:not#3.itm(1)} -attr vt d
load net {if:else:else:not#3.itm(2)} -attr vt d
load net {if:else:else:not#3.itm(3)} -attr vt d
load net {if:else:else:not#3.itm(4)} -attr vt d
load net {if:else:else:not#3.itm(5)} -attr vt d
load net {if:else:else:not#3.itm(6)} -attr vt d
load net {if:else:else:not#3.itm(7)} -attr vt d
load net {if:else:else:not#3.itm(8)} -attr vt d
load net {if:else:else:not#3.itm(9)} -attr vt d
load netBundle {if:else:else:not#3.itm} 10 {if:else:else:not#3.itm(0)} {if:else:else:not#3.itm(1)} {if:else:else:not#3.itm(2)} {if:else:else:not#3.itm(3)} {if:else:else:not#3.itm(4)} {if:else:else:not#3.itm(5)} {if:else:else:not#3.itm(6)} {if:else:else:not#3.itm(7)} {if:else:else:not#3.itm(8)} {if:else:else:not#3.itm(9)} -attr xrf 1749 -attr oid 37 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#3.itm}
load net {conc#16.itm(0)} -attr vt d
load net {conc#16.itm(1)} -attr vt d
load net {conc#16.itm(2)} -attr vt d
load net {conc#16.itm(3)} -attr vt d
load net {conc#16.itm(4)} -attr vt d
load net {conc#16.itm(5)} -attr vt d
load net {conc#16.itm(6)} -attr vt d
load net {conc#16.itm(7)} -attr vt d
load net {conc#16.itm(8)} -attr vt d
load net {conc#16.itm(9)} -attr vt d
load net {conc#16.itm(10)} -attr vt d
load net {conc#16.itm(11)} -attr vt d
load netBundle {conc#16.itm} 12 {conc#16.itm(0)} {conc#16.itm(1)} {conc#16.itm(2)} {conc#16.itm(3)} {conc#16.itm(4)} {conc#16.itm(5)} {conc#16.itm(6)} {conc#16.itm(7)} {conc#16.itm(8)} {conc#16.itm(9)} {conc#16.itm(10)} {conc#16.itm(11)} -attr xrf 1750 -attr oid 38 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#16.itm}
load net {conc#17.itm(0)} -attr vt d
load net {conc#17.itm(1)} -attr vt d
load net {conc#17.itm(2)} -attr vt d
load net {conc#17.itm(3)} -attr vt d
load net {conc#17.itm(4)} -attr vt d
load net {conc#17.itm(5)} -attr vt d
load net {conc#17.itm(6)} -attr vt d
load net {conc#17.itm(7)} -attr vt d
load net {conc#17.itm(8)} -attr vt d
load net {conc#17.itm(9)} -attr vt d
load net {conc#17.itm(10)} -attr vt d
load netBundle {conc#17.itm} 11 {conc#17.itm(0)} {conc#17.itm(1)} {conc#17.itm(2)} {conc#17.itm(3)} {conc#17.itm(4)} {conc#17.itm(5)} {conc#17.itm(6)} {conc#17.itm(7)} {conc#17.itm(8)} {conc#17.itm(9)} {conc#17.itm(10)} -attr xrf 1751 -attr oid 39 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#17.itm}
load net {if:not#2.itm(0)} -attr vt d
load net {if:not#2.itm(1)} -attr vt d
load net {if:not#2.itm(2)} -attr vt d
load net {if:not#2.itm(3)} -attr vt d
load net {if:not#2.itm(4)} -attr vt d
load net {if:not#2.itm(5)} -attr vt d
load net {if:not#2.itm(6)} -attr vt d
load net {if:not#2.itm(7)} -attr vt d
load net {if:not#2.itm(8)} -attr vt d
load net {if:not#2.itm(9)} -attr vt d
load netBundle {if:not#2.itm} 10 {if:not#2.itm(0)} {if:not#2.itm(1)} {if:not#2.itm(2)} {if:not#2.itm(3)} {if:not#2.itm(4)} {if:not#2.itm(5)} {if:not#2.itm(6)} {if:not#2.itm(7)} {if:not#2.itm(8)} {if:not#2.itm(9)} -attr xrf 1752 -attr oid 40 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#2.itm}
load net {conc#18.itm(0)} -attr vt d
load net {conc#18.itm(1)} -attr vt d
load net {conc#18.itm(2)} -attr vt d
load net {conc#18.itm(3)} -attr vt d
load net {conc#18.itm(4)} -attr vt d
load net {conc#18.itm(5)} -attr vt d
load net {conc#18.itm(6)} -attr vt d
load net {conc#18.itm(7)} -attr vt d
load net {conc#18.itm(8)} -attr vt d
load net {conc#18.itm(9)} -attr vt d
load net {conc#18.itm(10)} -attr vt d
load net {conc#18.itm(11)} -attr vt d
load netBundle {conc#18.itm} 12 {conc#18.itm(0)} {conc#18.itm(1)} {conc#18.itm(2)} {conc#18.itm(3)} {conc#18.itm(4)} {conc#18.itm(5)} {conc#18.itm(6)} {conc#18.itm(7)} {conc#18.itm(8)} {conc#18.itm(9)} {conc#18.itm(10)} {conc#18.itm(11)} -attr xrf 1753 -attr oid 41 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#18.itm}
load net {conc#19.itm(0)} -attr vt d
load net {conc#19.itm(1)} -attr vt d
load net {conc#19.itm(2)} -attr vt d
load net {conc#19.itm(3)} -attr vt d
load net {conc#19.itm(4)} -attr vt d
load net {conc#19.itm(5)} -attr vt d
load net {conc#19.itm(6)} -attr vt d
load net {conc#19.itm(7)} -attr vt d
load net {conc#19.itm(8)} -attr vt d
load net {conc#19.itm(9)} -attr vt d
load net {conc#19.itm(10)} -attr vt d
load netBundle {conc#19.itm} 11 {conc#19.itm(0)} {conc#19.itm(1)} {conc#19.itm(2)} {conc#19.itm(3)} {conc#19.itm(4)} {conc#19.itm(5)} {conc#19.itm(6)} {conc#19.itm(7)} {conc#19.itm(8)} {conc#19.itm(9)} {conc#19.itm(10)} -attr xrf 1754 -attr oid 42 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#19.itm}
load net {if:else:not#1.itm(0)} -attr vt d
load net {if:else:not#1.itm(1)} -attr vt d
load net {if:else:not#1.itm(2)} -attr vt d
load net {if:else:not#1.itm(3)} -attr vt d
load net {if:else:not#1.itm(4)} -attr vt d
load net {if:else:not#1.itm(5)} -attr vt d
load net {if:else:not#1.itm(6)} -attr vt d
load net {if:else:not#1.itm(7)} -attr vt d
load net {if:else:not#1.itm(8)} -attr vt d
load net {if:else:not#1.itm(9)} -attr vt d
load netBundle {if:else:not#1.itm} 10 {if:else:not#1.itm(0)} {if:else:not#1.itm(1)} {if:else:not#1.itm(2)} {if:else:not#1.itm(3)} {if:else:not#1.itm(4)} {if:else:not#1.itm(5)} {if:else:not#1.itm(6)} {if:else:not#1.itm(7)} {if:else:not#1.itm(8)} {if:else:not#1.itm(9)} -attr xrf 1755 -attr oid 43 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#1.itm}
load net {conc#20.itm(0)} -attr vt d
load net {conc#20.itm(1)} -attr vt d
load net {conc#20.itm(2)} -attr vt d
load net {conc#20.itm(3)} -attr vt d
load net {conc#20.itm(4)} -attr vt d
load net {conc#20.itm(5)} -attr vt d
load net {conc#20.itm(6)} -attr vt d
load net {conc#20.itm(7)} -attr vt d
load net {conc#20.itm(8)} -attr vt d
load net {conc#20.itm(9)} -attr vt d
load net {conc#20.itm(10)} -attr vt d
load net {conc#20.itm(11)} -attr vt d
load netBundle {conc#20.itm} 12 {conc#20.itm(0)} {conc#20.itm(1)} {conc#20.itm(2)} {conc#20.itm(3)} {conc#20.itm(4)} {conc#20.itm(5)} {conc#20.itm(6)} {conc#20.itm(7)} {conc#20.itm(8)} {conc#20.itm(9)} {conc#20.itm(10)} {conc#20.itm(11)} -attr xrf 1756 -attr oid 44 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#20.itm}
load net {conc#21.itm(0)} -attr vt d
load net {conc#21.itm(1)} -attr vt d
load net {conc#21.itm(2)} -attr vt d
load net {conc#21.itm(3)} -attr vt d
load net {conc#21.itm(4)} -attr vt d
load net {conc#21.itm(5)} -attr vt d
load net {conc#21.itm(6)} -attr vt d
load net {conc#21.itm(7)} -attr vt d
load net {conc#21.itm(8)} -attr vt d
load net {conc#21.itm(9)} -attr vt d
load net {conc#21.itm(10)} -attr vt d
load netBundle {conc#21.itm} 11 {conc#21.itm(0)} {conc#21.itm(1)} {conc#21.itm(2)} {conc#21.itm(3)} {conc#21.itm(4)} {conc#21.itm(5)} {conc#21.itm(6)} {conc#21.itm(7)} {conc#21.itm(8)} {conc#21.itm(9)} {conc#21.itm(10)} -attr xrf 1757 -attr oid 45 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#21.itm}
load net {if:not#4.itm(0)} -attr vt d
load net {if:not#4.itm(1)} -attr vt d
load net {if:not#4.itm(2)} -attr vt d
load net {if:not#4.itm(3)} -attr vt d
load net {if:not#4.itm(4)} -attr vt d
load net {if:not#4.itm(5)} -attr vt d
load net {if:not#4.itm(6)} -attr vt d
load net {if:not#4.itm(7)} -attr vt d
load net {if:not#4.itm(8)} -attr vt d
load net {if:not#4.itm(9)} -attr vt d
load netBundle {if:not#4.itm} 10 {if:not#4.itm(0)} {if:not#4.itm(1)} {if:not#4.itm(2)} {if:not#4.itm(3)} {if:not#4.itm(4)} {if:not#4.itm(5)} {if:not#4.itm(6)} {if:not#4.itm(7)} {if:not#4.itm(8)} {if:not#4.itm(9)} -attr xrf 1758 -attr oid 46 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#4.itm}
load net {if:if#1:acc.itm(0)} -attr vt d
load net {if:if#1:acc.itm(1)} -attr vt d
load net {if:if#1:acc.itm(2)} -attr vt d
load net {if:if#1:acc.itm(3)} -attr vt d
load net {if:if#1:acc.itm(4)} -attr vt d
load net {if:if#1:acc.itm(5)} -attr vt d
load net {if:if#1:acc.itm(6)} -attr vt d
load net {if:if#1:acc.itm(7)} -attr vt d
load net {if:if#1:acc.itm(8)} -attr vt d
load net {if:if#1:acc.itm(9)} -attr vt d
load net {if:if#1:acc.itm(10)} -attr vt d
load netBundle {if:if#1:acc.itm} 11 {if:if#1:acc.itm(0)} {if:if#1:acc.itm(1)} {if:if#1:acc.itm(2)} {if:if#1:acc.itm(3)} {if:if#1:acc.itm(4)} {if:if#1:acc.itm(5)} {if:if#1:acc.itm(6)} {if:if#1:acc.itm(7)} {if:if#1:acc.itm(8)} {if:if#1:acc.itm(9)} {if:if#1:acc.itm(10)} -attr xrf 1759 -attr oid 47 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc.itm}
load net {conc#22.itm(0)} -attr vt d
load net {conc#22.itm(1)} -attr vt d
load net {conc#22.itm(2)} -attr vt d
load net {conc#22.itm(3)} -attr vt d
load net {conc#22.itm(4)} -attr vt d
load net {conc#22.itm(5)} -attr vt d
load net {conc#22.itm(6)} -attr vt d
load net {conc#22.itm(7)} -attr vt d
load net {conc#22.itm(8)} -attr vt d
load net {conc#22.itm(9)} -attr vt d
load net {conc#22.itm(10)} -attr vt d
load netBundle {conc#22.itm} 11 {conc#22.itm(0)} {conc#22.itm(1)} {conc#22.itm(2)} {conc#22.itm(3)} {conc#22.itm(4)} {conc#22.itm(5)} {conc#22.itm(6)} {conc#22.itm(7)} {conc#22.itm(8)} {conc#22.itm(9)} {conc#22.itm(10)} -attr xrf 1760 -attr oid 48 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#22.itm}
load net {conc#23.itm(0)} -attr vt d
load net {conc#23.itm(1)} -attr vt d
load net {conc#23.itm(2)} -attr vt d
load net {conc#23.itm(3)} -attr vt d
load net {conc#23.itm(4)} -attr vt d
load net {conc#23.itm(5)} -attr vt d
load net {conc#23.itm(6)} -attr vt d
load net {conc#23.itm(7)} -attr vt d
load net {conc#23.itm(8)} -attr vt d
load net {conc#23.itm(9)} -attr vt d
load net {conc#23.itm(10)} -attr vt d
load netBundle {conc#23.itm} 11 {conc#23.itm(0)} {conc#23.itm(1)} {conc#23.itm(2)} {conc#23.itm(3)} {conc#23.itm(4)} {conc#23.itm(5)} {conc#23.itm(6)} {conc#23.itm(7)} {conc#23.itm(8)} {conc#23.itm(9)} {conc#23.itm(10)} -attr xrf 1761 -attr oid 49 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#23.itm}
load net {if:if#1:not#1.itm(0)} -attr vt d
load net {if:if#1:not#1.itm(1)} -attr vt d
load net {if:if#1:not#1.itm(2)} -attr vt d
load net {if:if#1:not#1.itm(3)} -attr vt d
load net {if:if#1:not#1.itm(4)} -attr vt d
load net {if:if#1:not#1.itm(5)} -attr vt d
load net {if:if#1:not#1.itm(6)} -attr vt d
load net {if:if#1:not#1.itm(7)} -attr vt d
load net {if:if#1:not#1.itm(8)} -attr vt d
load net {if:if#1:not#1.itm(9)} -attr vt d
load netBundle {if:if#1:not#1.itm} 10 {if:if#1:not#1.itm(0)} {if:if#1:not#1.itm(1)} {if:if#1:not#1.itm(2)} {if:if#1:not#1.itm(3)} {if:if#1:not#1.itm(4)} {if:if#1:not#1.itm(5)} {if:if#1:not#1.itm(6)} {if:if#1:not#1.itm(7)} {if:if#1:not#1.itm(8)} {if:if#1:not#1.itm(9)} -attr xrf 1762 -attr oid 50 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:not#1.itm}
load net {if:if#1:mux1h#1.itm(0)} -attr vt d
load net {if:if#1:mux1h#1.itm(1)} -attr vt d
load net {if:if#1:mux1h#1.itm(2)} -attr vt d
load net {if:if#1:mux1h#1.itm(3)} -attr vt d
load net {if:if#1:mux1h#1.itm(4)} -attr vt d
load net {if:if#1:mux1h#1.itm(5)} -attr vt d
load net {if:if#1:mux1h#1.itm(6)} -attr vt d
load net {if:if#1:mux1h#1.itm(7)} -attr vt d
load net {if:if#1:mux1h#1.itm(8)} -attr vt d
load net {if:if#1:mux1h#1.itm(9)} -attr vt d
load netBundle {if:if#1:mux1h#1.itm} 10 {if:if#1:mux1h#1.itm(0)} {if:if#1:mux1h#1.itm(1)} {if:if#1:mux1h#1.itm(2)} {if:if#1:mux1h#1.itm(3)} {if:if#1:mux1h#1.itm(4)} {if:if#1:mux1h#1.itm(5)} {if:if#1:mux1h#1.itm(6)} {if:if#1:mux1h#1.itm(7)} {if:if#1:mux1h#1.itm(8)} {if:if#1:mux1h#1.itm(9)} -attr xrf 1763 -attr oid 51 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {conc#24.itm(0)} -attr vt d
load net {conc#24.itm(1)} -attr vt d
load net {conc#24.itm(2)} -attr vt d
load net {conc#24.itm(3)} -attr vt d
load net {conc#24.itm(4)} -attr vt d
load net {conc#24.itm(5)} -attr vt d
load net {conc#24.itm(6)} -attr vt d
load net {conc#24.itm(7)} -attr vt d
load net {conc#24.itm(8)} -attr vt d
load net {conc#24.itm(9)} -attr vt d
load net {conc#24.itm(10)} -attr vt d
load net {conc#24.itm(11)} -attr vt d
load netBundle {conc#24.itm} 12 {conc#24.itm(0)} {conc#24.itm(1)} {conc#24.itm(2)} {conc#24.itm(3)} {conc#24.itm(4)} {conc#24.itm(5)} {conc#24.itm(6)} {conc#24.itm(7)} {conc#24.itm(8)} {conc#24.itm(9)} {conc#24.itm(10)} {conc#24.itm(11)} -attr xrf 1764 -attr oid 52 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#24.itm}
load net {conc#25.itm(0)} -attr vt d
load net {conc#25.itm(1)} -attr vt d
load net {conc#25.itm(2)} -attr vt d
load net {conc#25.itm(3)} -attr vt d
load net {conc#25.itm(4)} -attr vt d
load net {conc#25.itm(5)} -attr vt d
load net {conc#25.itm(6)} -attr vt d
load net {conc#25.itm(7)} -attr vt d
load net {conc#25.itm(8)} -attr vt d
load net {conc#25.itm(9)} -attr vt d
load net {conc#25.itm(10)} -attr vt d
load netBundle {conc#25.itm} 11 {conc#25.itm(0)} {conc#25.itm(1)} {conc#25.itm(2)} {conc#25.itm(3)} {conc#25.itm(4)} {conc#25.itm(5)} {conc#25.itm(6)} {conc#25.itm(7)} {conc#25.itm(8)} {conc#25.itm(9)} {conc#25.itm(10)} -attr xrf 1765 -attr oid 53 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#25.itm}
load net {if:else:else:not#1.itm(0)} -attr vt d
load net {if:else:else:not#1.itm(1)} -attr vt d
load net {if:else:else:not#1.itm(2)} -attr vt d
load net {if:else:else:not#1.itm(3)} -attr vt d
load net {if:else:else:not#1.itm(4)} -attr vt d
load net {if:else:else:not#1.itm(5)} -attr vt d
load net {if:else:else:not#1.itm(6)} -attr vt d
load net {if:else:else:not#1.itm(7)} -attr vt d
load net {if:else:else:not#1.itm(8)} -attr vt d
load net {if:else:else:not#1.itm(9)} -attr vt d
load netBundle {if:else:else:not#1.itm} 10 {if:else:else:not#1.itm(0)} {if:else:else:not#1.itm(1)} {if:else:else:not#1.itm(2)} {if:else:else:not#1.itm(3)} {if:else:else:not#1.itm(4)} {if:else:else:not#1.itm(5)} {if:else:else:not#1.itm(6)} {if:else:else:not#1.itm(7)} {if:else:else:not#1.itm(8)} {if:else:else:not#1.itm(9)} -attr xrf 1766 -attr oid 54 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#1.itm}
load net {conc#26.itm(0)} -attr vt d
load net {conc#26.itm(1)} -attr vt d
load net {conc#26.itm(2)} -attr vt d
load net {conc#26.itm(3)} -attr vt d
load net {conc#26.itm(4)} -attr vt d
load net {conc#26.itm(5)} -attr vt d
load net {conc#26.itm(6)} -attr vt d
load net {conc#26.itm(7)} -attr vt d
load net {conc#26.itm(8)} -attr vt d
load net {conc#26.itm(9)} -attr vt d
load net {conc#26.itm(10)} -attr vt d
load net {conc#26.itm(11)} -attr vt d
load netBundle {conc#26.itm} 12 {conc#26.itm(0)} {conc#26.itm(1)} {conc#26.itm(2)} {conc#26.itm(3)} {conc#26.itm(4)} {conc#26.itm(5)} {conc#26.itm(6)} {conc#26.itm(7)} {conc#26.itm(8)} {conc#26.itm(9)} {conc#26.itm(10)} {conc#26.itm(11)} -attr xrf 1767 -attr oid 55 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#26.itm}
load net {conc#27.itm(0)} -attr vt d
load net {conc#27.itm(1)} -attr vt d
load net {conc#27.itm(2)} -attr vt d
load net {conc#27.itm(3)} -attr vt d
load net {conc#27.itm(4)} -attr vt d
load net {conc#27.itm(5)} -attr vt d
load net {conc#27.itm(6)} -attr vt d
load net {conc#27.itm(7)} -attr vt d
load net {conc#27.itm(8)} -attr vt d
load net {conc#27.itm(9)} -attr vt d
load net {conc#27.itm(10)} -attr vt d
load netBundle {conc#27.itm} 11 {conc#27.itm(0)} {conc#27.itm(1)} {conc#27.itm(2)} {conc#27.itm(3)} {conc#27.itm(4)} {conc#27.itm(5)} {conc#27.itm(6)} {conc#27.itm(7)} {conc#27.itm(8)} {conc#27.itm(9)} {conc#27.itm(10)} -attr xrf 1768 -attr oid 56 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#27.itm}
load net {if:else:not#3.itm(0)} -attr vt d
load net {if:else:not#3.itm(1)} -attr vt d
load net {if:else:not#3.itm(2)} -attr vt d
load net {if:else:not#3.itm(3)} -attr vt d
load net {if:else:not#3.itm(4)} -attr vt d
load net {if:else:not#3.itm(5)} -attr vt d
load net {if:else:not#3.itm(6)} -attr vt d
load net {if:else:not#3.itm(7)} -attr vt d
load net {if:else:not#3.itm(8)} -attr vt d
load net {if:else:not#3.itm(9)} -attr vt d
load netBundle {if:else:not#3.itm} 10 {if:else:not#3.itm(0)} {if:else:not#3.itm(1)} {if:else:not#3.itm(2)} {if:else:not#3.itm(3)} {if:else:not#3.itm(4)} {if:else:not#3.itm(5)} {if:else:not#3.itm(6)} {if:else:not#3.itm(7)} {if:else:not#3.itm(8)} {if:else:not#3.itm(9)} -attr xrf 1769 -attr oid 57 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#3.itm}
load net {clk} -attr xrf 1770 -attr oid 58
load net {clk} -port {clk} -attr xrf 1771 -attr oid 59
load net {rst} -attr xrf 1772 -attr oid 60
load net {rst} -port {rst} -attr xrf 1773 -attr oid 61
load net {R_IN:rsc:mgc_in_wire.d(0)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(1)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(2)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(3)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(4)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(5)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(6)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(7)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(8)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {R_IN:rsc:mgc_in_wire.d} 10 {R_IN:rsc:mgc_in_wire.d(0)} {R_IN:rsc:mgc_in_wire.d(1)} {R_IN:rsc:mgc_in_wire.d(2)} {R_IN:rsc:mgc_in_wire.d(3)} {R_IN:rsc:mgc_in_wire.d(4)} {R_IN:rsc:mgc_in_wire.d(5)} {R_IN:rsc:mgc_in_wire.d(6)} {R_IN:rsc:mgc_in_wire.d(7)} {R_IN:rsc:mgc_in_wire.d(8)} {R_IN:rsc:mgc_in_wire.d(9)} -attr xrf 1774 -attr oid 62 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(0)} -port {R_IN:rsc:mgc_in_wire.d(0)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(1)} -port {R_IN:rsc:mgc_in_wire.d(1)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(2)} -port {R_IN:rsc:mgc_in_wire.d(2)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(3)} -port {R_IN:rsc:mgc_in_wire.d(3)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(4)} -port {R_IN:rsc:mgc_in_wire.d(4)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(5)} -port {R_IN:rsc:mgc_in_wire.d(5)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(6)} -port {R_IN:rsc:mgc_in_wire.d(6)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(7)} -port {R_IN:rsc:mgc_in_wire.d(7)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(8)} -port {R_IN:rsc:mgc_in_wire.d(8)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d(9)} -port {R_IN:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {R_IN:rsc:mgc_in_wire.d} 10 {R_IN:rsc:mgc_in_wire.d(0)} {R_IN:rsc:mgc_in_wire.d(1)} {R_IN:rsc:mgc_in_wire.d(2)} {R_IN:rsc:mgc_in_wire.d(3)} {R_IN:rsc:mgc_in_wire.d(4)} {R_IN:rsc:mgc_in_wire.d(5)} {R_IN:rsc:mgc_in_wire.d(6)} {R_IN:rsc:mgc_in_wire.d(7)} {R_IN:rsc:mgc_in_wire.d(8)} {R_IN:rsc:mgc_in_wire.d(9)} -attr xrf 1775 -attr oid 63 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(0)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(1)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(2)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(3)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(4)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(5)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(6)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(7)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(8)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {G_IN:rsc:mgc_in_wire.d} 10 {G_IN:rsc:mgc_in_wire.d(0)} {G_IN:rsc:mgc_in_wire.d(1)} {G_IN:rsc:mgc_in_wire.d(2)} {G_IN:rsc:mgc_in_wire.d(3)} {G_IN:rsc:mgc_in_wire.d(4)} {G_IN:rsc:mgc_in_wire.d(5)} {G_IN:rsc:mgc_in_wire.d(6)} {G_IN:rsc:mgc_in_wire.d(7)} {G_IN:rsc:mgc_in_wire.d(8)} {G_IN:rsc:mgc_in_wire.d(9)} -attr xrf 1776 -attr oid 64 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(0)} -port {G_IN:rsc:mgc_in_wire.d(0)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(1)} -port {G_IN:rsc:mgc_in_wire.d(1)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(2)} -port {G_IN:rsc:mgc_in_wire.d(2)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(3)} -port {G_IN:rsc:mgc_in_wire.d(3)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(4)} -port {G_IN:rsc:mgc_in_wire.d(4)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(5)} -port {G_IN:rsc:mgc_in_wire.d(5)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(6)} -port {G_IN:rsc:mgc_in_wire.d(6)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(7)} -port {G_IN:rsc:mgc_in_wire.d(7)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(8)} -port {G_IN:rsc:mgc_in_wire.d(8)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d(9)} -port {G_IN:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {G_IN:rsc:mgc_in_wire.d} 10 {G_IN:rsc:mgc_in_wire.d(0)} {G_IN:rsc:mgc_in_wire.d(1)} {G_IN:rsc:mgc_in_wire.d(2)} {G_IN:rsc:mgc_in_wire.d(3)} {G_IN:rsc:mgc_in_wire.d(4)} {G_IN:rsc:mgc_in_wire.d(5)} {G_IN:rsc:mgc_in_wire.d(6)} {G_IN:rsc:mgc_in_wire.d(7)} {G_IN:rsc:mgc_in_wire.d(8)} {G_IN:rsc:mgc_in_wire.d(9)} -attr xrf 1777 -attr oid 65 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(0)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(1)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(2)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(3)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(4)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(5)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(6)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(7)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(8)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {B_IN:rsc:mgc_in_wire.d} 10 {B_IN:rsc:mgc_in_wire.d(0)} {B_IN:rsc:mgc_in_wire.d(1)} {B_IN:rsc:mgc_in_wire.d(2)} {B_IN:rsc:mgc_in_wire.d(3)} {B_IN:rsc:mgc_in_wire.d(4)} {B_IN:rsc:mgc_in_wire.d(5)} {B_IN:rsc:mgc_in_wire.d(6)} {B_IN:rsc:mgc_in_wire.d(7)} {B_IN:rsc:mgc_in_wire.d(8)} {B_IN:rsc:mgc_in_wire.d(9)} -attr xrf 1778 -attr oid 66 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(0)} -port {B_IN:rsc:mgc_in_wire.d(0)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(1)} -port {B_IN:rsc:mgc_in_wire.d(1)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(2)} -port {B_IN:rsc:mgc_in_wire.d(2)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(3)} -port {B_IN:rsc:mgc_in_wire.d(3)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(4)} -port {B_IN:rsc:mgc_in_wire.d(4)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(5)} -port {B_IN:rsc:mgc_in_wire.d(5)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(6)} -port {B_IN:rsc:mgc_in_wire.d(6)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(7)} -port {B_IN:rsc:mgc_in_wire.d(7)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(8)} -port {B_IN:rsc:mgc_in_wire.d(8)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d(9)} -port {B_IN:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {B_IN:rsc:mgc_in_wire.d} 10 {B_IN:rsc:mgc_in_wire.d(0)} {B_IN:rsc:mgc_in_wire.d(1)} {B_IN:rsc:mgc_in_wire.d(2)} {B_IN:rsc:mgc_in_wire.d(3)} {B_IN:rsc:mgc_in_wire.d(4)} {B_IN:rsc:mgc_in_wire.d(5)} {B_IN:rsc:mgc_in_wire.d(6)} {B_IN:rsc:mgc_in_wire.d(7)} {B_IN:rsc:mgc_in_wire.d(8)} {B_IN:rsc:mgc_in_wire.d(9)} -attr xrf 1779 -attr oid 67 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d(9)} -attr vt d
load netBundle {H_OUT:rsc:mgc_out_stdreg.d} 10 {H_OUT:rsc:mgc_out_stdreg.d(0)} {H_OUT:rsc:mgc_out_stdreg.d(1)} {H_OUT:rsc:mgc_out_stdreg.d(2)} {H_OUT:rsc:mgc_out_stdreg.d(3)} {H_OUT:rsc:mgc_out_stdreg.d(4)} {H_OUT:rsc:mgc_out_stdreg.d(5)} {H_OUT:rsc:mgc_out_stdreg.d(6)} {H_OUT:rsc:mgc_out_stdreg.d(7)} {H_OUT:rsc:mgc_out_stdreg.d(8)} {H_OUT:rsc:mgc_out_stdreg.d(9)} -attr xrf 1780 -attr oid 68 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(0)} -port {H_OUT:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(1)} -port {H_OUT:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(2)} -port {H_OUT:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(3)} -port {H_OUT:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(4)} -port {H_OUT:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(5)} -port {H_OUT:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(6)} -port {H_OUT:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(7)} -port {H_OUT:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(8)} -port {H_OUT:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(9)} -port {H_OUT:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d(9)} -attr vt d
load netBundle {S_OUT:rsc:mgc_out_stdreg.d} 10 {S_OUT:rsc:mgc_out_stdreg.d(0)} {S_OUT:rsc:mgc_out_stdreg.d(1)} {S_OUT:rsc:mgc_out_stdreg.d(2)} {S_OUT:rsc:mgc_out_stdreg.d(3)} {S_OUT:rsc:mgc_out_stdreg.d(4)} {S_OUT:rsc:mgc_out_stdreg.d(5)} {S_OUT:rsc:mgc_out_stdreg.d(6)} {S_OUT:rsc:mgc_out_stdreg.d(7)} {S_OUT:rsc:mgc_out_stdreg.d(8)} {S_OUT:rsc:mgc_out_stdreg.d(9)} -attr xrf 1781 -attr oid 69 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(0)} -port {S_OUT:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(1)} -port {S_OUT:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(2)} -port {S_OUT:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(3)} -port {S_OUT:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(4)} -port {S_OUT:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(5)} -port {S_OUT:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(6)} -port {S_OUT:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(7)} -port {S_OUT:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(8)} -port {S_OUT:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(9)} -port {S_OUT:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d(9)} -attr vt d
load netBundle {V_OUT:rsc:mgc_out_stdreg.d} 10 {V_OUT:rsc:mgc_out_stdreg.d(0)} {V_OUT:rsc:mgc_out_stdreg.d(1)} {V_OUT:rsc:mgc_out_stdreg.d(2)} {V_OUT:rsc:mgc_out_stdreg.d(3)} {V_OUT:rsc:mgc_out_stdreg.d(4)} {V_OUT:rsc:mgc_out_stdreg.d(5)} {V_OUT:rsc:mgc_out_stdreg.d(6)} {V_OUT:rsc:mgc_out_stdreg.d(7)} {V_OUT:rsc:mgc_out_stdreg.d(8)} {V_OUT:rsc:mgc_out_stdreg.d(9)} -attr xrf 1782 -attr oid 70 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(0)} -port {V_OUT:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(1)} -port {V_OUT:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(2)} -port {V_OUT:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(3)} -port {V_OUT:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(4)} -port {V_OUT:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(5)} -port {V_OUT:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(6)} -port {V_OUT:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(7)} -port {V_OUT:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(8)} -port {V_OUT:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(9)} -port {V_OUT:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {div:mgc_div.a(0)} -attr vt d
load net {div:mgc_div.a(1)} -attr vt d
load net {div:mgc_div.a(2)} -attr vt d
load net {div:mgc_div.a(3)} -attr vt d
load net {div:mgc_div.a(4)} -attr vt d
load net {div:mgc_div.a(5)} -attr vt d
load net {div:mgc_div.a(6)} -attr vt d
load net {div:mgc_div.a(7)} -attr vt d
load net {div:mgc_div.a(8)} -attr vt d
load net {div:mgc_div.a(9)} -attr vt d
load netBundle {div:mgc_div.a} 10 {div:mgc_div.a(0)} {div:mgc_div.a(1)} {div:mgc_div.a(2)} {div:mgc_div.a(3)} {div:mgc_div.a(4)} {div:mgc_div.a(5)} {div:mgc_div.a(6)} {div:mgc_div.a(7)} {div:mgc_div.a(8)} {div:mgc_div.a(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(0)} -port {div:mgc_div.a(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(1)} -port {div:mgc_div.a(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(2)} -port {div:mgc_div.a(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(3)} -port {div:mgc_div.a(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(4)} -port {div:mgc_div.a(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(5)} -port {div:mgc_div.a(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(6)} -port {div:mgc_div.a(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(7)} -port {div:mgc_div.a(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(8)} -port {div:mgc_div.a(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(9)} -port {div:mgc_div.a(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.b(0)} -attr vt d
load net {div:mgc_div.b(1)} -attr vt d
load net {div:mgc_div.b(2)} -attr vt d
load net {div:mgc_div.b(3)} -attr vt d
load net {div:mgc_div.b(4)} -attr vt d
load net {div:mgc_div.b(5)} -attr vt d
load net {div:mgc_div.b(6)} -attr vt d
load net {div:mgc_div.b(7)} -attr vt d
load net {div:mgc_div.b(8)} -attr vt d
load net {div:mgc_div.b(9)} -attr vt d
load netBundle {div:mgc_div.b} 10 {div:mgc_div.b(0)} {div:mgc_div.b(1)} {div:mgc_div.b(2)} {div:mgc_div.b(3)} {div:mgc_div.b(4)} {div:mgc_div.b(5)} {div:mgc_div.b(6)} {div:mgc_div.b(7)} {div:mgc_div.b(8)} {div:mgc_div.b(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(0)} -port {div:mgc_div.b(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(1)} -port {div:mgc_div.b(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(2)} -port {div:mgc_div.b(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(3)} -port {div:mgc_div.b(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(4)} -port {div:mgc_div.b(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(5)} -port {div:mgc_div.b(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(6)} -port {div:mgc_div.b(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(7)} -port {div:mgc_div.b(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(8)} -port {div:mgc_div.b(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(9)} -port {div:mgc_div.b(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.z(0)} -attr vt d
load net {div:mgc_div.z(1)} -attr vt d
load net {div:mgc_div.z(2)} -attr vt d
load net {div:mgc_div.z(3)} -attr vt d
load net {div:mgc_div.z(4)} -attr vt d
load net {div:mgc_div.z(5)} -attr vt d
load net {div:mgc_div.z(6)} -attr vt d
load net {div:mgc_div.z(7)} -attr vt d
load net {div:mgc_div.z(8)} -attr vt d
load net {div:mgc_div.z(9)} -attr vt d
load netBundle {div:mgc_div.z} 10 {div:mgc_div.z(0)} {div:mgc_div.z(1)} {div:mgc_div.z(2)} {div:mgc_div.z(3)} {div:mgc_div.z(4)} {div:mgc_div.z(5)} {div:mgc_div.z(6)} {div:mgc_div.z(7)} {div:mgc_div.z(8)} {div:mgc_div.z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(0)} -port {div:mgc_div.z(0)} -attr vt d
load net {div:mgc_div.z(1)} -port {div:mgc_div.z(1)} -attr vt d
load net {div:mgc_div.z(2)} -port {div:mgc_div.z(2)} -attr vt d
load net {div:mgc_div.z(3)} -port {div:mgc_div.z(3)} -attr vt d
load net {div:mgc_div.z(4)} -port {div:mgc_div.z(4)} -attr vt d
load net {div:mgc_div.z(5)} -port {div:mgc_div.z(5)} -attr vt d
load net {div:mgc_div.z(6)} -port {div:mgc_div.z(6)} -attr vt d
load net {div:mgc_div.z(7)} -port {div:mgc_div.z(7)} -attr vt d
load net {div:mgc_div.z(8)} -port {div:mgc_div.z(8)} -attr vt d
load net {div:mgc_div.z(9)} -port {div:mgc_div.z(9)} -attr vt d
load netBundle {div:mgc_div.z} 10 {div:mgc_div.z(0)} {div:mgc_div.z(1)} {div:mgc_div.z(2)} {div:mgc_div.z(3)} {div:mgc_div.z(4)} {div:mgc_div.z(5)} {div:mgc_div.z(6)} {div:mgc_div.z(7)} {div:mgc_div.z(8)} {div:mgc_div.z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div#1.a(0)} -attr vt d
load net {div:mgc_div#1.a(1)} -attr vt d
load net {div:mgc_div#1.a(2)} -attr vt d
load net {div:mgc_div#1.a(3)} -attr vt d
load net {div:mgc_div#1.a(4)} -attr vt d
load net {div:mgc_div#1.a(5)} -attr vt d
load net {div:mgc_div#1.a(6)} -attr vt d
load net {div:mgc_div#1.a(7)} -attr vt d
load net {div:mgc_div#1.a(8)} -attr vt d
load net {div:mgc_div#1.a(9)} -attr vt d
load netBundle {div:mgc_div#1.a} 10 {div:mgc_div#1.a(0)} {div:mgc_div#1.a(1)} {div:mgc_div#1.a(2)} {div:mgc_div#1.a(3)} {div:mgc_div#1.a(4)} {div:mgc_div#1.a(5)} {div:mgc_div#1.a(6)} {div:mgc_div#1.a(7)} {div:mgc_div#1.a(8)} {div:mgc_div#1.a(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(0)} -port {div:mgc_div#1.a(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(1)} -port {div:mgc_div#1.a(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(2)} -port {div:mgc_div#1.a(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(3)} -port {div:mgc_div#1.a(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(4)} -port {div:mgc_div#1.a(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(5)} -port {div:mgc_div#1.a(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(6)} -port {div:mgc_div#1.a(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(7)} -port {div:mgc_div#1.a(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(8)} -port {div:mgc_div#1.a(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(9)} -port {div:mgc_div#1.a(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.b(0)} -attr vt d
load net {div:mgc_div#1.b(1)} -attr vt d
load net {div:mgc_div#1.b(2)} -attr vt d
load net {div:mgc_div#1.b(3)} -attr vt d
load net {div:mgc_div#1.b(4)} -attr vt d
load net {div:mgc_div#1.b(5)} -attr vt d
load net {div:mgc_div#1.b(6)} -attr vt d
load net {div:mgc_div#1.b(7)} -attr vt d
load net {div:mgc_div#1.b(8)} -attr vt d
load net {div:mgc_div#1.b(9)} -attr vt d
load netBundle {div:mgc_div#1.b} 10 {div:mgc_div#1.b(0)} {div:mgc_div#1.b(1)} {div:mgc_div#1.b(2)} {div:mgc_div#1.b(3)} {div:mgc_div#1.b(4)} {div:mgc_div#1.b(5)} {div:mgc_div#1.b(6)} {div:mgc_div#1.b(7)} {div:mgc_div#1.b(8)} {div:mgc_div#1.b(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(0)} -port {div:mgc_div#1.b(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(1)} -port {div:mgc_div#1.b(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(2)} -port {div:mgc_div#1.b(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(3)} -port {div:mgc_div#1.b(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(4)} -port {div:mgc_div#1.b(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(5)} -port {div:mgc_div#1.b(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(6)} -port {div:mgc_div#1.b(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(7)} -port {div:mgc_div#1.b(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(8)} -port {div:mgc_div#1.b(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(9)} -port {div:mgc_div#1.b(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.z(0)} -attr vt d
load net {div:mgc_div#1.z(1)} -attr vt d
load net {div:mgc_div#1.z(2)} -attr vt d
load net {div:mgc_div#1.z(3)} -attr vt d
load net {div:mgc_div#1.z(4)} -attr vt d
load net {div:mgc_div#1.z(5)} -attr vt d
load net {div:mgc_div#1.z(6)} -attr vt d
load net {div:mgc_div#1.z(7)} -attr vt d
load net {div:mgc_div#1.z(8)} -attr vt d
load net {div:mgc_div#1.z(9)} -attr vt d
load netBundle {div:mgc_div#1.z} 10 {div:mgc_div#1.z(0)} {div:mgc_div#1.z(1)} {div:mgc_div#1.z(2)} {div:mgc_div#1.z(3)} {div:mgc_div#1.z(4)} {div:mgc_div#1.z(5)} {div:mgc_div#1.z(6)} {div:mgc_div#1.z(7)} {div:mgc_div#1.z(8)} {div:mgc_div#1.z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(0)} -port {div:mgc_div#1.z(0)} -attr vt d
load net {div:mgc_div#1.z(1)} -port {div:mgc_div#1.z(1)} -attr vt d
load net {div:mgc_div#1.z(2)} -port {div:mgc_div#1.z(2)} -attr vt d
load net {div:mgc_div#1.z(3)} -port {div:mgc_div#1.z(3)} -attr vt d
load net {div:mgc_div#1.z(4)} -port {div:mgc_div#1.z(4)} -attr vt d
load net {div:mgc_div#1.z(5)} -port {div:mgc_div#1.z(5)} -attr vt d
load net {div:mgc_div#1.z(6)} -port {div:mgc_div#1.z(6)} -attr vt d
load net {div:mgc_div#1.z(7)} -port {div:mgc_div#1.z(7)} -attr vt d
load net {div:mgc_div#1.z(8)} -port {div:mgc_div#1.z(8)} -attr vt d
load net {div:mgc_div#1.z(9)} -port {div:mgc_div#1.z(9)} -attr vt d
load netBundle {div:mgc_div#1.z} 10 {div:mgc_div#1.z(0)} {div:mgc_div#1.z(1)} {div:mgc_div#1.z(2)} {div:mgc_div#1.z(3)} {div:mgc_div#1.z(4)} {div:mgc_div#1.z(5)} {div:mgc_div#1.z(6)} {div:mgc_div#1.z(7)} {div:mgc_div#1.z(8)} {div:mgc_div#1.z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load inst "mux" "mux(2,10)" "INTERFACE" -attr xrf 1783 -attr oid 71 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux} -attr area 9.195230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2)"
load net {V_OUT:rsc:mgc_out_stdreg.d(0)} -pin  "mux" {A0(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(1)} -pin  "mux" {A0(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(2)} -pin  "mux" {A0(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(3)} -pin  "mux" {A0(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(4)} -pin  "mux" {A0(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(5)} -pin  "mux" {A0(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(6)} -pin  "mux" {A0(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(7)} -pin  "mux" {A0(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(8)} -pin  "mux" {A0(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(9)} -pin  "mux" {A0(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {max.lpi.dfm#9(0)} -pin  "mux" {A1(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(1)} -pin  "mux" {A1(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(2)} -pin  "mux" {A1(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(3)} -pin  "mux" {A1(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(4)} -pin  "mux" {A1(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(5)} -pin  "mux" {A1(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(6)} -pin  "mux" {A1(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(7)} -pin  "mux" {A1(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(8)} -pin  "mux" {A1(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(9)} -pin  "mux" {A1(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {or#15.cse} -pin  "mux" {S(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#15.cse}
load net {mux.itm(0)} -pin  "mux" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(1)} -pin  "mux" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(2)} -pin  "mux" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(3)} -pin  "mux" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(4)} -pin  "mux" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(5)} -pin  "mux" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(6)} -pin  "mux" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(7)} -pin  "mux" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(8)} -pin  "mux" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(9)} -pin  "mux" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load inst "reg(V_OUT:rsc:mgc_out_stdreg.d)" "reg(10,1,0,0,1)" "INTERFACE" -attr xrf 1784 -attr oid 72 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/reg(V_OUT:rsc:mgc_out_stdreg.d)}
load net {mux.itm(0)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(1)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(2)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(3)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(4)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(5)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(6)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(7)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(8)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {mux.itm(9)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux.itm}
load net {GND} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {DRs(1)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {DRs(2)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {DRs(3)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {DRs(4)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {DRs(5)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {DRs(6)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {DRs(7)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {DRs(8)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {DRs(9)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {clk} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 1785 -attr oid 73 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {V_OUT:rsc:mgc_out_stdreg.d(0)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(1)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(2)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(3)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(4)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(5)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(6)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(7)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(8)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d(9)} -pin  "reg(V_OUT:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/V_OUT:rsc:mgc_out_stdreg.d}
load inst "or#37" "or(4,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/or#37} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,4)"
load net {or.dcpl#24} -pin  "or#37" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or.dcpl#24}
load net {or.dcpl#22} -pin  "or#37" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or.dcpl#22}
load net {or.dcpl#20} -pin  "or#37" {A2(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or.dcpl#20}
load net {or.dcpl#18} -pin  "or#37" {A3(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or.dcpl#18}
load net {or#37.cse} -pin  "or#37" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#37.cse}
load inst "nor#11" "nor(3,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/nor#11} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,3)"
load net {max.lpi.dfm#9(9)} -pin  "nor#11" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#9.itm}
load net {max.lpi.dfm#9(8)} -pin  "nor#11" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#8.itm}
load net {max.lpi.dfm#9(7)} -pin  "nor#11" {A2(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#7.itm}
load net {nor#11.itm} -pin  "nor#11" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#11.itm}
load inst "nor#9" "nor(2,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/nor#9} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {max.lpi.dfm#9(6)} -pin  "nor#9" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#6.itm}
load net {max.lpi.dfm#9(5)} -pin  "nor#9" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#5.itm}
load net {nor#9.itm} -pin  "nor#9" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#9.itm}
load inst "nor#8" "nor(3,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/nor#8} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,3)"
load net {max.lpi.dfm#9(4)} -pin  "nor#8" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#4.itm}
load net {max.lpi.dfm#9(3)} -pin  "nor#8" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#3.itm}
load net {max.lpi.dfm#9(2)} -pin  "nor#8" {A2(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#2.itm}
load net {nor#8.itm} -pin  "nor#8" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#8.itm}
load inst "nor#6" "nor(2,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/nor#6} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {max.lpi.dfm#9(1)} -pin  "nor#6" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#1.itm}
load net {max.lpi.dfm#9(0)} -pin  "nor#6" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2).itm}
load net {nor#6.itm} -pin  "nor#6" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#6.itm}
load inst "and#33" "and(4,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/and#33} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4)"
load net {nor#11.itm} -pin  "and#33" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#11.itm}
load net {nor#9.itm} -pin  "and#33" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#9.itm}
load net {nor#8.itm} -pin  "and#33" {A2(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#8.itm}
load net {nor#6.itm} -pin  "and#33" {A3(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#6.itm}
load net {and#33.cse} -pin  "and#33" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/and#33.cse}
load inst "nor#19" "nor(4,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/nor#19} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,4)"
load net {or.dcpl#24} -pin  "nor#19" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or.dcpl#24}
load net {or.dcpl#22} -pin  "nor#19" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or.dcpl#22}
load net {or.dcpl#20} -pin  "nor#19" {A2(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or.dcpl#20}
load net {or.dcpl#18} -pin  "nor#19" {A3(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or.dcpl#18}
load net {nor#19.itm} -pin  "nor#19" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#19.itm}
load inst "nor#18" "nor(2,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/nor#18} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {nor#19.itm} -pin  "nor#18" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#19.itm}
load net {if:if#1:if#1:div.2cyc.st#2} -pin  "nor#18" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:div.2cyc.st#2}
load net {nor#18.itm} -pin  "nor#18" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#18.itm}
load inst "and#24" "and(2,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/and#24} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {or#37.cse} -pin  "and#24" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#37.cse}
load net {if:if#1:if#1:div.2cyc.st#2} -pin  "and#24" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:div.2cyc.st#2}
load net {and#24.itm} -pin  "and#24" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/and#24.itm}
load inst "mux1h" "mux1h(3,10)" "INTERFACE" -attr xrf 1786 -attr oid 74 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h} -attr area 21.897240 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(10,3)"
load net {div:mgc_div#1.z(0)} -pin  "mux1h" {A0(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(1)} -pin  "mux1h" {A0(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(2)} -pin  "mux1h" {A0(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(3)} -pin  "mux1h" {A0(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(4)} -pin  "mux1h" {A0(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(5)} -pin  "mux1h" {A0(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(6)} -pin  "mux1h" {A0(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(7)} -pin  "mux1h" {A0(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(8)} -pin  "mux1h" {A0(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(9)} -pin  "mux1h" {A0(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div.z(0)} -pin  "mux1h" {A1(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(1)} -pin  "mux1h" {A1(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(2)} -pin  "mux1h" {A1(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(3)} -pin  "mux1h" {A1(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(4)} -pin  "mux1h" {A1(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(5)} -pin  "mux1h" {A1(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(6)} -pin  "mux1h" {A1(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(7)} -pin  "mux1h" {A1(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(8)} -pin  "mux1h" {A1(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(9)} -pin  "mux1h" {A1(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {s.sva#1.duc(0)} -pin  "mux1h" {A2(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(1)} -pin  "mux1h" {A2(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(2)} -pin  "mux1h" {A2(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(3)} -pin  "mux1h" {A2(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(4)} -pin  "mux1h" {A2(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(5)} -pin  "mux1h" {A2(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(6)} -pin  "mux1h" {A2(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(7)} -pin  "mux1h" {A2(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(8)} -pin  "mux1h" {A2(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(9)} -pin  "mux1h" {A2(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {nor#18.itm} -pin  "mux1h" {S0} -attr @path {/RGB_HSV/RGB_HSV:core/nor#18.itm}
load net {and#24.itm} -pin  "mux1h" {S1} -attr @path {/RGB_HSV/RGB_HSV:core/and#24.itm}
load net {and#33.cse} -pin  "mux1h" {S2} -attr @path {/RGB_HSV/RGB_HSV:core/and#33.cse}
load net {mux1h.itm(0)} -pin  "mux1h" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(1)} -pin  "mux1h" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(2)} -pin  "mux1h" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(3)} -pin  "mux1h" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(4)} -pin  "mux1h" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(5)} -pin  "mux1h" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(6)} -pin  "mux1h" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(7)} -pin  "mux1h" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(8)} -pin  "mux1h" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(9)} -pin  "mux1h" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load inst "if:if#1:and#1" "and(2,10)" "INTERFACE" -attr xrf 1787 -attr oid 75 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1} -attr area 7.298324 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2)"
load net {mux1h.itm(0)} -pin  "if:if#1:and#1" {A0(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(1)} -pin  "if:if#1:and#1" {A0(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(2)} -pin  "if:if#1:and#1" {A0(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(3)} -pin  "if:if#1:and#1" {A0(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(4)} -pin  "if:if#1:and#1" {A0(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(5)} -pin  "if:if#1:and#1" {A0(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(6)} -pin  "if:if#1:and#1" {A0(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(7)} -pin  "if:if#1:and#1" {A0(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(8)} -pin  "if:if#1:and#1" {A0(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {mux1h.itm(9)} -pin  "if:if#1:and#1" {A0(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h.itm}
load net {if:if#1:or#1.itm#2} -pin  "if:if#1:and#1" {A1(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:exs#1.itm}
load net {if:if#1:or#1.itm#2} -pin  "if:if#1:and#1" {A1(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:exs#1.itm}
load net {if:if#1:or#1.itm#2} -pin  "if:if#1:and#1" {A1(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:exs#1.itm}
load net {if:if#1:or#1.itm#2} -pin  "if:if#1:and#1" {A1(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:exs#1.itm}
load net {if:if#1:or#1.itm#2} -pin  "if:if#1:and#1" {A1(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:exs#1.itm}
load net {if:if#1:or#1.itm#2} -pin  "if:if#1:and#1" {A1(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:exs#1.itm}
load net {if:if#1:or#1.itm#2} -pin  "if:if#1:and#1" {A1(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:exs#1.itm}
load net {if:if#1:or#1.itm#2} -pin  "if:if#1:and#1" {A1(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:exs#1.itm}
load net {if:if#1:or#1.itm#2} -pin  "if:if#1:and#1" {A1(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:exs#1.itm}
load net {if:if#1:or#1.itm#2} -pin  "if:if#1:and#1" {A1(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:exs#1.itm}
load net {if:if#1:and#1.itm(0)} -pin  "if:if#1:and#1" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(1)} -pin  "if:if#1:and#1" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(2)} -pin  "if:if#1:and#1" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(3)} -pin  "if:if#1:and#1" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(4)} -pin  "if:if#1:and#1" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(5)} -pin  "if:if#1:and#1" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(6)} -pin  "if:if#1:and#1" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(7)} -pin  "if:if#1:and#1" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(8)} -pin  "if:if#1:and#1" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(9)} -pin  "if:if#1:and#1" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load inst "mux#1" "mux(2,10)" "INTERFACE" -attr xrf 1788 -attr oid 76 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1} -attr area 9.195230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2)"
load net {S_OUT:rsc:mgc_out_stdreg.d(0)} -pin  "mux#1" {A0(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(1)} -pin  "mux#1" {A0(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(2)} -pin  "mux#1" {A0(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(3)} -pin  "mux#1" {A0(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(4)} -pin  "mux#1" {A0(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(5)} -pin  "mux#1" {A0(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(6)} -pin  "mux#1" {A0(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(7)} -pin  "mux#1" {A0(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(8)} -pin  "mux#1" {A0(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(9)} -pin  "mux#1" {A0(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {if:if#1:and#1.itm(0)} -pin  "mux#1" {A1(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(1)} -pin  "mux#1" {A1(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(2)} -pin  "mux#1" {A1(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(3)} -pin  "mux#1" {A1(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(4)} -pin  "mux#1" {A1(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(5)} -pin  "mux#1" {A1(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(6)} -pin  "mux#1" {A1(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(7)} -pin  "mux#1" {A1(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(8)} -pin  "mux#1" {A1(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {if:if#1:and#1.itm(9)} -pin  "mux#1" {A1(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#1.itm}
load net {or#15.cse} -pin  "mux#1" {S(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#15.cse}
load net {mux#1.itm(0)} -pin  "mux#1" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(1)} -pin  "mux#1" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(2)} -pin  "mux#1" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(3)} -pin  "mux#1" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(4)} -pin  "mux#1" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(5)} -pin  "mux#1" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(6)} -pin  "mux#1" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(7)} -pin  "mux#1" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(8)} -pin  "mux#1" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(9)} -pin  "mux#1" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load inst "reg(S_OUT:rsc:mgc_out_stdreg.d)" "reg(10,1,0,0,1)" "INTERFACE" -attr xrf 1789 -attr oid 77 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/reg(S_OUT:rsc:mgc_out_stdreg.d)}
load net {mux#1.itm(0)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(1)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(2)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(3)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(4)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(5)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(6)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(7)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(8)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {mux#1.itm(9)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#1.itm}
load net {GND} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {DRs(1)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {DRs(2)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {DRs(3)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {DRs(4)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {DRs(5)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {DRs(6)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {DRs(7)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {DRs(8)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {DRs(9)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {clk} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 1790 -attr oid 78 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {S_OUT:rsc:mgc_out_stdreg.d(0)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(1)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(2)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(3)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(4)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(5)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(6)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(7)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(8)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d(9)} -pin  "reg(S_OUT:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/S_OUT:rsc:mgc_out_stdreg.d}
load inst "mux#2" "mux(2,10)" "INTERFACE" -attr xrf 1791 -attr oid 79 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2} -attr area 9.195230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2)"
load net {H_OUT:rsc:mgc_out_stdreg.d(0)} -pin  "mux#2" {A0(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(1)} -pin  "mux#2" {A0(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(2)} -pin  "mux#2" {A0(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(3)} -pin  "mux#2" {A0(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(4)} -pin  "mux#2" {A0(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(5)} -pin  "mux#2" {A0(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(6)} -pin  "mux#2" {A0(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(7)} -pin  "mux#2" {A0(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(8)} -pin  "mux#2" {A0(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(9)} -pin  "mux#2" {A0(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {GND} -pin  "mux#2" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/conc.itm}
load net {GND} -pin  "mux#2" {A1(1)} -attr @path {/RGB_HSV/RGB_HSV:core/conc.itm}
load net {GND} -pin  "mux#2" {A1(2)} -attr @path {/RGB_HSV/RGB_HSV:core/conc.itm}
load net {GND} -pin  "mux#2" {A1(3)} -attr @path {/RGB_HSV/RGB_HSV:core/conc.itm}
load net {if:if#1:or#1.itm#2} -pin  "mux#2" {A1(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc.itm}
load net {if:if#1:or#1.itm#2} -pin  "mux#2" {A1(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc.itm}
load net {if:if#1:or#1.itm#2} -pin  "mux#2" {A1(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc.itm}
load net {if:if#1:or#1.itm#2} -pin  "mux#2" {A1(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc.itm}
load net {GND} -pin  "mux#2" {A1(8)} -attr @path {/RGB_HSV/RGB_HSV:core/conc.itm}
load net {GND} -pin  "mux#2" {A1(9)} -attr @path {/RGB_HSV/RGB_HSV:core/conc.itm}
load net {or#15.cse} -pin  "mux#2" {S(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#15.cse}
load net {mux#2.itm(0)} -pin  "mux#2" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(1)} -pin  "mux#2" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(2)} -pin  "mux#2" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(3)} -pin  "mux#2" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(4)} -pin  "mux#2" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(5)} -pin  "mux#2" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(6)} -pin  "mux#2" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(7)} -pin  "mux#2" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(8)} -pin  "mux#2" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(9)} -pin  "mux#2" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load inst "reg(H_OUT:rsc:mgc_out_stdreg.d)" "reg(10,1,0,0,1)" "INTERFACE" -attr xrf 1792 -attr oid 80 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/reg(H_OUT:rsc:mgc_out_stdreg.d)}
load net {mux#2.itm(0)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(1)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(2)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(3)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(4)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(5)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(6)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(7)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(8)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {mux#2.itm(9)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#2.itm}
load net {GND} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {DRs(1)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {DRs(2)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {DRs(3)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {DRs(4)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {DRs(5)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {DRs(6)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {DRs(7)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {DRs(8)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {DRs(9)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {clk} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 1793 -attr oid 81 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {H_OUT:rsc:mgc_out_stdreg.d(0)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(1)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(2)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(3)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(4)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(5)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(6)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(7)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(8)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d(9)} -pin  "reg(H_OUT:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/H_OUT:rsc:mgc_out_stdreg.d}
load inst "not#42" "not(1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/not#42} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {if:if#1:if#1:div.2cyc.st#2} -pin  "not#42" {A(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:div.2cyc.st#2}
load net {not#42.itm} -pin  "not#42" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/not#42.itm}
load inst "and#37" "and(4,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/and#37} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4)"
load net {or#37.cse} -pin  "and#37" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#37.cse}
load net {and.dcpl#34} -pin  "and#37" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/and.dcpl#34}
load net {main.stage_0#3} -pin  "and#37" {A2(0)} -attr @path {/RGB_HSV/RGB_HSV:core/main.stage_0#3}
load net {not#42.itm} -pin  "and#37" {A3(0)} -attr @path {/RGB_HSV/RGB_HSV:core/not#42.itm}
load net {and#37.itm} -pin  "and#37" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/and#37.itm}
load inst "and#41" "and(4,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/and#41} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4)"
load net {or#37.cse} -pin  "and#41" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#37.cse}
load net {and.dcpl#34} -pin  "and#41" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/and.dcpl#34}
load net {main.stage_0#3} -pin  "and#41" {A2(0)} -attr @path {/RGB_HSV/RGB_HSV:core/main.stage_0#3}
load net {if:if#1:if#1:div.2cyc.st#2} -pin  "and#41" {A3(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:div.2cyc.st#2}
load net {and#41.itm} -pin  "and#41" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/and#41.itm}
load inst "or#58" "or(2,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/or#58} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {and#33.cse} -pin  "or#58" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/and#33.cse}
load net {or#15.cse} -pin  "or#58" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#15.cse}
load net {or#58.itm} -pin  "or#58" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#58.itm}
load inst "mux1h#1" "mux1h(3,10)" "INTERFACE" -attr xrf 1794 -attr oid 82 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1} -attr area 21.897240 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(10,3)"
load net {div:mgc_div#1.z(0)} -pin  "mux1h#1" {A0(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(1)} -pin  "mux1h#1" {A0(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(2)} -pin  "mux1h#1" {A0(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(3)} -pin  "mux1h#1" {A0(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(4)} -pin  "mux1h#1" {A0(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(5)} -pin  "mux1h#1" {A0(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(6)} -pin  "mux1h#1" {A0(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(7)} -pin  "mux1h#1" {A0(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(8)} -pin  "mux1h#1" {A0(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div#1.z(9)} -pin  "mux1h#1" {A0(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.z}
load net {div:mgc_div.z(0)} -pin  "mux1h#1" {A1(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(1)} -pin  "mux1h#1" {A1(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(2)} -pin  "mux1h#1" {A1(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(3)} -pin  "mux1h#1" {A1(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(4)} -pin  "mux1h#1" {A1(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(5)} -pin  "mux1h#1" {A1(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(6)} -pin  "mux1h#1" {A1(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(7)} -pin  "mux1h#1" {A1(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(8)} -pin  "mux1h#1" {A1(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {div:mgc_div.z(9)} -pin  "mux1h#1" {A1(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.z}
load net {s.sva#1.duc(0)} -pin  "mux1h#1" {A2(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(1)} -pin  "mux1h#1" {A2(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(2)} -pin  "mux1h#1" {A2(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(3)} -pin  "mux1h#1" {A2(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(4)} -pin  "mux1h#1" {A2(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(5)} -pin  "mux1h#1" {A2(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(6)} -pin  "mux1h#1" {A2(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(7)} -pin  "mux1h#1" {A2(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(8)} -pin  "mux1h#1" {A2(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(9)} -pin  "mux1h#1" {A2(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {and#37.itm} -pin  "mux1h#1" {S0} -attr @path {/RGB_HSV/RGB_HSV:core/and#37.itm}
load net {and#41.itm} -pin  "mux1h#1" {S1} -attr @path {/RGB_HSV/RGB_HSV:core/and#41.itm}
load net {or#58.itm} -pin  "mux1h#1" {S2} -attr @path {/RGB_HSV/RGB_HSV:core/or#58.itm}
load net {mux1h#1.itm(0)} -pin  "mux1h#1" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(1)} -pin  "mux1h#1" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(2)} -pin  "mux1h#1" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(3)} -pin  "mux1h#1" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(4)} -pin  "mux1h#1" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(5)} -pin  "mux1h#1" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(6)} -pin  "mux1h#1" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(7)} -pin  "mux1h#1" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(8)} -pin  "mux1h#1" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(9)} -pin  "mux1h#1" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load inst "reg(s.sva#1.duc)" "reg(10,1,0,0,1)" "INTERFACE" -attr xrf 1795 -attr oid 83 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/reg(s.sva#1.duc)}
load net {mux1h#1.itm(0)} -pin  "reg(s.sva#1.duc)" {D(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(1)} -pin  "reg(s.sva#1.duc)" {D(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(2)} -pin  "reg(s.sva#1.duc)" {D(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(3)} -pin  "reg(s.sva#1.duc)" {D(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(4)} -pin  "reg(s.sva#1.duc)" {D(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(5)} -pin  "reg(s.sva#1.duc)" {D(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(6)} -pin  "reg(s.sva#1.duc)" {D(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(7)} -pin  "reg(s.sva#1.duc)" {D(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(8)} -pin  "reg(s.sva#1.duc)" {D(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {mux1h#1.itm(9)} -pin  "reg(s.sva#1.duc)" {D(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux1h#1.itm}
load net {GND} -pin  "reg(s.sva#1.duc)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(s.sva#1.duc)" {DRs(1)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(s.sva#1.duc)" {DRs(2)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(s.sva#1.duc)" {DRs(3)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(s.sva#1.duc)" {DRs(4)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(s.sva#1.duc)" {DRs(5)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(s.sva#1.duc)" {DRs(6)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(s.sva#1.duc)" {DRs(7)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(s.sva#1.duc)" {DRs(8)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(s.sva#1.duc)" {DRs(9)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {clk} -pin  "reg(s.sva#1.duc)" {clk} -attr xrf 1796 -attr oid 84 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(s.sva#1.duc)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {s.sva#1.duc(0)} -pin  "reg(s.sva#1.duc)" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(1)} -pin  "reg(s.sva#1.duc)" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(2)} -pin  "reg(s.sva#1.duc)" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(3)} -pin  "reg(s.sva#1.duc)" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(4)} -pin  "reg(s.sva#1.duc)" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(5)} -pin  "reg(s.sva#1.duc)" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(6)} -pin  "reg(s.sva#1.duc)" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(7)} -pin  "reg(s.sva#1.duc)" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(8)} -pin  "reg(s.sva#1.duc)" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load net {s.sva#1.duc(9)} -pin  "reg(s.sva#1.duc)" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/s.sva#1.duc}
load inst "reg(if:if#1:if#1:div.2cyc.st#2)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 1797 -attr oid 85 -attr @path {/RGB_HSV/RGB_HSV:core/reg(if:if#1:if#1:div.2cyc.st#2)}
load net {if:if#1:if#1:div.2cyc.st#1} -pin  "reg(if:if#1:if#1:div.2cyc.st#2)" {D(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:div.2cyc.st#1}
load net {GND} -pin  "reg(if:if#1:if#1:div.2cyc.st#2)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_1#3}
load net {clk} -pin  "reg(if:if#1:if#1:div.2cyc.st#2)" {clk} -attr xrf 1798 -attr oid 86 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(if:if#1:if#1:div.2cyc.st#2)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {if:if#1:if#1:div.2cyc.st#2} -pin  "reg(if:if#1:if#1:div.2cyc.st#2)" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:div.2cyc.st#2}
load inst "reg(max.lpi.dfm#9)" "reg(10,1,0,0,1)" "INTERFACE" -attr xrf 1799 -attr oid 87 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/reg(max.lpi.dfm#9)}
load net {max.lpi.dfm#5.st#1(0)} -pin  "reg(max.lpi.dfm#9)" {D(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(1)} -pin  "reg(max.lpi.dfm#9)" {D(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(2)} -pin  "reg(max.lpi.dfm#9)" {D(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(3)} -pin  "reg(max.lpi.dfm#9)" {D(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(4)} -pin  "reg(max.lpi.dfm#9)" {D(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(5)} -pin  "reg(max.lpi.dfm#9)" {D(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(6)} -pin  "reg(max.lpi.dfm#9)" {D(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(7)} -pin  "reg(max.lpi.dfm#9)" {D(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(8)} -pin  "reg(max.lpi.dfm#9)" {D(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(9)} -pin  "reg(max.lpi.dfm#9)" {D(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {GND} -pin  "reg(max.lpi.dfm#9)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#9)" {DRs(1)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#9)" {DRs(2)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#9)" {DRs(3)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#9)" {DRs(4)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#9)" {DRs(5)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#9)" {DRs(6)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#9)" {DRs(7)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#9)" {DRs(8)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#9)" {DRs(9)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {clk} -pin  "reg(max.lpi.dfm#9)" {clk} -attr xrf 1800 -attr oid 88 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(max.lpi.dfm#9)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {max.lpi.dfm#9(0)} -pin  "reg(max.lpi.dfm#9)" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(1)} -pin  "reg(max.lpi.dfm#9)" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(2)} -pin  "reg(max.lpi.dfm#9)" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(3)} -pin  "reg(max.lpi.dfm#9)" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(4)} -pin  "reg(max.lpi.dfm#9)" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(5)} -pin  "reg(max.lpi.dfm#9)" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(6)} -pin  "reg(max.lpi.dfm#9)" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(7)} -pin  "reg(max.lpi.dfm#9)" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(8)} -pin  "reg(max.lpi.dfm#9)" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load net {max.lpi.dfm#9(9)} -pin  "reg(max.lpi.dfm#9)" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#9}
load inst "reg(if:if#1:or#1.itm#2)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 1801 -attr oid 89 -attr @path {/RGB_HSV/RGB_HSV:core/reg(if:if#1:or#1.itm#2)}
load net {if:if#1:or#1.itm#1} -pin  "reg(if:if#1:or#1.itm#2)" {D(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:or#1.itm#1}
load net {GND} -pin  "reg(if:if#1:or#1.itm#2)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_1#3}
load net {clk} -pin  "reg(if:if#1:or#1.itm#2)" {clk} -attr xrf 1802 -attr oid 90 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(if:if#1:or#1.itm#2)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {if:if#1:or#1.itm#2} -pin  "reg(if:if#1:or#1.itm#2)" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:or#1.itm#2}
load inst "reg(if:slc#1.itm#2)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 1803 -attr oid 91 -attr @path {/RGB_HSV/RGB_HSV:core/reg(if:slc#1.itm#2)}
load net {if:slc#1.itm#1} -pin  "reg(if:slc#1.itm#2)" {D(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:slc#1.itm#1}
load net {GND} -pin  "reg(if:slc#1.itm#2)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_1#3}
load net {clk} -pin  "reg(if:slc#1.itm#2)" {clk} -attr xrf 1804 -attr oid 92 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(if:slc#1.itm#2)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {if:slc#1.itm#2} -pin  "reg(if:slc#1.itm#2)" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:slc#1.itm#2}
load inst "reg(slc.itm#2)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 1805 -attr oid 93 -attr @path {/RGB_HSV/RGB_HSV:core/reg(slc.itm#2)}
load net {slc.itm#1} -pin  "reg(slc.itm#2)" {D(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc.itm#1}
load net {GND} -pin  "reg(slc.itm#2)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_1#3}
load net {clk} -pin  "reg(slc.itm#2)" {clk} -attr xrf 1806 -attr oid 94 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(slc.itm#2)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {slc.itm#2} -pin  "reg(slc.itm#2)" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc.itm#2}
load inst "nor#17" "nor(3,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/nor#17} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,3)"
load net {if:if#1:mux1h.tmp(0)} -pin  "nor#17" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(if:if#1:mux1h.tmp)#9.itm}
load net {if:if#1:mux1h.tmp(1)} -pin  "nor#17" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(if:if#1:mux1h.tmp)#8.itm}
load net {if:if#1:mux1h.tmp(2)} -pin  "nor#17" {A2(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(if:if#1:mux1h.tmp)#7.itm}
load net {nor#17.itm} -pin  "nor#17" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#17.itm}
load inst "nor#15" "nor(2,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/nor#15} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {if:if#1:mux1h.tmp(3)} -pin  "nor#15" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(if:if#1:mux1h.tmp)#6.itm}
load net {if:if#1:mux1h.tmp(4)} -pin  "nor#15" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(if:if#1:mux1h.tmp)#5.itm}
load net {nor#15.itm} -pin  "nor#15" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#15.itm}
load inst "nor#14" "nor(3,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/nor#14} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,3)"
load net {if:if#1:mux1h.tmp(5)} -pin  "nor#14" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(if:if#1:mux1h.tmp)#4.itm}
load net {if:if#1:mux1h.tmp(6)} -pin  "nor#14" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(if:if#1:mux1h.tmp)#3.itm}
load net {if:if#1:mux1h.tmp(7)} -pin  "nor#14" {A2(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(if:if#1:mux1h.tmp)#2.itm}
load net {nor#14.itm} -pin  "nor#14" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#14.itm}
load inst "nor#12" "nor(2,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/nor#12} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {if:if#1:mux1h.tmp(8)} -pin  "nor#12" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(if:if#1:mux1h.tmp)#1.itm}
load net {if:if#1:mux1h.tmp(9)} -pin  "nor#12" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(if:if#1:mux1h.tmp).itm}
load net {nor#12.itm} -pin  "nor#12" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#12.itm}
load inst "and#59" "and(4,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/and#59} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4)"
load net {nor#17.itm} -pin  "and#59" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#17.itm}
load net {nor#15.itm} -pin  "and#59" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#15.itm}
load net {nor#14.itm} -pin  "and#59" {A2(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#14.itm}
load net {nor#12.itm} -pin  "and#59" {A3(0)} -attr @path {/RGB_HSV/RGB_HSV:core/nor#12.itm}
load net {and#59.cse} -pin  "and#59" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/and#59.cse}
load inst "not#53" "not(1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/not#53} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {if:if#1:if#1:div.2cyc} -pin  "not#53" {A(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:div.2cyc}
load net {not#53.itm} -pin  "not#53" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/not#53.itm}
load inst "or#61" "or(3,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/or#61} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {and#59.cse} -pin  "or#61" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/and#59.cse}
load net {or.dcpl#57} -pin  "or#61" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or.dcpl#57}
load net {not#53.itm} -pin  "or#61" {A2(0)} -attr @path {/RGB_HSV/RGB_HSV:core/not#53.itm}
load net {or#61.cse} -pin  "or#61" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#61.cse}
load inst "mux#3" "mux(2,10)" "INTERFACE" -attr xrf 1807 -attr oid 95 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3} -attr area 9.195230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2)"
load net {max.lpi.dfm#5.mut#1(0)} -pin  "mux#3" {A0(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(1)} -pin  "mux#3" {A0(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(2)} -pin  "mux#3" {A0(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(3)} -pin  "mux#3" {A0(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(4)} -pin  "mux#3" {A0(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(5)} -pin  "mux#3" {A0(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(6)} -pin  "mux#3" {A0(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(7)} -pin  "mux#3" {A0(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(8)} -pin  "mux#3" {A0(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(9)} -pin  "mux#3" {A0(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {if:if#1:mux1h.tmp(0)} -pin  "mux#3" {A1(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(1)} -pin  "mux#3" {A1(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(2)} -pin  "mux#3" {A1(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(3)} -pin  "mux#3" {A1(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(4)} -pin  "mux#3" {A1(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(5)} -pin  "mux#3" {A1(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(6)} -pin  "mux#3" {A1(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(7)} -pin  "mux#3" {A1(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(8)} -pin  "mux#3" {A1(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(9)} -pin  "mux#3" {A1(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {or#61.cse} -pin  "mux#3" {S(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#61.cse}
load net {mux#3.itm(0)} -pin  "mux#3" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(1)} -pin  "mux#3" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(2)} -pin  "mux#3" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(3)} -pin  "mux#3" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(4)} -pin  "mux#3" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(5)} -pin  "mux#3" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(6)} -pin  "mux#3" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(7)} -pin  "mux#3" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(8)} -pin  "mux#3" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(9)} -pin  "mux#3" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load inst "reg(div:mgc_div#1.b)" "reg(10,1,0,0,1)" "INTERFACE" -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/reg(div:mgc_div#1.b)}
load net {mux#3.itm(0)} -pin  "reg(div:mgc_div#1.b)" {D(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(1)} -pin  "reg(div:mgc_div#1.b)" {D(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(2)} -pin  "reg(div:mgc_div#1.b)" {D(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(3)} -pin  "reg(div:mgc_div#1.b)" {D(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(4)} -pin  "reg(div:mgc_div#1.b)" {D(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(5)} -pin  "reg(div:mgc_div#1.b)" {D(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(6)} -pin  "reg(div:mgc_div#1.b)" {D(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(7)} -pin  "reg(div:mgc_div#1.b)" {D(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(8)} -pin  "reg(div:mgc_div#1.b)" {D(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {mux#3.itm(9)} -pin  "reg(div:mgc_div#1.b)" {D(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#3.itm}
load net {GND} -pin  "reg(div:mgc_div#1.b)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.b)" {DRs(1)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.b)" {DRs(2)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.b)" {DRs(3)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.b)" {DRs(4)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.b)" {DRs(5)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.b)" {DRs(6)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.b)" {DRs(7)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.b)" {DRs(8)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.b)" {DRs(9)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {clk} -pin  "reg(div:mgc_div#1.b)" {clk} -attr xrf 1808 -attr oid 96 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(div:mgc_div#1.b)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {div:mgc_div#1.b(0)} -pin  "reg(div:mgc_div#1.b)" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(1)} -pin  "reg(div:mgc_div#1.b)" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(2)} -pin  "reg(div:mgc_div#1.b)" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(3)} -pin  "reg(div:mgc_div#1.b)" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(4)} -pin  "reg(div:mgc_div#1.b)" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(5)} -pin  "reg(div:mgc_div#1.b)" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(6)} -pin  "reg(div:mgc_div#1.b)" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(7)} -pin  "reg(div:mgc_div#1.b)" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(8)} -pin  "reg(div:mgc_div#1.b)" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load net {div:mgc_div#1.b(9)} -pin  "reg(div:mgc_div#1.b)" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.b}
load inst "mux#4" "mux(2,10)" "INTERFACE" -attr xrf 1809 -attr oid 97 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4} -attr area 9.195230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2)"
load net {if:if#1:slc#1.tmp.mut#1(0)} -pin  "mux#4" {A0(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(1)} -pin  "mux#4" {A0(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(2)} -pin  "mux#4" {A0(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(3)} -pin  "mux#4" {A0(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(4)} -pin  "mux#4" {A0(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(5)} -pin  "mux#4" {A0(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(6)} -pin  "mux#4" {A0(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(7)} -pin  "mux#4" {A0(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(8)} -pin  "mux#4" {A0(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(9)} -pin  "mux#4" {A0(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:acc.itm(1)} -pin  "mux#4" {A1(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(2)} -pin  "mux#4" {A1(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(3)} -pin  "mux#4" {A1(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(4)} -pin  "mux#4" {A1(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(5)} -pin  "mux#4" {A1(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(6)} -pin  "mux#4" {A1(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(7)} -pin  "mux#4" {A1(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(8)} -pin  "mux#4" {A1(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(9)} -pin  "mux#4" {A1(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(10)} -pin  "mux#4" {A1(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {or#61.cse} -pin  "mux#4" {S(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#61.cse}
load net {mux#4.itm(0)} -pin  "mux#4" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(1)} -pin  "mux#4" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(2)} -pin  "mux#4" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(3)} -pin  "mux#4" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(4)} -pin  "mux#4" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(5)} -pin  "mux#4" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(6)} -pin  "mux#4" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(7)} -pin  "mux#4" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(8)} -pin  "mux#4" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(9)} -pin  "mux#4" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load inst "reg(div:mgc_div#1.a)" "reg(10,1,0,0,1)" "INTERFACE" -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/reg(div:mgc_div#1.a)}
load net {mux#4.itm(0)} -pin  "reg(div:mgc_div#1.a)" {D(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(1)} -pin  "reg(div:mgc_div#1.a)" {D(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(2)} -pin  "reg(div:mgc_div#1.a)" {D(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(3)} -pin  "reg(div:mgc_div#1.a)" {D(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(4)} -pin  "reg(div:mgc_div#1.a)" {D(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(5)} -pin  "reg(div:mgc_div#1.a)" {D(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(6)} -pin  "reg(div:mgc_div#1.a)" {D(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(7)} -pin  "reg(div:mgc_div#1.a)" {D(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(8)} -pin  "reg(div:mgc_div#1.a)" {D(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {mux#4.itm(9)} -pin  "reg(div:mgc_div#1.a)" {D(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#4.itm}
load net {GND} -pin  "reg(div:mgc_div#1.a)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.a)" {DRs(1)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.a)" {DRs(2)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.a)" {DRs(3)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.a)" {DRs(4)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.a)" {DRs(5)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.a)" {DRs(6)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.a)" {DRs(7)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.a)" {DRs(8)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div#1.a)" {DRs(9)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {clk} -pin  "reg(div:mgc_div#1.a)" {clk} -attr xrf 1810 -attr oid 98 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(div:mgc_div#1.a)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {div:mgc_div#1.a(0)} -pin  "reg(div:mgc_div#1.a)" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(1)} -pin  "reg(div:mgc_div#1.a)" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(2)} -pin  "reg(div:mgc_div#1.a)" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(3)} -pin  "reg(div:mgc_div#1.a)" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(4)} -pin  "reg(div:mgc_div#1.a)" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(5)} -pin  "reg(div:mgc_div#1.a)" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(6)} -pin  "reg(div:mgc_div#1.a)" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(7)} -pin  "reg(div:mgc_div#1.a)" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(8)} -pin  "reg(div:mgc_div#1.a)" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load net {div:mgc_div#1.a(9)} -pin  "reg(div:mgc_div#1.a)" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div#1.a}
load inst "or#67" "or(3,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/or#67} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {and#59.cse} -pin  "or#67" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/and#59.cse}
load net {or.dcpl#57} -pin  "or#67" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or.dcpl#57}
load net {if:if#1:if#1:div.2cyc} -pin  "or#67" {A2(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:div.2cyc}
load net {or#67.cse} -pin  "or#67" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#67.cse}
load inst "mux#5" "mux(2,10)" "INTERFACE" -attr xrf 1811 -attr oid 99 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5} -attr area 9.195230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2)"
load net {max.lpi.dfm#5.mut(0)} -pin  "mux#5" {A0(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(1)} -pin  "mux#5" {A0(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(2)} -pin  "mux#5" {A0(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(3)} -pin  "mux#5" {A0(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(4)} -pin  "mux#5" {A0(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(5)} -pin  "mux#5" {A0(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(6)} -pin  "mux#5" {A0(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(7)} -pin  "mux#5" {A0(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(8)} -pin  "mux#5" {A0(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(9)} -pin  "mux#5" {A0(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {if:if#1:mux1h.tmp(0)} -pin  "mux#5" {A1(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(1)} -pin  "mux#5" {A1(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(2)} -pin  "mux#5" {A1(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(3)} -pin  "mux#5" {A1(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(4)} -pin  "mux#5" {A1(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(5)} -pin  "mux#5" {A1(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(6)} -pin  "mux#5" {A1(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(7)} -pin  "mux#5" {A1(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(8)} -pin  "mux#5" {A1(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(9)} -pin  "mux#5" {A1(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {or#67.cse} -pin  "mux#5" {S(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#67.cse}
load net {mux#5.itm(0)} -pin  "mux#5" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(1)} -pin  "mux#5" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(2)} -pin  "mux#5" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(3)} -pin  "mux#5" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(4)} -pin  "mux#5" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(5)} -pin  "mux#5" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(6)} -pin  "mux#5" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(7)} -pin  "mux#5" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(8)} -pin  "mux#5" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(9)} -pin  "mux#5" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load inst "reg(div:mgc_div.b)" "reg(10,1,0,0,1)" "INTERFACE" -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/reg(div:mgc_div.b)}
load net {mux#5.itm(0)} -pin  "reg(div:mgc_div.b)" {D(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(1)} -pin  "reg(div:mgc_div.b)" {D(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(2)} -pin  "reg(div:mgc_div.b)" {D(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(3)} -pin  "reg(div:mgc_div.b)" {D(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(4)} -pin  "reg(div:mgc_div.b)" {D(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(5)} -pin  "reg(div:mgc_div.b)" {D(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(6)} -pin  "reg(div:mgc_div.b)" {D(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(7)} -pin  "reg(div:mgc_div.b)" {D(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(8)} -pin  "reg(div:mgc_div.b)" {D(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {mux#5.itm(9)} -pin  "reg(div:mgc_div.b)" {D(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#5.itm}
load net {GND} -pin  "reg(div:mgc_div.b)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.b)" {DRs(1)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.b)" {DRs(2)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.b)" {DRs(3)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.b)" {DRs(4)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.b)" {DRs(5)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.b)" {DRs(6)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.b)" {DRs(7)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.b)" {DRs(8)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.b)" {DRs(9)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {clk} -pin  "reg(div:mgc_div.b)" {clk} -attr xrf 1812 -attr oid 100 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(div:mgc_div.b)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {div:mgc_div.b(0)} -pin  "reg(div:mgc_div.b)" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(1)} -pin  "reg(div:mgc_div.b)" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(2)} -pin  "reg(div:mgc_div.b)" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(3)} -pin  "reg(div:mgc_div.b)" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(4)} -pin  "reg(div:mgc_div.b)" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(5)} -pin  "reg(div:mgc_div.b)" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(6)} -pin  "reg(div:mgc_div.b)" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(7)} -pin  "reg(div:mgc_div.b)" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(8)} -pin  "reg(div:mgc_div.b)" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load net {div:mgc_div.b(9)} -pin  "reg(div:mgc_div.b)" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.b}
load inst "mux#6" "mux(2,10)" "INTERFACE" -attr xrf 1813 -attr oid 101 -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6} -attr area 9.195230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2)"
load net {if:if#1:slc#1.tmp.mut(0)} -pin  "mux#6" {A0(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(1)} -pin  "mux#6" {A0(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(2)} -pin  "mux#6" {A0(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(3)} -pin  "mux#6" {A0(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(4)} -pin  "mux#6" {A0(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(5)} -pin  "mux#6" {A0(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(6)} -pin  "mux#6" {A0(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(7)} -pin  "mux#6" {A0(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(8)} -pin  "mux#6" {A0(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(9)} -pin  "mux#6" {A0(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:acc.itm(1)} -pin  "mux#6" {A1(0)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(2)} -pin  "mux#6" {A1(1)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(3)} -pin  "mux#6" {A1(2)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(4)} -pin  "mux#6" {A1(3)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(5)} -pin  "mux#6" {A1(4)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(6)} -pin  "mux#6" {A1(5)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(7)} -pin  "mux#6" {A1(6)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(8)} -pin  "mux#6" {A1(7)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(9)} -pin  "mux#6" {A1(8)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(10)} -pin  "mux#6" {A1(9)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {or#67.cse} -pin  "mux#6" {S(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#67.cse}
load net {mux#6.itm(0)} -pin  "mux#6" {Z(0)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(1)} -pin  "mux#6" {Z(1)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(2)} -pin  "mux#6" {Z(2)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(3)} -pin  "mux#6" {Z(3)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(4)} -pin  "mux#6" {Z(4)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(5)} -pin  "mux#6" {Z(5)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(6)} -pin  "mux#6" {Z(6)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(7)} -pin  "mux#6" {Z(7)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(8)} -pin  "mux#6" {Z(8)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(9)} -pin  "mux#6" {Z(9)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load inst "reg(div:mgc_div.a)" "reg(10,1,0,0,1)" "INTERFACE" -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/reg(div:mgc_div.a)}
load net {mux#6.itm(0)} -pin  "reg(div:mgc_div.a)" {D(0)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(1)} -pin  "reg(div:mgc_div.a)" {D(1)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(2)} -pin  "reg(div:mgc_div.a)" {D(2)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(3)} -pin  "reg(div:mgc_div.a)" {D(3)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(4)} -pin  "reg(div:mgc_div.a)" {D(4)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(5)} -pin  "reg(div:mgc_div.a)" {D(5)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(6)} -pin  "reg(div:mgc_div.a)" {D(6)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(7)} -pin  "reg(div:mgc_div.a)" {D(7)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(8)} -pin  "reg(div:mgc_div.a)" {D(8)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {mux#6.itm(9)} -pin  "reg(div:mgc_div.a)" {D(9)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/mux#6.itm}
load net {GND} -pin  "reg(div:mgc_div.a)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.a)" {DRs(1)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.a)" {DRs(2)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.a)" {DRs(3)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.a)" {DRs(4)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.a)" {DRs(5)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.a)" {DRs(6)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.a)" {DRs(7)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.a)" {DRs(8)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {GND} -pin  "reg(div:mgc_div.a)" {DRs(9)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#2}
load net {clk} -pin  "reg(div:mgc_div.a)" {clk} -attr xrf 1814 -attr oid 102 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(div:mgc_div.a)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {div:mgc_div.a(0)} -pin  "reg(div:mgc_div.a)" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(1)} -pin  "reg(div:mgc_div.a)" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(2)} -pin  "reg(div:mgc_div.a)" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(3)} -pin  "reg(div:mgc_div.a)" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(4)} -pin  "reg(div:mgc_div.a)" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(5)} -pin  "reg(div:mgc_div.a)" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(6)} -pin  "reg(div:mgc_div.a)" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(7)} -pin  "reg(div:mgc_div.a)" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(8)} -pin  "reg(div:mgc_div.a)" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load net {div:mgc_div.a(9)} -pin  "reg(div:mgc_div.a)" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/div:mgc_div.a}
load inst "or#72" "or(2,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/or#72} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {and#59.cse} -pin  "or#72" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/and#59.cse}
load net {or.dcpl#57} -pin  "or#72" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or.dcpl#57}
load net {or#72.cse} -pin  "or#72" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#72.cse}
load inst "if:if#1:if#1:not" "not(1)" "INTERFACE" -attr xrf 1815 -attr oid 103 -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {if:if#1:if#1:div.2cyc} -pin  "if:if#1:if#1:not" {A(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:div.2cyc}
load net {if:if#1:if#1:not.itm} -pin  "if:if#1:if#1:not" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:not.itm}
load inst "mux#7" "mux(2,1)" "INTERFACE" -attr xrf 1816 -attr oid 104 -attr @path {/RGB_HSV/RGB_HSV:core/mux#7} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {if:if#1:if#1:div.2cyc.st#1} -pin  "mux#7" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:div.2cyc.st#1}
load net {if:if#1:if#1:not.itm} -pin  "mux#7" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:not.itm}
load net {or#72.cse} -pin  "mux#7" {S(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#72.cse}
load net {mux#7.itm} -pin  "mux#7" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/mux#7.itm}
load inst "reg(if:if#1:if#1:div.2cyc.st#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 1817 -attr oid 105 -attr @path {/RGB_HSV/RGB_HSV:core/reg(if:if#1:if#1:div.2cyc.st#1)}
load net {mux#7.itm} -pin  "reg(if:if#1:if#1:div.2cyc.st#1)" {D(0)} -attr @path {/RGB_HSV/RGB_HSV:core/mux#7.itm}
load net {GND} -pin  "reg(if:if#1:if#1:div.2cyc.st#1)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_1#3}
load net {clk} -pin  "reg(if:if#1:if#1:div.2cyc.st#1)" {clk} -attr xrf 1818 -attr oid 106 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(if:if#1:if#1:div.2cyc.st#1)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {if:if#1:if#1:div.2cyc.st#1} -pin  "reg(if:if#1:if#1:div.2cyc.st#1)" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:div.2cyc.st#1}
load inst "reg(max.lpi.dfm#5.st#1)" "reg(10,1,0,0,1)" "INTERFACE" -attr xrf 1819 -attr oid 107 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/reg(max.lpi.dfm#5.st#1)}
load net {if:if#1:mux1h.tmp(0)} -pin  "reg(max.lpi.dfm#5.st#1)" {D(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(1)} -pin  "reg(max.lpi.dfm#5.st#1)" {D(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(2)} -pin  "reg(max.lpi.dfm#5.st#1)" {D(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(3)} -pin  "reg(max.lpi.dfm#5.st#1)" {D(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(4)} -pin  "reg(max.lpi.dfm#5.st#1)" {D(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(5)} -pin  "reg(max.lpi.dfm#5.st#1)" {D(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(6)} -pin  "reg(max.lpi.dfm#5.st#1)" {D(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(7)} -pin  "reg(max.lpi.dfm#5.st#1)" {D(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(8)} -pin  "reg(max.lpi.dfm#5.st#1)" {D(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(9)} -pin  "reg(max.lpi.dfm#5.st#1)" {D(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {GND} -pin  "reg(max.lpi.dfm#5.st#1)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.st#1)" {DRs(1)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.st#1)" {DRs(2)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.st#1)" {DRs(3)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.st#1)" {DRs(4)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.st#1)" {DRs(5)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.st#1)" {DRs(6)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.st#1)" {DRs(7)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.st#1)" {DRs(8)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.st#1)" {DRs(9)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {clk} -pin  "reg(max.lpi.dfm#5.st#1)" {clk} -attr xrf 1820 -attr oid 108 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(max.lpi.dfm#5.st#1)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {max.lpi.dfm#5.st#1(0)} -pin  "reg(max.lpi.dfm#5.st#1)" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(1)} -pin  "reg(max.lpi.dfm#5.st#1)" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(2)} -pin  "reg(max.lpi.dfm#5.st#1)" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(3)} -pin  "reg(max.lpi.dfm#5.st#1)" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(4)} -pin  "reg(max.lpi.dfm#5.st#1)" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(5)} -pin  "reg(max.lpi.dfm#5.st#1)" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(6)} -pin  "reg(max.lpi.dfm#5.st#1)" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(7)} -pin  "reg(max.lpi.dfm#5.st#1)" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(8)} -pin  "reg(max.lpi.dfm#5.st#1)" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load net {max.lpi.dfm#5.st#1(9)} -pin  "reg(max.lpi.dfm#5.st#1)" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.st#1}
load inst "reg(if:slc#1.itm#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 1821 -attr oid 109 -attr @path {/RGB_HSV/RGB_HSV:core/reg(if:slc#1.itm#1)}
load net {if:if#1:acc#2.itm(11)} -pin  "reg(if:slc#1.itm#1)" {D(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#2.itm}
load net {GND} -pin  "reg(if:slc#1.itm#1)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_1#3}
load net {clk} -pin  "reg(if:slc#1.itm#1)" {clk} -attr xrf 1822 -attr oid 110 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(if:slc#1.itm#1)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {if:slc#1.itm#1} -pin  "reg(if:slc#1.itm#1)" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:slc#1.itm#1}
load inst "reg(slc.itm#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 1823 -attr oid 111 -attr @path {/RGB_HSV/RGB_HSV:core/reg(slc.itm#1)}
load net {if:acc.itm(11)} -pin  "reg(slc.itm#1)" {D(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:slc.itm}
load net {GND} -pin  "reg(slc.itm#1)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_1#3}
load net {clk} -pin  "reg(slc.itm#1)" {clk} -attr xrf 1824 -attr oid 112 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(slc.itm#1)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {slc.itm#1} -pin  "reg(slc.itm#1)" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc.itm#1}
load inst "not#55" "not(1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/not#55} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {if:acc.itm(11)} -pin  "not#55" {A(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:slc#2.itm}
load net {not#55.itm} -pin  "not#55" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/not#55.itm}
load inst "or#73" "or(2,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/or#73} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {not#55.itm} -pin  "or#73" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/not#55.itm}
load net {if:if:acc.itm(11)} -pin  "or#73" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if:slc#2.itm}
load net {or#73.itm} -pin  "or#73" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#73.itm}
load inst "mux#9" "mux(2,1)" "INTERFACE" -attr xrf 1825 -attr oid 113 -attr @path {/RGB_HSV/RGB_HSV:core/mux#9} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {if:else:slc.svs} -pin  "mux#9" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:else:slc.svs}
load net {if:else:if:acc#1.itm(11)} -pin  "mux#9" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:else:slc.svs:mx0w0}
load net {or#73.itm} -pin  "mux#9" {S(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#73.itm}
load net {mux#9.itm} -pin  "mux#9" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/mux#9.itm}
load inst "reg(if:else:slc.svs)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 1826 -attr oid 114 -attr @path {/RGB_HSV/RGB_HSV:core/reg(if:else:slc.svs)}
load net {mux#9.itm} -pin  "reg(if:else:slc.svs)" {D(0)} -attr @path {/RGB_HSV/RGB_HSV:core/mux#9.itm}
load net {GND} -pin  "reg(if:else:slc.svs)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_1#3}
load net {clk} -pin  "reg(if:else:slc.svs)" {clk} -attr xrf 1827 -attr oid 115 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(if:else:slc.svs)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {if:else:slc.svs} -pin  "reg(if:else:slc.svs)" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:else:slc.svs}
load inst "if:if#1:if#1:not#1" "not(1)" "INTERFACE" -attr xrf 1828 -attr oid 116 -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {if:if#1:if#1:div.2cyc} -pin  "if:if#1:if#1:not#1" {A(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:div.2cyc}
load net {if:if#1:if#1:not#1.itm} -pin  "if:if#1:if#1:not#1" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:not#1.itm}
load inst "mux#10" "mux(2,1)" "INTERFACE" -attr xrf 1829 -attr oid 117 -attr @path {/RGB_HSV/RGB_HSV:core/mux#10} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {if:if#1:if#1:div.2cyc} -pin  "mux#10" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:div.2cyc}
load net {if:if#1:if#1:not#1.itm} -pin  "mux#10" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:not#1.itm}
load net {or#72.cse} -pin  "mux#10" {S(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#72.cse}
load net {mux#10.itm} -pin  "mux#10" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/mux#10.itm}
load inst "reg(if:if#1:if#1:div.2cyc)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 1830 -attr oid 118 -attr @path {/RGB_HSV/RGB_HSV:core/reg(if:if#1:if#1:div.2cyc)}
load net {mux#10.itm} -pin  "reg(if:if#1:if#1:div.2cyc)" {D(0)} -attr @path {/RGB_HSV/RGB_HSV:core/mux#10.itm}
load net {GND} -pin  "reg(if:if#1:if#1:div.2cyc)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_1#1}
load net {clk} -pin  "reg(if:if#1:if#1:div.2cyc)" {clk} -attr xrf 1831 -attr oid 119 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(if:if#1:if#1:div.2cyc)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {if:if#1:if#1:div.2cyc} -pin  "reg(if:if#1:if#1:div.2cyc)" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:if#1:div.2cyc}
load inst "reg(main.stage_0#2)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 1832 -attr oid 120 -attr @path {/RGB_HSV/RGB_HSV:core/reg(main.stage_0#2)}
load net {PWR} -pin  "reg(main.stage_0#2)" {D(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C1_1}
load net {GND} -pin  "reg(main.stage_0#2)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_1#2}
load net {clk} -pin  "reg(main.stage_0#2)" {clk} -attr xrf 1833 -attr oid 121 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(main.stage_0#2)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {main.stage_0#2} -pin  "reg(main.stage_0#2)" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/main.stage_0#2}
load inst "reg(main.stage_0#3)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 1834 -attr oid 122 -attr @path {/RGB_HSV/RGB_HSV:core/reg(main.stage_0#3)}
load net {main.stage_0#2} -pin  "reg(main.stage_0#3)" {D(0)} -attr @path {/RGB_HSV/RGB_HSV:core/main.stage_0#2}
load net {GND} -pin  "reg(main.stage_0#3)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_1#2}
load net {clk} -pin  "reg(main.stage_0#3)" {clk} -attr xrf 1835 -attr oid 123 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(main.stage_0#3)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {main.stage_0#3} -pin  "reg(main.stage_0#3)" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/main.stage_0#3}
load inst "mux#11" "mux(2,10)" "INTERFACE" -attr xrf 1836 -attr oid 124 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11} -attr area 9.195230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2)"
load net {max.lpi.dfm#5.mut#1(0)} -pin  "mux#11" {A0(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(1)} -pin  "mux#11" {A0(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(2)} -pin  "mux#11" {A0(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(3)} -pin  "mux#11" {A0(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(4)} -pin  "mux#11" {A0(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(5)} -pin  "mux#11" {A0(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(6)} -pin  "mux#11" {A0(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(7)} -pin  "mux#11" {A0(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(8)} -pin  "mux#11" {A0(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(9)} -pin  "mux#11" {A0(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {if:if#1:mux1h.tmp(0)} -pin  "mux#11" {A1(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(1)} -pin  "mux#11" {A1(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(2)} -pin  "mux#11" {A1(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(3)} -pin  "mux#11" {A1(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(4)} -pin  "mux#11" {A1(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(5)} -pin  "mux#11" {A1(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(6)} -pin  "mux#11" {A1(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(7)} -pin  "mux#11" {A1(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(8)} -pin  "mux#11" {A1(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(9)} -pin  "mux#11" {A1(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {or#72.cse} -pin  "mux#11" {S(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#72.cse}
load net {mux#11.itm(0)} -pin  "mux#11" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(1)} -pin  "mux#11" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(2)} -pin  "mux#11" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(3)} -pin  "mux#11" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(4)} -pin  "mux#11" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(5)} -pin  "mux#11" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(6)} -pin  "mux#11" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(7)} -pin  "mux#11" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(8)} -pin  "mux#11" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(9)} -pin  "mux#11" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load inst "reg(max.lpi.dfm#5.mut#1)" "reg(10,1,0,0,1)" "INTERFACE" -attr xrf 1837 -attr oid 125 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/reg(max.lpi.dfm#5.mut#1)}
load net {mux#11.itm(0)} -pin  "reg(max.lpi.dfm#5.mut#1)" {D(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(1)} -pin  "reg(max.lpi.dfm#5.mut#1)" {D(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(2)} -pin  "reg(max.lpi.dfm#5.mut#1)" {D(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(3)} -pin  "reg(max.lpi.dfm#5.mut#1)" {D(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(4)} -pin  "reg(max.lpi.dfm#5.mut#1)" {D(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(5)} -pin  "reg(max.lpi.dfm#5.mut#1)" {D(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(6)} -pin  "reg(max.lpi.dfm#5.mut#1)" {D(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(7)} -pin  "reg(max.lpi.dfm#5.mut#1)" {D(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(8)} -pin  "reg(max.lpi.dfm#5.mut#1)" {D(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {mux#11.itm(9)} -pin  "reg(max.lpi.dfm#5.mut#1)" {D(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#11.itm}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut#1)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut#1)" {DRs(1)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut#1)" {DRs(2)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut#1)" {DRs(3)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut#1)" {DRs(4)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut#1)" {DRs(5)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut#1)" {DRs(6)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut#1)" {DRs(7)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut#1)" {DRs(8)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut#1)" {DRs(9)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {clk} -pin  "reg(max.lpi.dfm#5.mut#1)" {clk} -attr xrf 1838 -attr oid 126 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(max.lpi.dfm#5.mut#1)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {max.lpi.dfm#5.mut#1(0)} -pin  "reg(max.lpi.dfm#5.mut#1)" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(1)} -pin  "reg(max.lpi.dfm#5.mut#1)" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(2)} -pin  "reg(max.lpi.dfm#5.mut#1)" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(3)} -pin  "reg(max.lpi.dfm#5.mut#1)" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(4)} -pin  "reg(max.lpi.dfm#5.mut#1)" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(5)} -pin  "reg(max.lpi.dfm#5.mut#1)" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(6)} -pin  "reg(max.lpi.dfm#5.mut#1)" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(7)} -pin  "reg(max.lpi.dfm#5.mut#1)" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(8)} -pin  "reg(max.lpi.dfm#5.mut#1)" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load net {max.lpi.dfm#5.mut#1(9)} -pin  "reg(max.lpi.dfm#5.mut#1)" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut#1}
load inst "mux#12" "mux(2,10)" "INTERFACE" -attr xrf 1839 -attr oid 127 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12} -attr area 9.195230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2)"
load net {if:if#1:slc#1.tmp.mut#1(0)} -pin  "mux#12" {A0(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(1)} -pin  "mux#12" {A0(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(2)} -pin  "mux#12" {A0(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(3)} -pin  "mux#12" {A0(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(4)} -pin  "mux#12" {A0(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(5)} -pin  "mux#12" {A0(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(6)} -pin  "mux#12" {A0(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(7)} -pin  "mux#12" {A0(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(8)} -pin  "mux#12" {A0(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(9)} -pin  "mux#12" {A0(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:acc.itm(1)} -pin  "mux#12" {A1(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(2)} -pin  "mux#12" {A1(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(3)} -pin  "mux#12" {A1(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(4)} -pin  "mux#12" {A1(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(5)} -pin  "mux#12" {A1(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(6)} -pin  "mux#12" {A1(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(7)} -pin  "mux#12" {A1(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(8)} -pin  "mux#12" {A1(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(9)} -pin  "mux#12" {A1(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(10)} -pin  "mux#12" {A1(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {or#72.cse} -pin  "mux#12" {S(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#72.cse}
load net {mux#12.itm(0)} -pin  "mux#12" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(1)} -pin  "mux#12" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(2)} -pin  "mux#12" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(3)} -pin  "mux#12" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(4)} -pin  "mux#12" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(5)} -pin  "mux#12" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(6)} -pin  "mux#12" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(7)} -pin  "mux#12" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(8)} -pin  "mux#12" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(9)} -pin  "mux#12" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load inst "reg(if:if#1:slc#1.tmp.mut#1)" "reg(10,1,0,0,1)" "INTERFACE" -attr xrf 1840 -attr oid 128 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/reg(if:if#1:slc#1.tmp.mut#1)}
load net {mux#12.itm(0)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {D(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(1)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {D(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(2)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {D(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(3)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {D(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(4)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {D(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(5)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {D(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(6)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {D(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(7)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {D(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(8)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {D(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {mux#12.itm(9)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {D(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#12.itm}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {DRs(1)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {DRs(2)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {DRs(3)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {DRs(4)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {DRs(5)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {DRs(6)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {DRs(7)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {DRs(8)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {DRs(9)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {clk} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {clk} -attr xrf 1841 -attr oid 129 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {if:if#1:slc#1.tmp.mut#1(0)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(1)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(2)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(3)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(4)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(5)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(6)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(7)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(8)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load net {if:if#1:slc#1.tmp.mut#1(9)} -pin  "reg(if:if#1:slc#1.tmp.mut#1)" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut#1}
load inst "mux#13" "mux(2,10)" "INTERFACE" -attr xrf 1842 -attr oid 130 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13} -attr area 9.195230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2)"
load net {max.lpi.dfm#5.mut(0)} -pin  "mux#13" {A0(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(1)} -pin  "mux#13" {A0(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(2)} -pin  "mux#13" {A0(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(3)} -pin  "mux#13" {A0(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(4)} -pin  "mux#13" {A0(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(5)} -pin  "mux#13" {A0(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(6)} -pin  "mux#13" {A0(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(7)} -pin  "mux#13" {A0(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(8)} -pin  "mux#13" {A0(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(9)} -pin  "mux#13" {A0(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {if:if#1:mux1h.tmp(0)} -pin  "mux#13" {A1(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(1)} -pin  "mux#13" {A1(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(2)} -pin  "mux#13" {A1(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(3)} -pin  "mux#13" {A1(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(4)} -pin  "mux#13" {A1(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(5)} -pin  "mux#13" {A1(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(6)} -pin  "mux#13" {A1(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(7)} -pin  "mux#13" {A1(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(8)} -pin  "mux#13" {A1(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(9)} -pin  "mux#13" {A1(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {or#72.cse} -pin  "mux#13" {S(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#72.cse}
load net {mux#13.itm(0)} -pin  "mux#13" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(1)} -pin  "mux#13" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(2)} -pin  "mux#13" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(3)} -pin  "mux#13" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(4)} -pin  "mux#13" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(5)} -pin  "mux#13" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(6)} -pin  "mux#13" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(7)} -pin  "mux#13" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(8)} -pin  "mux#13" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(9)} -pin  "mux#13" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load inst "reg(max.lpi.dfm#5.mut)" "reg(10,1,0,0,1)" "INTERFACE" -attr xrf 1843 -attr oid 131 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/reg(max.lpi.dfm#5.mut)}
load net {mux#13.itm(0)} -pin  "reg(max.lpi.dfm#5.mut)" {D(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(1)} -pin  "reg(max.lpi.dfm#5.mut)" {D(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(2)} -pin  "reg(max.lpi.dfm#5.mut)" {D(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(3)} -pin  "reg(max.lpi.dfm#5.mut)" {D(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(4)} -pin  "reg(max.lpi.dfm#5.mut)" {D(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(5)} -pin  "reg(max.lpi.dfm#5.mut)" {D(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(6)} -pin  "reg(max.lpi.dfm#5.mut)" {D(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(7)} -pin  "reg(max.lpi.dfm#5.mut)" {D(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(8)} -pin  "reg(max.lpi.dfm#5.mut)" {D(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {mux#13.itm(9)} -pin  "reg(max.lpi.dfm#5.mut)" {D(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#13.itm}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut)" {DRs(1)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut)" {DRs(2)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut)" {DRs(3)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut)" {DRs(4)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut)" {DRs(5)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut)" {DRs(6)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut)" {DRs(7)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut)" {DRs(8)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(max.lpi.dfm#5.mut)" {DRs(9)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {clk} -pin  "reg(max.lpi.dfm#5.mut)" {clk} -attr xrf 1844 -attr oid 132 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(max.lpi.dfm#5.mut)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {max.lpi.dfm#5.mut(0)} -pin  "reg(max.lpi.dfm#5.mut)" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(1)} -pin  "reg(max.lpi.dfm#5.mut)" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(2)} -pin  "reg(max.lpi.dfm#5.mut)" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(3)} -pin  "reg(max.lpi.dfm#5.mut)" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(4)} -pin  "reg(max.lpi.dfm#5.mut)" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(5)} -pin  "reg(max.lpi.dfm#5.mut)" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(6)} -pin  "reg(max.lpi.dfm#5.mut)" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(7)} -pin  "reg(max.lpi.dfm#5.mut)" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(8)} -pin  "reg(max.lpi.dfm#5.mut)" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load net {max.lpi.dfm#5.mut(9)} -pin  "reg(max.lpi.dfm#5.mut)" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/max.lpi.dfm#5.mut}
load inst "mux#14" "mux(2,10)" "INTERFACE" -attr xrf 1845 -attr oid 133 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14} -attr area 9.195230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2)"
load net {if:if#1:slc#1.tmp.mut(0)} -pin  "mux#14" {A0(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(1)} -pin  "mux#14" {A0(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(2)} -pin  "mux#14" {A0(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(3)} -pin  "mux#14" {A0(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(4)} -pin  "mux#14" {A0(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(5)} -pin  "mux#14" {A0(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(6)} -pin  "mux#14" {A0(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(7)} -pin  "mux#14" {A0(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(8)} -pin  "mux#14" {A0(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(9)} -pin  "mux#14" {A0(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:acc.itm(1)} -pin  "mux#14" {A1(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(2)} -pin  "mux#14" {A1(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(3)} -pin  "mux#14" {A1(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(4)} -pin  "mux#14" {A1(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(5)} -pin  "mux#14" {A1(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(6)} -pin  "mux#14" {A1(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(7)} -pin  "mux#14" {A1(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(8)} -pin  "mux#14" {A1(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(9)} -pin  "mux#14" {A1(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {if:if#1:acc.itm(10)} -pin  "mux#14" {A1(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp}
load net {or#72.cse} -pin  "mux#14" {S(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#72.cse}
load net {mux#14.itm(0)} -pin  "mux#14" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(1)} -pin  "mux#14" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(2)} -pin  "mux#14" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(3)} -pin  "mux#14" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(4)} -pin  "mux#14" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(5)} -pin  "mux#14" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(6)} -pin  "mux#14" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(7)} -pin  "mux#14" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(8)} -pin  "mux#14" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(9)} -pin  "mux#14" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load inst "reg(if:if#1:slc#1.tmp.mut)" "reg(10,1,0,0,1)" "INTERFACE" -attr xrf 1846 -attr oid 134 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/reg(if:if#1:slc#1.tmp.mut)}
load net {mux#14.itm(0)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {D(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(1)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {D(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(2)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {D(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(3)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {D(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(4)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {D(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(5)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {D(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(6)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {D(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(7)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {D(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(8)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {D(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {mux#14.itm(9)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {D(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/mux#14.itm}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut)" {DRs(1)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut)" {DRs(2)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut)" {DRs(3)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut)" {DRs(4)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut)" {DRs(5)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut)" {DRs(6)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut)" {DRs(7)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut)" {DRs(8)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {GND} -pin  "reg(if:if#1:slc#1.tmp.mut)" {DRs(9)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_10#1}
load net {clk} -pin  "reg(if:if#1:slc#1.tmp.mut)" {clk} -attr xrf 1847 -attr oid 135 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(if:if#1:slc#1.tmp.mut)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {if:if#1:slc#1.tmp.mut(0)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(1)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(2)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(3)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(4)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(5)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(6)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(7)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(8)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load net {if:if#1:slc#1.tmp.mut(9)} -pin  "reg(if:if#1:slc#1.tmp.mut)" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#1.tmp.mut}
load inst "if:if#1:or" "or(10,1)" "INTERFACE" -attr xrf 1848 -attr oid 136 -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:or} -attr area 3.327984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,10)"
load net {if:if#1:mux1h.tmp(9)} -pin  "if:if#1:or" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5).itm}
load net {if:if#1:mux1h.tmp(8)} -pin  "if:if#1:or" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5)#1.itm}
load net {if:if#1:mux1h.tmp(7)} -pin  "if:if#1:or" {A2(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5)#2.itm}
load net {if:if#1:mux1h.tmp(6)} -pin  "if:if#1:or" {A3(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5)#3.itm}
load net {if:if#1:mux1h.tmp(5)} -pin  "if:if#1:or" {A4(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5)#4.itm}
load net {if:if#1:mux1h.tmp(4)} -pin  "if:if#1:or" {A5(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5)#5.itm}
load net {if:if#1:mux1h.tmp(3)} -pin  "if:if#1:or" {A6(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5)#6.itm}
load net {if:if#1:mux1h.tmp(2)} -pin  "if:if#1:or" {A7(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5)#7.itm}
load net {if:if#1:mux1h.tmp(1)} -pin  "if:if#1:or" {A8(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5)#8.itm}
load net {if:if#1:mux1h.tmp(0)} -pin  "if:if#1:or" {A9(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5)#9.itm}
load net {if:if#1:or.itm} -pin  "if:if#1:or" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:or.itm}
load inst "reg(if:if#1:or#1.itm#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 1849 -attr oid 137 -attr @path {/RGB_HSV/RGB_HSV:core/reg(if:if#1:or#1.itm#1)}
load net {if:if#1:or.itm} -pin  "reg(if:if#1:or#1.itm#1)" {D(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:or.itm}
load net {GND} -pin  "reg(if:if#1:or#1.itm#1)" {DRs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/C0_1#3}
load net {clk} -pin  "reg(if:if#1:or#1.itm#1)" {clk} -attr xrf 1850 -attr oid 138 -attr @path {/RGB_HSV/RGB_HSV:core/clk}
load net {rst} -pin  "reg(if:if#1:or#1.itm#1)" {Rs(0)} -attr @path {/RGB_HSV/RGB_HSV:core/rst}
load net {if:if#1:or#1.itm#1} -pin  "reg(if:if#1:or#1.itm#1)" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:or#1.itm#1}
load inst "if:else:else:not#3" "not(10)" "INTERFACE" -attr xrf 1851 -attr oid 139 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {G_IN:rsc:mgc_in_wire.d(0)} -pin  "if:else:else:not#3" {A(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(1)} -pin  "if:else:else:not#3" {A(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(2)} -pin  "if:else:else:not#3" {A(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(3)} -pin  "if:else:else:not#3" {A(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(4)} -pin  "if:else:else:not#3" {A(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(5)} -pin  "if:else:else:not#3" {A(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(6)} -pin  "if:else:else:not#3" {A(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(7)} -pin  "if:else:else:not#3" {A(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(8)} -pin  "if:else:else:not#3" {A(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(9)} -pin  "if:else:else:not#3" {A(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {if:else:else:not#3.itm(0)} -pin  "if:else:else:not#3" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#3.itm}
load net {if:else:else:not#3.itm(1)} -pin  "if:else:else:not#3" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#3.itm}
load net {if:else:else:not#3.itm(2)} -pin  "if:else:else:not#3" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#3.itm}
load net {if:else:else:not#3.itm(3)} -pin  "if:else:else:not#3" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#3.itm}
load net {if:else:else:not#3.itm(4)} -pin  "if:else:else:not#3" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#3.itm}
load net {if:else:else:not#3.itm(5)} -pin  "if:else:else:not#3" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#3.itm}
load net {if:else:else:not#3.itm(6)} -pin  "if:else:else:not#3" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#3.itm}
load net {if:else:else:not#3.itm(7)} -pin  "if:else:else:not#3" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#3.itm}
load net {if:else:else:not#3.itm(8)} -pin  "if:else:else:not#3" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#3.itm}
load net {if:else:else:not#3.itm(9)} -pin  "if:else:else:not#3" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#3.itm}
load inst "if:if#1:acc#2" "add(12,-1,11,0,12)" "INTERFACE" -attr xrf 1852 -attr oid 140 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc#2} -attr area 13.227600 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12)"
load net {PWR} -pin  "if:if#1:acc#2" {A(0)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#14.itm}
load net {R_IN:rsc:mgc_in_wire.d(0)} -pin  "if:if#1:acc#2" {A(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#14.itm}
load net {R_IN:rsc:mgc_in_wire.d(1)} -pin  "if:if#1:acc#2" {A(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#14.itm}
load net {R_IN:rsc:mgc_in_wire.d(2)} -pin  "if:if#1:acc#2" {A(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#14.itm}
load net {R_IN:rsc:mgc_in_wire.d(3)} -pin  "if:if#1:acc#2" {A(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#14.itm}
load net {R_IN:rsc:mgc_in_wire.d(4)} -pin  "if:if#1:acc#2" {A(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#14.itm}
load net {R_IN:rsc:mgc_in_wire.d(5)} -pin  "if:if#1:acc#2" {A(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#14.itm}
load net {R_IN:rsc:mgc_in_wire.d(6)} -pin  "if:if#1:acc#2" {A(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#14.itm}
load net {R_IN:rsc:mgc_in_wire.d(7)} -pin  "if:if#1:acc#2" {A(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#14.itm}
load net {R_IN:rsc:mgc_in_wire.d(8)} -pin  "if:if#1:acc#2" {A(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#14.itm}
load net {R_IN:rsc:mgc_in_wire.d(9)} -pin  "if:if#1:acc#2" {A(10)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#14.itm}
load net {PWR} -pin  "if:if#1:acc#2" {A(11)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#14.itm}
load net {PWR} -pin  "if:if#1:acc#2" {B(0)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#15.itm}
load net {if:else:else:not#3.itm(0)} -pin  "if:if#1:acc#2" {B(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#15.itm}
load net {if:else:else:not#3.itm(1)} -pin  "if:if#1:acc#2" {B(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#15.itm}
load net {if:else:else:not#3.itm(2)} -pin  "if:if#1:acc#2" {B(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#15.itm}
load net {if:else:else:not#3.itm(3)} -pin  "if:if#1:acc#2" {B(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#15.itm}
load net {if:else:else:not#3.itm(4)} -pin  "if:if#1:acc#2" {B(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#15.itm}
load net {if:else:else:not#3.itm(5)} -pin  "if:if#1:acc#2" {B(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#15.itm}
load net {if:else:else:not#3.itm(6)} -pin  "if:if#1:acc#2" {B(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#15.itm}
load net {if:else:else:not#3.itm(7)} -pin  "if:if#1:acc#2" {B(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#15.itm}
load net {if:else:else:not#3.itm(8)} -pin  "if:if#1:acc#2" {B(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#15.itm}
load net {if:else:else:not#3.itm(9)} -pin  "if:if#1:acc#2" {B(10)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#15.itm}
load net {if:if#1:acc#2.itm(0)} -pin  "if:if#1:acc#2" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc#2.itm}
load net {if:if#1:acc#2.itm(1)} -pin  "if:if#1:acc#2" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc#2.itm}
load net {if:if#1:acc#2.itm(2)} -pin  "if:if#1:acc#2" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc#2.itm}
load net {if:if#1:acc#2.itm(3)} -pin  "if:if#1:acc#2" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc#2.itm}
load net {if:if#1:acc#2.itm(4)} -pin  "if:if#1:acc#2" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc#2.itm}
load net {if:if#1:acc#2.itm(5)} -pin  "if:if#1:acc#2" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc#2.itm}
load net {if:if#1:acc#2.itm(6)} -pin  "if:if#1:acc#2" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc#2.itm}
load net {if:if#1:acc#2.itm(7)} -pin  "if:if#1:acc#2" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc#2.itm}
load net {if:if#1:acc#2.itm(8)} -pin  "if:if#1:acc#2" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc#2.itm}
load net {if:if#1:acc#2.itm(9)} -pin  "if:if#1:acc#2" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc#2.itm}
load net {if:if#1:acc#2.itm(10)} -pin  "if:if#1:acc#2" {Z(10)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc#2.itm}
load net {if:if#1:acc#2.itm(11)} -pin  "if:if#1:acc#2" {Z(11)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc#2.itm}
load inst "if:not#2" "not(10)" "INTERFACE" -attr xrf 1853 -attr oid 141 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {R_IN:rsc:mgc_in_wire.d(0)} -pin  "if:not#2" {A(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(1)} -pin  "if:not#2" {A(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(2)} -pin  "if:not#2" {A(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(3)} -pin  "if:not#2" {A(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(4)} -pin  "if:not#2" {A(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(5)} -pin  "if:not#2" {A(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(6)} -pin  "if:not#2" {A(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(7)} -pin  "if:not#2" {A(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(8)} -pin  "if:not#2" {A(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(9)} -pin  "if:not#2" {A(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {if:not#2.itm(0)} -pin  "if:not#2" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#2.itm}
load net {if:not#2.itm(1)} -pin  "if:not#2" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#2.itm}
load net {if:not#2.itm(2)} -pin  "if:not#2" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#2.itm}
load net {if:not#2.itm(3)} -pin  "if:not#2" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#2.itm}
load net {if:not#2.itm(4)} -pin  "if:not#2" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#2.itm}
load net {if:not#2.itm(5)} -pin  "if:not#2" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#2.itm}
load net {if:not#2.itm(6)} -pin  "if:not#2" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#2.itm}
load net {if:not#2.itm(7)} -pin  "if:not#2" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#2.itm}
load net {if:not#2.itm(8)} -pin  "if:not#2" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#2.itm}
load net {if:not#2.itm(9)} -pin  "if:not#2" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#2.itm}
load inst "if:acc" "add(12,-1,11,0,12)" "INTERFACE" -attr xrf 1854 -attr oid 142 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:acc} -attr area 13.227600 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12)"
load net {PWR} -pin  "if:acc" {A(0)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#16.itm}
load net {G_IN:rsc:mgc_in_wire.d(0)} -pin  "if:acc" {A(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#16.itm}
load net {G_IN:rsc:mgc_in_wire.d(1)} -pin  "if:acc" {A(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#16.itm}
load net {G_IN:rsc:mgc_in_wire.d(2)} -pin  "if:acc" {A(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#16.itm}
load net {G_IN:rsc:mgc_in_wire.d(3)} -pin  "if:acc" {A(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#16.itm}
load net {G_IN:rsc:mgc_in_wire.d(4)} -pin  "if:acc" {A(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#16.itm}
load net {G_IN:rsc:mgc_in_wire.d(5)} -pin  "if:acc" {A(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#16.itm}
load net {G_IN:rsc:mgc_in_wire.d(6)} -pin  "if:acc" {A(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#16.itm}
load net {G_IN:rsc:mgc_in_wire.d(7)} -pin  "if:acc" {A(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#16.itm}
load net {G_IN:rsc:mgc_in_wire.d(8)} -pin  "if:acc" {A(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#16.itm}
load net {G_IN:rsc:mgc_in_wire.d(9)} -pin  "if:acc" {A(10)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#16.itm}
load net {PWR} -pin  "if:acc" {A(11)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#16.itm}
load net {PWR} -pin  "if:acc" {B(0)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#17.itm}
load net {if:not#2.itm(0)} -pin  "if:acc" {B(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#17.itm}
load net {if:not#2.itm(1)} -pin  "if:acc" {B(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#17.itm}
load net {if:not#2.itm(2)} -pin  "if:acc" {B(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#17.itm}
load net {if:not#2.itm(3)} -pin  "if:acc" {B(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#17.itm}
load net {if:not#2.itm(4)} -pin  "if:acc" {B(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#17.itm}
load net {if:not#2.itm(5)} -pin  "if:acc" {B(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#17.itm}
load net {if:not#2.itm(6)} -pin  "if:acc" {B(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#17.itm}
load net {if:not#2.itm(7)} -pin  "if:acc" {B(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#17.itm}
load net {if:not#2.itm(8)} -pin  "if:acc" {B(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#17.itm}
load net {if:not#2.itm(9)} -pin  "if:acc" {B(10)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#17.itm}
load net {if:acc.itm(0)} -pin  "if:acc" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:acc.itm}
load net {if:acc.itm(1)} -pin  "if:acc" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:acc.itm}
load net {if:acc.itm(2)} -pin  "if:acc" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:acc.itm}
load net {if:acc.itm(3)} -pin  "if:acc" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:acc.itm}
load net {if:acc.itm(4)} -pin  "if:acc" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:acc.itm}
load net {if:acc.itm(5)} -pin  "if:acc" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:acc.itm}
load net {if:acc.itm(6)} -pin  "if:acc" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:acc.itm}
load net {if:acc.itm(7)} -pin  "if:acc" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:acc.itm}
load net {if:acc.itm(8)} -pin  "if:acc" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:acc.itm}
load net {if:acc.itm(9)} -pin  "if:acc" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:acc.itm}
load net {if:acc.itm(10)} -pin  "if:acc" {Z(10)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:acc.itm}
load net {if:acc.itm(11)} -pin  "if:acc" {Z(11)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:acc.itm}
load inst "if:else:not#1" "not(10)" "INTERFACE" -attr xrf 1855 -attr oid 143 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {B_IN:rsc:mgc_in_wire.d(0)} -pin  "if:else:not#1" {A(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(1)} -pin  "if:else:not#1" {A(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(2)} -pin  "if:else:not#1" {A(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(3)} -pin  "if:else:not#1" {A(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(4)} -pin  "if:else:not#1" {A(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(5)} -pin  "if:else:not#1" {A(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(6)} -pin  "if:else:not#1" {A(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(7)} -pin  "if:else:not#1" {A(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(8)} -pin  "if:else:not#1" {A(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(9)} -pin  "if:else:not#1" {A(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {if:else:not#1.itm(0)} -pin  "if:else:not#1" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#1.itm}
load net {if:else:not#1.itm(1)} -pin  "if:else:not#1" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#1.itm}
load net {if:else:not#1.itm(2)} -pin  "if:else:not#1" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#1.itm}
load net {if:else:not#1.itm(3)} -pin  "if:else:not#1" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#1.itm}
load net {if:else:not#1.itm(4)} -pin  "if:else:not#1" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#1.itm}
load net {if:else:not#1.itm(5)} -pin  "if:else:not#1" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#1.itm}
load net {if:else:not#1.itm(6)} -pin  "if:else:not#1" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#1.itm}
load net {if:else:not#1.itm(7)} -pin  "if:else:not#1" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#1.itm}
load net {if:else:not#1.itm(8)} -pin  "if:else:not#1" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#1.itm}
load net {if:else:not#1.itm(9)} -pin  "if:else:not#1" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#1.itm}
load inst "if:else:if:acc#1" "add(12,-1,11,0,12)" "INTERFACE" -attr xrf 1856 -attr oid 144 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:if:acc#1} -attr area 13.227600 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12)"
load net {PWR} -pin  "if:else:if:acc#1" {A(0)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#18.itm}
load net {R_IN:rsc:mgc_in_wire.d(0)} -pin  "if:else:if:acc#1" {A(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#18.itm}
load net {R_IN:rsc:mgc_in_wire.d(1)} -pin  "if:else:if:acc#1" {A(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#18.itm}
load net {R_IN:rsc:mgc_in_wire.d(2)} -pin  "if:else:if:acc#1" {A(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#18.itm}
load net {R_IN:rsc:mgc_in_wire.d(3)} -pin  "if:else:if:acc#1" {A(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#18.itm}
load net {R_IN:rsc:mgc_in_wire.d(4)} -pin  "if:else:if:acc#1" {A(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#18.itm}
load net {R_IN:rsc:mgc_in_wire.d(5)} -pin  "if:else:if:acc#1" {A(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#18.itm}
load net {R_IN:rsc:mgc_in_wire.d(6)} -pin  "if:else:if:acc#1" {A(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#18.itm}
load net {R_IN:rsc:mgc_in_wire.d(7)} -pin  "if:else:if:acc#1" {A(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#18.itm}
load net {R_IN:rsc:mgc_in_wire.d(8)} -pin  "if:else:if:acc#1" {A(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#18.itm}
load net {R_IN:rsc:mgc_in_wire.d(9)} -pin  "if:else:if:acc#1" {A(10)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#18.itm}
load net {PWR} -pin  "if:else:if:acc#1" {A(11)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#18.itm}
load net {PWR} -pin  "if:else:if:acc#1" {B(0)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#19.itm}
load net {if:else:not#1.itm(0)} -pin  "if:else:if:acc#1" {B(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#19.itm}
load net {if:else:not#1.itm(1)} -pin  "if:else:if:acc#1" {B(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#19.itm}
load net {if:else:not#1.itm(2)} -pin  "if:else:if:acc#1" {B(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#19.itm}
load net {if:else:not#1.itm(3)} -pin  "if:else:if:acc#1" {B(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#19.itm}
load net {if:else:not#1.itm(4)} -pin  "if:else:if:acc#1" {B(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#19.itm}
load net {if:else:not#1.itm(5)} -pin  "if:else:if:acc#1" {B(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#19.itm}
load net {if:else:not#1.itm(6)} -pin  "if:else:if:acc#1" {B(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#19.itm}
load net {if:else:not#1.itm(7)} -pin  "if:else:if:acc#1" {B(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#19.itm}
load net {if:else:not#1.itm(8)} -pin  "if:else:if:acc#1" {B(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#19.itm}
load net {if:else:not#1.itm(9)} -pin  "if:else:if:acc#1" {B(10)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#19.itm}
load net {if:else:if:acc#1.itm(0)} -pin  "if:else:if:acc#1" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:if:acc#1.itm}
load net {if:else:if:acc#1.itm(1)} -pin  "if:else:if:acc#1" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:if:acc#1.itm}
load net {if:else:if:acc#1.itm(2)} -pin  "if:else:if:acc#1" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:if:acc#1.itm}
load net {if:else:if:acc#1.itm(3)} -pin  "if:else:if:acc#1" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:if:acc#1.itm}
load net {if:else:if:acc#1.itm(4)} -pin  "if:else:if:acc#1" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:if:acc#1.itm}
load net {if:else:if:acc#1.itm(5)} -pin  "if:else:if:acc#1" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:if:acc#1.itm}
load net {if:else:if:acc#1.itm(6)} -pin  "if:else:if:acc#1" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:if:acc#1.itm}
load net {if:else:if:acc#1.itm(7)} -pin  "if:else:if:acc#1" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:if:acc#1.itm}
load net {if:else:if:acc#1.itm(8)} -pin  "if:else:if:acc#1" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:if:acc#1.itm}
load net {if:else:if:acc#1.itm(9)} -pin  "if:else:if:acc#1" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:if:acc#1.itm}
load net {if:else:if:acc#1.itm(10)} -pin  "if:else:if:acc#1" {Z(10)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:if:acc#1.itm}
load net {if:else:if:acc#1.itm(11)} -pin  "if:else:if:acc#1" {Z(11)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:if:acc#1.itm}
load inst "if:not#4" "not(10)" "INTERFACE" -attr xrf 1857 -attr oid 145 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#4} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {R_IN:rsc:mgc_in_wire.d(0)} -pin  "if:not#4" {A(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(1)} -pin  "if:not#4" {A(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(2)} -pin  "if:not#4" {A(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(3)} -pin  "if:not#4" {A(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(4)} -pin  "if:not#4" {A(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(5)} -pin  "if:not#4" {A(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(6)} -pin  "if:not#4" {A(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(7)} -pin  "if:not#4" {A(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(8)} -pin  "if:not#4" {A(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(9)} -pin  "if:not#4" {A(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {if:not#4.itm(0)} -pin  "if:not#4" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#4.itm}
load net {if:not#4.itm(1)} -pin  "if:not#4" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#4.itm}
load net {if:not#4.itm(2)} -pin  "if:not#4" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#4.itm}
load net {if:not#4.itm(3)} -pin  "if:not#4" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#4.itm}
load net {if:not#4.itm(4)} -pin  "if:not#4" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#4.itm}
load net {if:not#4.itm(5)} -pin  "if:not#4" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#4.itm}
load net {if:not#4.itm(6)} -pin  "if:not#4" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#4.itm}
load net {if:not#4.itm(7)} -pin  "if:not#4" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#4.itm}
load net {if:not#4.itm(8)} -pin  "if:not#4" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#4.itm}
load net {if:not#4.itm(9)} -pin  "if:not#4" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:not#4.itm}
load inst "if:if:acc" "add(12,-1,11,0,12)" "INTERFACE" -attr xrf 1858 -attr oid 146 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if:acc} -attr area 13.227600 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12)"
load net {PWR} -pin  "if:if:acc" {A(0)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#20.itm}
load net {B_IN:rsc:mgc_in_wire.d(0)} -pin  "if:if:acc" {A(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#20.itm}
load net {B_IN:rsc:mgc_in_wire.d(1)} -pin  "if:if:acc" {A(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#20.itm}
load net {B_IN:rsc:mgc_in_wire.d(2)} -pin  "if:if:acc" {A(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#20.itm}
load net {B_IN:rsc:mgc_in_wire.d(3)} -pin  "if:if:acc" {A(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#20.itm}
load net {B_IN:rsc:mgc_in_wire.d(4)} -pin  "if:if:acc" {A(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#20.itm}
load net {B_IN:rsc:mgc_in_wire.d(5)} -pin  "if:if:acc" {A(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#20.itm}
load net {B_IN:rsc:mgc_in_wire.d(6)} -pin  "if:if:acc" {A(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#20.itm}
load net {B_IN:rsc:mgc_in_wire.d(7)} -pin  "if:if:acc" {A(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#20.itm}
load net {B_IN:rsc:mgc_in_wire.d(8)} -pin  "if:if:acc" {A(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#20.itm}
load net {B_IN:rsc:mgc_in_wire.d(9)} -pin  "if:if:acc" {A(10)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#20.itm}
load net {PWR} -pin  "if:if:acc" {A(11)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#20.itm}
load net {PWR} -pin  "if:if:acc" {B(0)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#21.itm}
load net {if:not#4.itm(0)} -pin  "if:if:acc" {B(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#21.itm}
load net {if:not#4.itm(1)} -pin  "if:if:acc" {B(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#21.itm}
load net {if:not#4.itm(2)} -pin  "if:if:acc" {B(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#21.itm}
load net {if:not#4.itm(3)} -pin  "if:if:acc" {B(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#21.itm}
load net {if:not#4.itm(4)} -pin  "if:if:acc" {B(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#21.itm}
load net {if:not#4.itm(5)} -pin  "if:if:acc" {B(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#21.itm}
load net {if:not#4.itm(6)} -pin  "if:if:acc" {B(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#21.itm}
load net {if:not#4.itm(7)} -pin  "if:if:acc" {B(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#21.itm}
load net {if:not#4.itm(8)} -pin  "if:if:acc" {B(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#21.itm}
load net {if:not#4.itm(9)} -pin  "if:if:acc" {B(10)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#21.itm}
load net {if:if:acc.itm(0)} -pin  "if:if:acc" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if:acc.itm}
load net {if:if:acc.itm(1)} -pin  "if:if:acc" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if:acc.itm}
load net {if:if:acc.itm(2)} -pin  "if:if:acc" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if:acc.itm}
load net {if:if:acc.itm(3)} -pin  "if:if:acc" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if:acc.itm}
load net {if:if:acc.itm(4)} -pin  "if:if:acc" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if:acc.itm}
load net {if:if:acc.itm(5)} -pin  "if:if:acc" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if:acc.itm}
load net {if:if:acc.itm(6)} -pin  "if:if:acc" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if:acc.itm}
load net {if:if:acc.itm(7)} -pin  "if:if:acc" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if:acc.itm}
load net {if:if:acc.itm(8)} -pin  "if:if:acc" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if:acc.itm}
load net {if:if:acc.itm(9)} -pin  "if:if:acc" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if:acc.itm}
load net {if:if:acc.itm(10)} -pin  "if:if:acc" {Z(10)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if:acc.itm}
load net {if:if:acc.itm(11)} -pin  "if:if:acc" {Z(11)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if:acc.itm}
load inst "if:if#1:not#4" "not(1)" "INTERFACE" -attr xrf 1859 -attr oid 147 -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:not#4} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {if:else:and.tmp} -pin  "if:if#1:not#4" {A(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:else:and.tmp}
load net {if:if#1:not#4.itm} -pin  "if:if#1:not#4" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:not#4.itm}
load inst "if:if#1:and" "and(2,1)" "INTERFACE" -attr xrf 1860 -attr oid 148 -attr vt c -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {if:if#1:not#4.itm} -pin  "if:if#1:and" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:not#4.itm}
load net {if:if#1:nor#1.m1c} -pin  "if:if#1:and" {A1(0)} -attr vt c -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:nor#1.m1c}
load net {if:if#1:and.itm} -pin  "if:if#1:and" {Z(0)} -attr vt c -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and.itm}
load inst "if:if#1:or#2" "or(2,1)" "INTERFACE" -attr xrf 1861 -attr oid 149 -attr vt c -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:or#2} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {if:if#1:and.itm} -pin  "if:if#1:or#2" {A0(0)} -attr vt c -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and.itm}
load net {if:if#1:nor.tmp} -pin  "if:if#1:or#2" {A1(0)} -attr vt c -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:nor.tmp}
load net {if:if#1:or#2.itm} -pin  "if:if#1:or#2" {Z(0)} -attr vt c -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:or#2.itm}
load inst "if:if#1:and#5" "and(2,1)" "INTERFACE" -attr xrf 1862 -attr oid 150 -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#5} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {if:else:and.tmp} -pin  "if:if#1:and#5" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:else:and.tmp}
load net {if:if#1:nor#1.m1c} -pin  "if:if#1:and#5" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:nor#1.m1c}
load net {if:if#1:and#5.itm} -pin  "if:if#1:and#5" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#5.itm}
load inst "not#19" "not(1)" "INTERFACE" -attr xrf 1863 -attr oid 151 -attr @path {/RGB_HSV/RGB_HSV:core/not#19} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {if:if#1:nor.tmp} -pin  "not#19" {A(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:nor.tmp}
load net {not#19.itm} -pin  "not#19" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/not#19.itm}
load inst "if:if#1:and#2" "and(2,1)" "INTERFACE" -attr xrf 1864 -attr oid 152 -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#2} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {if:if:acc.itm(11)} -pin  "if:if#1:and#2" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if:slc#3.itm}
load net {not#19.itm} -pin  "if:if#1:and#2" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/not#19.itm}
load net {if:if#1:and#2.itm} -pin  "if:if#1:and#2" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#2.itm}
load inst "if:if#1:mux1h" "mux1h(3,10)" "INTERFACE" -attr xrf 1865 -attr oid 153 -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h} -attr area 21.896240 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(10,3)"
load net {B_IN:rsc:mgc_in_wire.d(0)} -pin  "if:if#1:mux1h" {A0(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(1)} -pin  "if:if#1:mux1h" {A0(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(2)} -pin  "if:if#1:mux1h" {A0(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(3)} -pin  "if:if#1:mux1h" {A0(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(4)} -pin  "if:if#1:mux1h" {A0(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(5)} -pin  "if:if#1:mux1h" {A0(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(6)} -pin  "if:if#1:mux1h" {A0(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(7)} -pin  "if:if#1:mux1h" {A0(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(8)} -pin  "if:if#1:mux1h" {A0(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(9)} -pin  "if:if#1:mux1h" {A0(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(0)} -pin  "if:if#1:mux1h" {A1(0)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(1)} -pin  "if:if#1:mux1h" {A1(1)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(2)} -pin  "if:if#1:mux1h" {A1(2)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(3)} -pin  "if:if#1:mux1h" {A1(3)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(4)} -pin  "if:if#1:mux1h" {A1(4)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(5)} -pin  "if:if#1:mux1h" {A1(5)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(6)} -pin  "if:if#1:mux1h" {A1(6)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(7)} -pin  "if:if#1:mux1h" {A1(7)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(8)} -pin  "if:if#1:mux1h" {A1(8)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(9)} -pin  "if:if#1:mux1h" {A1(9)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(0)} -pin  "if:if#1:mux1h" {A2(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(1)} -pin  "if:if#1:mux1h" {A2(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(2)} -pin  "if:if#1:mux1h" {A2(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(3)} -pin  "if:if#1:mux1h" {A2(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(4)} -pin  "if:if#1:mux1h" {A2(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(5)} -pin  "if:if#1:mux1h" {A2(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(6)} -pin  "if:if#1:mux1h" {A2(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(7)} -pin  "if:if#1:mux1h" {A2(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(8)} -pin  "if:if#1:mux1h" {A2(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(9)} -pin  "if:if#1:mux1h" {A2(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {if:if#1:or#2.itm} -pin  "if:if#1:mux1h" {S0} -attr xrf 1866 -attr oid 154 -attr vt c -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:or#2.itm}
load net {if:if#1:and#5.itm} -pin  "if:if#1:mux1h" {S1} -attr xrf 1867 -attr oid 155 -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#5.itm}
load net {if:if#1:and#2.itm} -pin  "if:if#1:mux1h" {S2} -attr xrf 1868 -attr oid 156 -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#2.itm}
load net {if:if#1:mux1h.tmp(0)} -pin  "if:if#1:mux1h" {Z(0)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(1)} -pin  "if:if#1:mux1h" {Z(1)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(2)} -pin  "if:if#1:mux1h" {Z(2)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(3)} -pin  "if:if#1:mux1h" {Z(3)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(4)} -pin  "if:if#1:mux1h" {Z(4)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(5)} -pin  "if:if#1:mux1h" {Z(5)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(6)} -pin  "if:if#1:mux1h" {Z(6)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(7)} -pin  "if:if#1:mux1h" {Z(7)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(8)} -pin  "if:if#1:mux1h" {Z(8)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load net {if:if#1:mux1h.tmp(9)} -pin  "if:if#1:mux1h" {Z(9)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h.tmp}
load inst "if:if#1:nor#2" "nor(2,1)" "INTERFACE" -attr xrf 1869 -attr oid 157 -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:nor#2} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {if:if:acc.itm(11)} -pin  "if:if#1:nor#2" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if:slc#4.itm}
load net {if:else:if:acc#1.itm(11)} -pin  "if:if#1:nor#2" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:else:slc.svs:mx0w0}
load net {if:if#1:nor#2.itm} -pin  "if:if#1:nor#2" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:nor#2.itm}
load inst "not#20" "not(1)" "INTERFACE" -attr xrf 1870 -attr oid 158 -attr @path {/RGB_HSV/RGB_HSV:core/not#20} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {if:else:if:acc#1.itm(11)} -pin  "not#20" {A(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:else:slc.svs:mx0w0}
load net {not#20.itm} -pin  "not#20" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/not#20.itm}
load inst "if:if#1:and#4" "and(2,1)" "INTERFACE" -attr xrf 1871 -attr oid 159 -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#4} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {if:if:acc.itm(11)} -pin  "if:if#1:and#4" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if:slc#5.itm}
load net {not#20.itm} -pin  "if:if#1:and#4" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/not#20.itm}
load net {if:if#1:and#4.itm} -pin  "if:if#1:and#4" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#4.itm}
load inst "if:if#1:mux1h#1" "mux1h(3,10)" "INTERFACE" -attr xrf 1872 -attr oid 160 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1} -attr area 21.896240 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(10,3)"
load net {G_IN:rsc:mgc_in_wire.d(0)} -pin  "if:if#1:mux1h#1" {A0(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(1)} -pin  "if:if#1:mux1h#1" {A0(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(2)} -pin  "if:if#1:mux1h#1" {A0(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(3)} -pin  "if:if#1:mux1h#1" {A0(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(4)} -pin  "if:if#1:mux1h#1" {A0(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(5)} -pin  "if:if#1:mux1h#1" {A0(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(6)} -pin  "if:if#1:mux1h#1" {A0(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(7)} -pin  "if:if#1:mux1h#1" {A0(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(8)} -pin  "if:if#1:mux1h#1" {A0(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(9)} -pin  "if:if#1:mux1h#1" {A0(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(0)} -pin  "if:if#1:mux1h#1" {A1(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(1)} -pin  "if:if#1:mux1h#1" {A1(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(2)} -pin  "if:if#1:mux1h#1" {A1(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(3)} -pin  "if:if#1:mux1h#1" {A1(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(4)} -pin  "if:if#1:mux1h#1" {A1(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(5)} -pin  "if:if#1:mux1h#1" {A1(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(6)} -pin  "if:if#1:mux1h#1" {A1(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(7)} -pin  "if:if#1:mux1h#1" {A1(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(8)} -pin  "if:if#1:mux1h#1" {A1(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(9)} -pin  "if:if#1:mux1h#1" {A1(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(0)} -pin  "if:if#1:mux1h#1" {A2(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(1)} -pin  "if:if#1:mux1h#1" {A2(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(2)} -pin  "if:if#1:mux1h#1" {A2(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(3)} -pin  "if:if#1:mux1h#1" {A2(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(4)} -pin  "if:if#1:mux1h#1" {A2(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(5)} -pin  "if:if#1:mux1h#1" {A2(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(6)} -pin  "if:if#1:mux1h#1" {A2(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(7)} -pin  "if:if#1:mux1h#1" {A2(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(8)} -pin  "if:if#1:mux1h#1" {A2(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d(9)} -pin  "if:if#1:mux1h#1" {A2(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/R_IN:rsc:mgc_in_wire.d}
load net {if:if#1:nor#2.itm} -pin  "if:if#1:mux1h#1" {S0} -attr xrf 1873 -attr oid 161 -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:nor#2.itm}
load net {if:if#1:and#4.itm} -pin  "if:if#1:mux1h#1" {S1} -attr xrf 1874 -attr oid 162 -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:and#4.itm}
load net {if:else:if:acc#1.itm(11)} -pin  "if:if#1:mux1h#1" {S2} -attr xrf 1875 -attr oid 163 -attr @path {/RGB_HSV/RGB_HSV:core/if:else:slc.svs:mx0w0}
load net {if:if#1:mux1h#1.itm(0)} -pin  "if:if#1:mux1h#1" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(1)} -pin  "if:if#1:mux1h#1" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(2)} -pin  "if:if#1:mux1h#1" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(3)} -pin  "if:if#1:mux1h#1" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(4)} -pin  "if:if#1:mux1h#1" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(5)} -pin  "if:if#1:mux1h#1" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(6)} -pin  "if:if#1:mux1h#1" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(7)} -pin  "if:if#1:mux1h#1" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(8)} -pin  "if:if#1:mux1h#1" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(9)} -pin  "if:if#1:mux1h#1" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load inst "if:if#1:not#1" "not(10)" "INTERFACE" -attr xrf 1876 -attr oid 164 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {if:if#1:mux1h#1.itm(0)} -pin  "if:if#1:not#1" {A(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(1)} -pin  "if:if#1:not#1" {A(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(2)} -pin  "if:if#1:not#1" {A(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(3)} -pin  "if:if#1:not#1" {A(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(4)} -pin  "if:if#1:not#1" {A(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(5)} -pin  "if:if#1:not#1" {A(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(6)} -pin  "if:if#1:not#1" {A(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(7)} -pin  "if:if#1:not#1" {A(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(8)} -pin  "if:if#1:not#1" {A(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:mux1h#1.itm(9)} -pin  "if:if#1:not#1" {A(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:mux1h#1.itm}
load net {if:if#1:not#1.itm(0)} -pin  "if:if#1:not#1" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:not#1.itm}
load net {if:if#1:not#1.itm(1)} -pin  "if:if#1:not#1" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:not#1.itm}
load net {if:if#1:not#1.itm(2)} -pin  "if:if#1:not#1" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:not#1.itm}
load net {if:if#1:not#1.itm(3)} -pin  "if:if#1:not#1" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:not#1.itm}
load net {if:if#1:not#1.itm(4)} -pin  "if:if#1:not#1" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:not#1.itm}
load net {if:if#1:not#1.itm(5)} -pin  "if:if#1:not#1" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:not#1.itm}
load net {if:if#1:not#1.itm(6)} -pin  "if:if#1:not#1" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:not#1.itm}
load net {if:if#1:not#1.itm(7)} -pin  "if:if#1:not#1" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:not#1.itm}
load net {if:if#1:not#1.itm(8)} -pin  "if:if#1:not#1" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:not#1.itm}
load net {if:if#1:not#1.itm(9)} -pin  "if:if#1:not#1" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:not#1.itm}
load inst "if:if#1:acc" "add(11,-1,11,-1,11)" "INTERFACE" -attr xrf 1877 -attr oid 165 -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11)"
load net {PWR} -pin  "if:if#1:acc" {A(0)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#22.itm}
load net {if:if#1:mux1h.tmp(0)} -pin  "if:if#1:acc" {A(1)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#22.itm}
load net {if:if#1:mux1h.tmp(1)} -pin  "if:if#1:acc" {A(2)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#22.itm}
load net {if:if#1:mux1h.tmp(2)} -pin  "if:if#1:acc" {A(3)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#22.itm}
load net {if:if#1:mux1h.tmp(3)} -pin  "if:if#1:acc" {A(4)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#22.itm}
load net {if:if#1:mux1h.tmp(4)} -pin  "if:if#1:acc" {A(5)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#22.itm}
load net {if:if#1:mux1h.tmp(5)} -pin  "if:if#1:acc" {A(6)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#22.itm}
load net {if:if#1:mux1h.tmp(6)} -pin  "if:if#1:acc" {A(7)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#22.itm}
load net {if:if#1:mux1h.tmp(7)} -pin  "if:if#1:acc" {A(8)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#22.itm}
load net {if:if#1:mux1h.tmp(8)} -pin  "if:if#1:acc" {A(9)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#22.itm}
load net {if:if#1:mux1h.tmp(9)} -pin  "if:if#1:acc" {A(10)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#22.itm}
load net {PWR} -pin  "if:if#1:acc" {B(0)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#23.itm}
load net {if:if#1:not#1.itm(0)} -pin  "if:if#1:acc" {B(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#23.itm}
load net {if:if#1:not#1.itm(1)} -pin  "if:if#1:acc" {B(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#23.itm}
load net {if:if#1:not#1.itm(2)} -pin  "if:if#1:acc" {B(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#23.itm}
load net {if:if#1:not#1.itm(3)} -pin  "if:if#1:acc" {B(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#23.itm}
load net {if:if#1:not#1.itm(4)} -pin  "if:if#1:acc" {B(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#23.itm}
load net {if:if#1:not#1.itm(5)} -pin  "if:if#1:acc" {B(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#23.itm}
load net {if:if#1:not#1.itm(6)} -pin  "if:if#1:acc" {B(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#23.itm}
load net {if:if#1:not#1.itm(7)} -pin  "if:if#1:acc" {B(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#23.itm}
load net {if:if#1:not#1.itm(8)} -pin  "if:if#1:acc" {B(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#23.itm}
load net {if:if#1:not#1.itm(9)} -pin  "if:if#1:acc" {B(10)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#23.itm}
load net {if:if#1:acc.itm(0)} -pin  "if:if#1:acc" {Z(0)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc.itm}
load net {if:if#1:acc.itm(1)} -pin  "if:if#1:acc" {Z(1)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc.itm}
load net {if:if#1:acc.itm(2)} -pin  "if:if#1:acc" {Z(2)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc.itm}
load net {if:if#1:acc.itm(3)} -pin  "if:if#1:acc" {Z(3)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc.itm}
load net {if:if#1:acc.itm(4)} -pin  "if:if#1:acc" {Z(4)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc.itm}
load net {if:if#1:acc.itm(5)} -pin  "if:if#1:acc" {Z(5)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc.itm}
load net {if:if#1:acc.itm(6)} -pin  "if:if#1:acc" {Z(6)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc.itm}
load net {if:if#1:acc.itm(7)} -pin  "if:if#1:acc" {Z(7)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc.itm}
load net {if:if#1:acc.itm(8)} -pin  "if:if#1:acc" {Z(8)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc.itm}
load net {if:if#1:acc.itm(9)} -pin  "if:if#1:acc" {Z(9)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc.itm}
load net {if:if#1:acc.itm(10)} -pin  "if:if#1:acc" {Z(10)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:acc.itm}
load inst "if:else:else:not#1" "not(10)" "INTERFACE" -attr xrf 1878 -attr oid 166 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {G_IN:rsc:mgc_in_wire.d(0)} -pin  "if:else:else:not#1" {A(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(1)} -pin  "if:else:else:not#1" {A(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(2)} -pin  "if:else:else:not#1" {A(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(3)} -pin  "if:else:else:not#1" {A(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(4)} -pin  "if:else:else:not#1" {A(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(5)} -pin  "if:else:else:not#1" {A(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(6)} -pin  "if:else:else:not#1" {A(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(7)} -pin  "if:else:else:not#1" {A(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(8)} -pin  "if:else:else:not#1" {A(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d(9)} -pin  "if:else:else:not#1" {A(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/G_IN:rsc:mgc_in_wire.d}
load net {if:else:else:not#1.itm(0)} -pin  "if:else:else:not#1" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#1.itm}
load net {if:else:else:not#1.itm(1)} -pin  "if:else:else:not#1" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#1.itm}
load net {if:else:else:not#1.itm(2)} -pin  "if:else:else:not#1" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#1.itm}
load net {if:else:else:not#1.itm(3)} -pin  "if:else:else:not#1" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#1.itm}
load net {if:else:else:not#1.itm(4)} -pin  "if:else:else:not#1" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#1.itm}
load net {if:else:else:not#1.itm(5)} -pin  "if:else:else:not#1" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#1.itm}
load net {if:else:else:not#1.itm(6)} -pin  "if:else:else:not#1" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#1.itm}
load net {if:else:else:not#1.itm(7)} -pin  "if:else:else:not#1" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#1.itm}
load net {if:else:else:not#1.itm(8)} -pin  "if:else:else:not#1" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#1.itm}
load net {if:else:else:not#1.itm(9)} -pin  "if:else:else:not#1" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:not#1.itm}
load inst "if:else:else:if:acc" "add(12,-1,11,0,12)" "INTERFACE" -attr xrf 1879 -attr oid 167 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:if:acc} -attr area 13.227600 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12)"
load net {PWR} -pin  "if:else:else:if:acc" {A(0)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#24.itm}
load net {B_IN:rsc:mgc_in_wire.d(0)} -pin  "if:else:else:if:acc" {A(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#24.itm}
load net {B_IN:rsc:mgc_in_wire.d(1)} -pin  "if:else:else:if:acc" {A(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#24.itm}
load net {B_IN:rsc:mgc_in_wire.d(2)} -pin  "if:else:else:if:acc" {A(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#24.itm}
load net {B_IN:rsc:mgc_in_wire.d(3)} -pin  "if:else:else:if:acc" {A(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#24.itm}
load net {B_IN:rsc:mgc_in_wire.d(4)} -pin  "if:else:else:if:acc" {A(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#24.itm}
load net {B_IN:rsc:mgc_in_wire.d(5)} -pin  "if:else:else:if:acc" {A(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#24.itm}
load net {B_IN:rsc:mgc_in_wire.d(6)} -pin  "if:else:else:if:acc" {A(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#24.itm}
load net {B_IN:rsc:mgc_in_wire.d(7)} -pin  "if:else:else:if:acc" {A(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#24.itm}
load net {B_IN:rsc:mgc_in_wire.d(8)} -pin  "if:else:else:if:acc" {A(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#24.itm}
load net {B_IN:rsc:mgc_in_wire.d(9)} -pin  "if:else:else:if:acc" {A(10)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#24.itm}
load net {PWR} -pin  "if:else:else:if:acc" {A(11)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#24.itm}
load net {PWR} -pin  "if:else:else:if:acc" {B(0)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#25.itm}
load net {if:else:else:not#1.itm(0)} -pin  "if:else:else:if:acc" {B(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#25.itm}
load net {if:else:else:not#1.itm(1)} -pin  "if:else:else:if:acc" {B(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#25.itm}
load net {if:else:else:not#1.itm(2)} -pin  "if:else:else:if:acc" {B(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#25.itm}
load net {if:else:else:not#1.itm(3)} -pin  "if:else:else:if:acc" {B(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#25.itm}
load net {if:else:else:not#1.itm(4)} -pin  "if:else:else:if:acc" {B(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#25.itm}
load net {if:else:else:not#1.itm(5)} -pin  "if:else:else:if:acc" {B(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#25.itm}
load net {if:else:else:not#1.itm(6)} -pin  "if:else:else:if:acc" {B(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#25.itm}
load net {if:else:else:not#1.itm(7)} -pin  "if:else:else:if:acc" {B(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#25.itm}
load net {if:else:else:not#1.itm(8)} -pin  "if:else:else:if:acc" {B(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#25.itm}
load net {if:else:else:not#1.itm(9)} -pin  "if:else:else:if:acc" {B(10)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#25.itm}
load net {if:else:else:if:acc.itm(0)} -pin  "if:else:else:if:acc" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:if:acc.itm}
load net {if:else:else:if:acc.itm(1)} -pin  "if:else:else:if:acc" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:if:acc.itm}
load net {if:else:else:if:acc.itm(2)} -pin  "if:else:else:if:acc" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:if:acc.itm}
load net {if:else:else:if:acc.itm(3)} -pin  "if:else:else:if:acc" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:if:acc.itm}
load net {if:else:else:if:acc.itm(4)} -pin  "if:else:else:if:acc" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:if:acc.itm}
load net {if:else:else:if:acc.itm(5)} -pin  "if:else:else:if:acc" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:if:acc.itm}
load net {if:else:else:if:acc.itm(6)} -pin  "if:else:else:if:acc" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:if:acc.itm}
load net {if:else:else:if:acc.itm(7)} -pin  "if:else:else:if:acc" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:if:acc.itm}
load net {if:else:else:if:acc.itm(8)} -pin  "if:else:else:if:acc" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:if:acc.itm}
load net {if:else:else:if:acc.itm(9)} -pin  "if:else:else:if:acc" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:if:acc.itm}
load net {if:else:else:if:acc.itm(10)} -pin  "if:else:else:if:acc" {Z(10)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:if:acc.itm}
load net {if:else:else:if:acc.itm(11)} -pin  "if:else:else:if:acc" {Z(11)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:if:acc.itm}
load inst "mux#8" "mux(2,1)" "INTERFACE" -attr xrf 1880 -attr oid 168 -attr @path {/RGB_HSV/RGB_HSV:core/mux#8} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {if:else:slc.svs} -pin  "mux#8" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:else:slc.svs}
load net {if:else:if:acc#1.itm(11)} -pin  "mux#8" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:else:slc.svs:mx0w0}
load net {if:if:acc.itm(11)} -pin  "mux#8" {S(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if:slc#6.itm}
load net {mux#8.itm} -pin  "mux#8" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/mux#8.itm}
load inst "not#18" "not(1)" "INTERFACE" -attr xrf 1881 -attr oid 169 -attr @path {/RGB_HSV/RGB_HSV:core/not#18} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {mux#8.itm} -pin  "not#18" {A(0)} -attr @path {/RGB_HSV/RGB_HSV:core/mux#8.itm}
load net {not#18.itm} -pin  "not#18" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/not#18.itm}
load inst "if:else:and" "and(2,1)" "INTERFACE" -attr xrf 1882 -attr oid 170 -attr @path {/RGB_HSV/RGB_HSV:core/if:else:and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {if:else:else:if:acc.itm(11)} -pin  "if:else:and" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:else:else:if:slc.itm}
load net {not#18.itm} -pin  "if:else:and" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/not#18.itm}
load net {if:else:and.tmp} -pin  "if:else:and" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:else:and.tmp}
load inst "if:if#1:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 1883 -attr oid 171 -attr vt c -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:nor#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {if:if:acc.itm(11)} -pin  "if:if#1:nor#1" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if:slc#7.itm}
load net {if:if#1:nor.tmp} -pin  "if:if#1:nor#1" {A1(0)} -attr vt c -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:nor.tmp}
load net {if:if#1:nor#1.m1c} -pin  "if:if#1:nor#1" {Z(0)} -attr vt c -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:nor#1.m1c}
load inst "if:else:not#3" "not(10)" "INTERFACE" -attr xrf 1884 -attr oid 172 -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {B_IN:rsc:mgc_in_wire.d(0)} -pin  "if:else:not#3" {A(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(1)} -pin  "if:else:not#3" {A(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(2)} -pin  "if:else:not#3" {A(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(3)} -pin  "if:else:not#3" {A(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(4)} -pin  "if:else:not#3" {A(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(5)} -pin  "if:else:not#3" {A(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(6)} -pin  "if:else:not#3" {A(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(7)} -pin  "if:else:not#3" {A(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(8)} -pin  "if:else:not#3" {A(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d(9)} -pin  "if:else:not#3" {A(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/B_IN:rsc:mgc_in_wire.d}
load net {if:else:not#3.itm(0)} -pin  "if:else:not#3" {Z(0)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#3.itm}
load net {if:else:not#3.itm(1)} -pin  "if:else:not#3" {Z(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#3.itm}
load net {if:else:not#3.itm(2)} -pin  "if:else:not#3" {Z(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#3.itm}
load net {if:else:not#3.itm(3)} -pin  "if:else:not#3" {Z(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#3.itm}
load net {if:else:not#3.itm(4)} -pin  "if:else:not#3" {Z(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#3.itm}
load net {if:else:not#3.itm(5)} -pin  "if:else:not#3" {Z(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#3.itm}
load net {if:else:not#3.itm(6)} -pin  "if:else:not#3" {Z(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#3.itm}
load net {if:else:not#3.itm(7)} -pin  "if:else:not#3" {Z(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#3.itm}
load net {if:else:not#3.itm(8)} -pin  "if:else:not#3" {Z(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#3.itm}
load net {if:else:not#3.itm(9)} -pin  "if:else:not#3" {Z(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/if:else:not#3.itm}
load inst "if:if#1:else:else:if:acc" "add(12,-1,11,0,12)" "INTERFACE" -attr xrf 1885 -attr oid 173 -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:else:else:if:acc} -attr area 13.227600 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12)"
load net {PWR} -pin  "if:if#1:else:else:if:acc" {A(0)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#26.itm}
load net {G_IN:rsc:mgc_in_wire.d(0)} -pin  "if:if#1:else:else:if:acc" {A(1)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#26.itm}
load net {G_IN:rsc:mgc_in_wire.d(1)} -pin  "if:if#1:else:else:if:acc" {A(2)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#26.itm}
load net {G_IN:rsc:mgc_in_wire.d(2)} -pin  "if:if#1:else:else:if:acc" {A(3)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#26.itm}
load net {G_IN:rsc:mgc_in_wire.d(3)} -pin  "if:if#1:else:else:if:acc" {A(4)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#26.itm}
load net {G_IN:rsc:mgc_in_wire.d(4)} -pin  "if:if#1:else:else:if:acc" {A(5)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#26.itm}
load net {G_IN:rsc:mgc_in_wire.d(5)} -pin  "if:if#1:else:else:if:acc" {A(6)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#26.itm}
load net {G_IN:rsc:mgc_in_wire.d(6)} -pin  "if:if#1:else:else:if:acc" {A(7)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#26.itm}
load net {G_IN:rsc:mgc_in_wire.d(7)} -pin  "if:if#1:else:else:if:acc" {A(8)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#26.itm}
load net {G_IN:rsc:mgc_in_wire.d(8)} -pin  "if:if#1:else:else:if:acc" {A(9)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#26.itm}
load net {G_IN:rsc:mgc_in_wire.d(9)} -pin  "if:if#1:else:else:if:acc" {A(10)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/conc#26.itm}
load net {PWR} -pin  "if:if#1:else:else:if:acc" {A(11)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#26.itm}
load net {PWR} -pin  "if:if#1:else:else:if:acc" {B(0)} -attr @path {/RGB_HSV/RGB_HSV:core/conc#27.itm}
load net {if:else:not#3.itm(0)} -pin  "if:if#1:else:else:if:acc" {B(1)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#27.itm}
load net {if:else:not#3.itm(1)} -pin  "if:if#1:else:else:if:acc" {B(2)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#27.itm}
load net {if:else:not#3.itm(2)} -pin  "if:if#1:else:else:if:acc" {B(3)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#27.itm}
load net {if:else:not#3.itm(3)} -pin  "if:if#1:else:else:if:acc" {B(4)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#27.itm}
load net {if:else:not#3.itm(4)} -pin  "if:if#1:else:else:if:acc" {B(5)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#27.itm}
load net {if:else:not#3.itm(5)} -pin  "if:if#1:else:else:if:acc" {B(6)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#27.itm}
load net {if:else:not#3.itm(6)} -pin  "if:if#1:else:else:if:acc" {B(7)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#27.itm}
load net {if:else:not#3.itm(7)} -pin  "if:if#1:else:else:if:acc" {B(8)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#27.itm}
load net {if:else:not#3.itm(8)} -pin  "if:if#1:else:else:if:acc" {B(9)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#27.itm}
load net {if:else:not#3.itm(9)} -pin  "if:if#1:else:else:if:acc" {B(10)} -attr vt d -attr @path {/RGB_HSV/RGB_HSV:core/conc#27.itm}
load net {if:if#1:else:else:if:acc.itm(0)} -pin  "if:if#1:else:else:if:acc" {Z(0)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:else:else:if:acc.itm}
load net {if:if#1:else:else:if:acc.itm(1)} -pin  "if:if#1:else:else:if:acc" {Z(1)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:else:else:if:acc.itm}
load net {if:if#1:else:else:if:acc.itm(2)} -pin  "if:if#1:else:else:if:acc" {Z(2)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:else:else:if:acc.itm}
load net {if:if#1:else:else:if:acc.itm(3)} -pin  "if:if#1:else:else:if:acc" {Z(3)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:else:else:if:acc.itm}
load net {if:if#1:else:else:if:acc.itm(4)} -pin  "if:if#1:else:else:if:acc" {Z(4)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:else:else:if:acc.itm}
load net {if:if#1:else:else:if:acc.itm(5)} -pin  "if:if#1:else:else:if:acc" {Z(5)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:else:else:if:acc.itm}
load net {if:if#1:else:else:if:acc.itm(6)} -pin  "if:if#1:else:else:if:acc" {Z(6)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:else:else:if:acc.itm}
load net {if:if#1:else:else:if:acc.itm(7)} -pin  "if:if#1:else:else:if:acc" {Z(7)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:else:else:if:acc.itm}
load net {if:if#1:else:else:if:acc.itm(8)} -pin  "if:if#1:else:else:if:acc" {Z(8)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:else:else:if:acc.itm}
load net {if:if#1:else:else:if:acc.itm(9)} -pin  "if:if#1:else:else:if:acc" {Z(9)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:else:else:if:acc.itm}
load net {if:if#1:else:else:if:acc.itm(10)} -pin  "if:if#1:else:else:if:acc" {Z(10)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:else:else:if:acc.itm}
load net {if:if#1:else:else:if:acc.itm(11)} -pin  "if:if#1:else:else:if:acc" {Z(11)} -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:else:else:if:acc.itm}
load inst "if:if#1:nor" "nor(3,1)" "INTERFACE" -attr xrf 1886 -attr oid 174 -attr vt c -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:nor} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,3)"
load net {if:if#1:else:else:if:acc.itm(11)} -pin  "if:if#1:nor" {A0(0)} -attr vt c -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:else:else:if:slc.itm}
load net {if:if:acc.itm(11)} -pin  "if:if#1:nor" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if:slc#1.itm}
load net {if:else:if:acc#1.itm(11)} -pin  "if:if#1:nor" {A2(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:else:slc.svs:mx0w0}
load net {if:if#1:nor.tmp} -pin  "if:if#1:nor" {Z(0)} -attr vt c -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:nor.tmp}
load inst "nand#2" "nand(3,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/nand#2} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,3)"
load net {if:slc#1.itm#2} -pin  "nand#2" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:slc#1.itm#2}
load net {slc.itm#2} -pin  "nand#2" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc.itm#2}
load net {main.stage_0#3} -pin  "nand#2" {A2(0)} -attr @path {/RGB_HSV/RGB_HSV:core/main.stage_0#3}
load net {or#15.cse} -pin  "nand#2" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or#15.cse}
load inst "or#20" "or(2,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/or#20} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {max.lpi.dfm#9(1)} -pin  "or#20" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#11.itm}
load net {max.lpi.dfm#9(0)} -pin  "or#20" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#10.itm}
load net {or.dcpl#18} -pin  "or#20" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or.dcpl#18}
load inst "or#22" "or(3,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/or#22} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {max.lpi.dfm#9(4)} -pin  "or#22" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#14.itm}
load net {max.lpi.dfm#9(3)} -pin  "or#22" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#13.itm}
load net {max.lpi.dfm#9(2)} -pin  "or#22" {A2(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#12.itm}
load net {or.dcpl#20} -pin  "or#22" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or.dcpl#20}
load inst "or#24" "or(2,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/or#24} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {max.lpi.dfm#9(6)} -pin  "or#24" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#16.itm}
load net {max.lpi.dfm#9(5)} -pin  "or#24" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#15.itm}
load net {or.dcpl#22} -pin  "or#24" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or.dcpl#22}
load inst "or#26" "or(3,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/or#26} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {max.lpi.dfm#9(9)} -pin  "or#26" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#19.itm}
load net {max.lpi.dfm#9(8)} -pin  "or#26" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#18.itm}
load net {max.lpi.dfm#9(7)} -pin  "or#26" {A2(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc(max.lpi.dfm#5.st#2)#17.itm}
load net {or.dcpl#24} -pin  "or#26" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or.dcpl#24}
load inst "and#35" "and(2,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/and#35} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {if:slc#1.itm#2} -pin  "and#35" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:slc#1.itm#2}
load net {slc.itm#2} -pin  "and#35" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/slc.itm#2}
load net {and.dcpl#34} -pin  "and#35" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/and.dcpl#34}
load inst "nand#3" "nand(2,1)" "INTERFACE" -attr @path {/RGB_HSV/RGB_HSV:core/nand#3} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {if:acc.itm(11)} -pin  "nand#3" {A0(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:slc#4.itm}
load net {if:if#1:acc#2.itm(11)} -pin  "nand#3" {A1(0)} -attr @path {/RGB_HSV/RGB_HSV:core/if:if#1:slc#5.itm}
load net {or.dcpl#57} -pin  "nand#3" {Z(0)} -attr @path {/RGB_HSV/RGB_HSV:core/or.dcpl#57}
### END MODULE 

module new "RGB_HSV" "orig"
load portBus {R_IN:rsc.z(9:0)} input 10 {R_IN:rsc.z(9)} {R_IN:rsc.z(8)} {R_IN:rsc.z(7)} {R_IN:rsc.z(6)} {R_IN:rsc.z(5)} {R_IN:rsc.z(4)} {R_IN:rsc.z(3)} {R_IN:rsc.z(2)} {R_IN:rsc.z(1)} {R_IN:rsc.z(0)} -attr xrf 1887 -attr oid 175 -attr vt d -attr @path {/RGB_HSV/R_IN:rsc.z}
load portBus {G_IN:rsc.z(9:0)} input 10 {G_IN:rsc.z(9)} {G_IN:rsc.z(8)} {G_IN:rsc.z(7)} {G_IN:rsc.z(6)} {G_IN:rsc.z(5)} {G_IN:rsc.z(4)} {G_IN:rsc.z(3)} {G_IN:rsc.z(2)} {G_IN:rsc.z(1)} {G_IN:rsc.z(0)} -attr xrf 1888 -attr oid 176 -attr vt d -attr @path {/RGB_HSV/G_IN:rsc.z}
load portBus {B_IN:rsc.z(9:0)} input 10 {B_IN:rsc.z(9)} {B_IN:rsc.z(8)} {B_IN:rsc.z(7)} {B_IN:rsc.z(6)} {B_IN:rsc.z(5)} {B_IN:rsc.z(4)} {B_IN:rsc.z(3)} {B_IN:rsc.z(2)} {B_IN:rsc.z(1)} {B_IN:rsc.z(0)} -attr xrf 1889 -attr oid 177 -attr vt d -attr @path {/RGB_HSV/B_IN:rsc.z}
load portBus {H_OUT:rsc.z(9:0)} output 10 {H_OUT:rsc.z(9)} {H_OUT:rsc.z(8)} {H_OUT:rsc.z(7)} {H_OUT:rsc.z(6)} {H_OUT:rsc.z(5)} {H_OUT:rsc.z(4)} {H_OUT:rsc.z(3)} {H_OUT:rsc.z(2)} {H_OUT:rsc.z(1)} {H_OUT:rsc.z(0)} -attr xrf 1890 -attr oid 178 -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load portBus {S_OUT:rsc.z(9:0)} output 10 {S_OUT:rsc.z(9)} {S_OUT:rsc.z(8)} {S_OUT:rsc.z(7)} {S_OUT:rsc.z(6)} {S_OUT:rsc.z(5)} {S_OUT:rsc.z(4)} {S_OUT:rsc.z(3)} {S_OUT:rsc.z(2)} {S_OUT:rsc.z(1)} {S_OUT:rsc.z(0)} -attr xrf 1891 -attr oid 179 -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load portBus {V_OUT:rsc.z(9:0)} output 10 {V_OUT:rsc.z(9)} {V_OUT:rsc.z(8)} {V_OUT:rsc.z(7)} {V_OUT:rsc.z(6)} {V_OUT:rsc.z(5)} {V_OUT:rsc.z(4)} {V_OUT:rsc.z(3)} {V_OUT:rsc.z(2)} {V_OUT:rsc.z(1)} {V_OUT:rsc.z(0)} -attr xrf 1892 -attr oid 180 -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load port {clk} input -attr xrf 1893 -attr oid 181 -attr vt d -attr @path {/RGB_HSV/clk}
load port {rst} input -attr xrf 1894 -attr oid 182 -attr vt d -attr @path {/RGB_HSV/rst}
load symbol "mgc_ioport.mgc_in_wire(1,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(9:0)} output 10 {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(9:0)} input 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(2,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(9:0)} output 10 {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(9:0)} input 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(3,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(9:0)} output 10 {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(9:0)} input 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_out_stdreg(4,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(9:0)} input 10 {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(9:0)} output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_out_stdreg(5,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(9:0)} input 10 {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(9:0)} output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_out_stdreg(6,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(9:0)} input 10 {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(9:0)} output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Altera-Cyclone-III-6_beh_psr.mgc_div(10,10,1)" "INTERFACE" RTL(/) boxcolor 0 \
     portBus {a(9:0)} input 10 {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus {b(9:0)} input 10 {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus {z(9:0)} output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "RGB_HSV:core" "orig" GEN \
     port {clk#1} input \
     port {rst#1} input \
     portBus {R_IN:rsc:mgc_in_wire.d(9:0)} input 10 {R_IN:rsc:mgc_in_wire.d(9)} {R_IN:rsc:mgc_in_wire.d(8)} {R_IN:rsc:mgc_in_wire.d(7)} {R_IN:rsc:mgc_in_wire.d(6)} {R_IN:rsc:mgc_in_wire.d(5)} {R_IN:rsc:mgc_in_wire.d(4)} {R_IN:rsc:mgc_in_wire.d(3)} {R_IN:rsc:mgc_in_wire.d(2)} {R_IN:rsc:mgc_in_wire.d(1)} {R_IN:rsc:mgc_in_wire.d(0)} \
     portBus {G_IN:rsc:mgc_in_wire.d(9:0)} input 10 {G_IN:rsc:mgc_in_wire.d(9)} {G_IN:rsc:mgc_in_wire.d(8)} {G_IN:rsc:mgc_in_wire.d(7)} {G_IN:rsc:mgc_in_wire.d(6)} {G_IN:rsc:mgc_in_wire.d(5)} {G_IN:rsc:mgc_in_wire.d(4)} {G_IN:rsc:mgc_in_wire.d(3)} {G_IN:rsc:mgc_in_wire.d(2)} {G_IN:rsc:mgc_in_wire.d(1)} {G_IN:rsc:mgc_in_wire.d(0)} \
     portBus {B_IN:rsc:mgc_in_wire.d(9:0)} input 10 {B_IN:rsc:mgc_in_wire.d(9)} {B_IN:rsc:mgc_in_wire.d(8)} {B_IN:rsc:mgc_in_wire.d(7)} {B_IN:rsc:mgc_in_wire.d(6)} {B_IN:rsc:mgc_in_wire.d(5)} {B_IN:rsc:mgc_in_wire.d(4)} {B_IN:rsc:mgc_in_wire.d(3)} {B_IN:rsc:mgc_in_wire.d(2)} {B_IN:rsc:mgc_in_wire.d(1)} {B_IN:rsc:mgc_in_wire.d(0)} \
     portBus {H_OUT:rsc:mgc_out_stdreg.d(9:0)} output 10 {H_OUT:rsc:mgc_out_stdreg.d(9)} {H_OUT:rsc:mgc_out_stdreg.d(8)} {H_OUT:rsc:mgc_out_stdreg.d(7)} {H_OUT:rsc:mgc_out_stdreg.d(6)} {H_OUT:rsc:mgc_out_stdreg.d(5)} {H_OUT:rsc:mgc_out_stdreg.d(4)} {H_OUT:rsc:mgc_out_stdreg.d(3)} {H_OUT:rsc:mgc_out_stdreg.d(2)} {H_OUT:rsc:mgc_out_stdreg.d(1)} {H_OUT:rsc:mgc_out_stdreg.d(0)} \
     portBus {S_OUT:rsc:mgc_out_stdreg.d(9:0)} output 10 {S_OUT:rsc:mgc_out_stdreg.d(9)} {S_OUT:rsc:mgc_out_stdreg.d(8)} {S_OUT:rsc:mgc_out_stdreg.d(7)} {S_OUT:rsc:mgc_out_stdreg.d(6)} {S_OUT:rsc:mgc_out_stdreg.d(5)} {S_OUT:rsc:mgc_out_stdreg.d(4)} {S_OUT:rsc:mgc_out_stdreg.d(3)} {S_OUT:rsc:mgc_out_stdreg.d(2)} {S_OUT:rsc:mgc_out_stdreg.d(1)} {S_OUT:rsc:mgc_out_stdreg.d(0)} \
     portBus {V_OUT:rsc:mgc_out_stdreg.d(9:0)} output 10 {V_OUT:rsc:mgc_out_stdreg.d(9)} {V_OUT:rsc:mgc_out_stdreg.d(8)} {V_OUT:rsc:mgc_out_stdreg.d(7)} {V_OUT:rsc:mgc_out_stdreg.d(6)} {V_OUT:rsc:mgc_out_stdreg.d(5)} {V_OUT:rsc:mgc_out_stdreg.d(4)} {V_OUT:rsc:mgc_out_stdreg.d(3)} {V_OUT:rsc:mgc_out_stdreg.d(2)} {V_OUT:rsc:mgc_out_stdreg.d(1)} {V_OUT:rsc:mgc_out_stdreg.d(0)} \
     portBus {div:mgc_div.a(9:0)} output 10 {div:mgc_div.a(9)} {div:mgc_div.a(8)} {div:mgc_div.a(7)} {div:mgc_div.a(6)} {div:mgc_div.a(5)} {div:mgc_div.a(4)} {div:mgc_div.a(3)} {div:mgc_div.a(2)} {div:mgc_div.a(1)} {div:mgc_div.a(0)} \
     portBus {div:mgc_div.b(9:0)} output 10 {div:mgc_div.b(9)} {div:mgc_div.b(8)} {div:mgc_div.b(7)} {div:mgc_div.b(6)} {div:mgc_div.b(5)} {div:mgc_div.b(4)} {div:mgc_div.b(3)} {div:mgc_div.b(2)} {div:mgc_div.b(1)} {div:mgc_div.b(0)} \
     portBus {div:mgc_div.z(9:0)} input 10 {div:mgc_div.z(9)} {div:mgc_div.z(8)} {div:mgc_div.z(7)} {div:mgc_div.z(6)} {div:mgc_div.z(5)} {div:mgc_div.z(4)} {div:mgc_div.z(3)} {div:mgc_div.z(2)} {div:mgc_div.z(1)} {div:mgc_div.z(0)} \
     portBus {div:mgc_div#1.a(9:0)} output 10 {div:mgc_div#1.a(9)} {div:mgc_div#1.a(8)} {div:mgc_div#1.a(7)} {div:mgc_div#1.a(6)} {div:mgc_div#1.a(5)} {div:mgc_div#1.a(4)} {div:mgc_div#1.a(3)} {div:mgc_div#1.a(2)} {div:mgc_div#1.a(1)} {div:mgc_div#1.a(0)} \
     portBus {div:mgc_div#1.b(9:0)} output 10 {div:mgc_div#1.b(9)} {div:mgc_div#1.b(8)} {div:mgc_div#1.b(7)} {div:mgc_div#1.b(6)} {div:mgc_div#1.b(5)} {div:mgc_div#1.b(4)} {div:mgc_div#1.b(3)} {div:mgc_div#1.b(2)} {div:mgc_div#1.b(1)} {div:mgc_div#1.b(0)} \
     portBus {div:mgc_div#1.z(9:0)} input 10 {div:mgc_div#1.z(9)} {div:mgc_div#1.z(8)} {div:mgc_div#1.z(7)} {div:mgc_div#1.z(6)} {div:mgc_div#1.z(5)} {div:mgc_div#1.z(4)} {div:mgc_div#1.z(3)} {div:mgc_div#1.z(2)} {div:mgc_div#1.z(1)} {div:mgc_div#1.z(0)} \

load net {R_IN:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {R_IN:rsc:mgc_in_wire.d#1(9)} -attr vt d
load netBundle {R_IN:rsc:mgc_in_wire.d#1} 10 {R_IN:rsc:mgc_in_wire.d#1(0)} {R_IN:rsc:mgc_in_wire.d#1(1)} {R_IN:rsc:mgc_in_wire.d#1(2)} {R_IN:rsc:mgc_in_wire.d#1(3)} {R_IN:rsc:mgc_in_wire.d#1(4)} {R_IN:rsc:mgc_in_wire.d#1(5)} {R_IN:rsc:mgc_in_wire.d#1(6)} {R_IN:rsc:mgc_in_wire.d#1(7)} {R_IN:rsc:mgc_in_wire.d#1(8)} {R_IN:rsc:mgc_in_wire.d#1(9)} -attr xrf 1895 -attr oid 183 -attr vt d -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {G_IN:rsc:mgc_in_wire.d#1(9)} -attr vt d
load netBundle {G_IN:rsc:mgc_in_wire.d#1} 10 {G_IN:rsc:mgc_in_wire.d#1(0)} {G_IN:rsc:mgc_in_wire.d#1(1)} {G_IN:rsc:mgc_in_wire.d#1(2)} {G_IN:rsc:mgc_in_wire.d#1(3)} {G_IN:rsc:mgc_in_wire.d#1(4)} {G_IN:rsc:mgc_in_wire.d#1(5)} {G_IN:rsc:mgc_in_wire.d#1(6)} {G_IN:rsc:mgc_in_wire.d#1(7)} {G_IN:rsc:mgc_in_wire.d#1(8)} {G_IN:rsc:mgc_in_wire.d#1(9)} -attr xrf 1896 -attr oid 184 -attr vt d -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {B_IN:rsc:mgc_in_wire.d#1(9)} -attr vt d
load netBundle {B_IN:rsc:mgc_in_wire.d#1} 10 {B_IN:rsc:mgc_in_wire.d#1(0)} {B_IN:rsc:mgc_in_wire.d#1(1)} {B_IN:rsc:mgc_in_wire.d#1(2)} {B_IN:rsc:mgc_in_wire.d#1(3)} {B_IN:rsc:mgc_in_wire.d#1(4)} {B_IN:rsc:mgc_in_wire.d#1(5)} {B_IN:rsc:mgc_in_wire.d#1(6)} {B_IN:rsc:mgc_in_wire.d#1(7)} {B_IN:rsc:mgc_in_wire.d#1(8)} {B_IN:rsc:mgc_in_wire.d#1(9)} -attr xrf 1897 -attr oid 185 -attr vt d -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {H_OUT:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load netBundle {H_OUT:rsc:mgc_out_stdreg.d#1} 10 {H_OUT:rsc:mgc_out_stdreg.d#1(0)} {H_OUT:rsc:mgc_out_stdreg.d#1(1)} {H_OUT:rsc:mgc_out_stdreg.d#1(2)} {H_OUT:rsc:mgc_out_stdreg.d#1(3)} {H_OUT:rsc:mgc_out_stdreg.d#1(4)} {H_OUT:rsc:mgc_out_stdreg.d#1(5)} {H_OUT:rsc:mgc_out_stdreg.d#1(6)} {H_OUT:rsc:mgc_out_stdreg.d#1(7)} {H_OUT:rsc:mgc_out_stdreg.d#1(8)} {H_OUT:rsc:mgc_out_stdreg.d#1(9)} -attr xrf 1898 -attr oid 186 -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {S_OUT:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load netBundle {S_OUT:rsc:mgc_out_stdreg.d#1} 10 {S_OUT:rsc:mgc_out_stdreg.d#1(0)} {S_OUT:rsc:mgc_out_stdreg.d#1(1)} {S_OUT:rsc:mgc_out_stdreg.d#1(2)} {S_OUT:rsc:mgc_out_stdreg.d#1(3)} {S_OUT:rsc:mgc_out_stdreg.d#1(4)} {S_OUT:rsc:mgc_out_stdreg.d#1(5)} {S_OUT:rsc:mgc_out_stdreg.d#1(6)} {S_OUT:rsc:mgc_out_stdreg.d#1(7)} {S_OUT:rsc:mgc_out_stdreg.d#1(8)} {S_OUT:rsc:mgc_out_stdreg.d#1(9)} -attr xrf 1899 -attr oid 187 -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {V_OUT:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load netBundle {V_OUT:rsc:mgc_out_stdreg.d#1} 10 {V_OUT:rsc:mgc_out_stdreg.d#1(0)} {V_OUT:rsc:mgc_out_stdreg.d#1(1)} {V_OUT:rsc:mgc_out_stdreg.d#1(2)} {V_OUT:rsc:mgc_out_stdreg.d#1(3)} {V_OUT:rsc:mgc_out_stdreg.d#1(4)} {V_OUT:rsc:mgc_out_stdreg.d#1(5)} {V_OUT:rsc:mgc_out_stdreg.d#1(6)} {V_OUT:rsc:mgc_out_stdreg.d#1(7)} {V_OUT:rsc:mgc_out_stdreg.d#1(8)} {V_OUT:rsc:mgc_out_stdreg.d#1(9)} -attr xrf 1900 -attr oid 188 -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {div:mgc_div.a#1(0)} -attr vt d
load net {div:mgc_div.a#1(1)} -attr vt d
load net {div:mgc_div.a#1(2)} -attr vt d
load net {div:mgc_div.a#1(3)} -attr vt d
load net {div:mgc_div.a#1(4)} -attr vt d
load net {div:mgc_div.a#1(5)} -attr vt d
load net {div:mgc_div.a#1(6)} -attr vt d
load net {div:mgc_div.a#1(7)} -attr vt d
load net {div:mgc_div.a#1(8)} -attr vt d
load net {div:mgc_div.a#1(9)} -attr vt d
load netBundle {div:mgc_div.a#1} 10 {div:mgc_div.a#1(0)} {div:mgc_div.a#1(1)} {div:mgc_div.a#1(2)} {div:mgc_div.a#1(3)} {div:mgc_div.a#1(4)} {div:mgc_div.a#1(5)} {div:mgc_div.a#1(6)} {div:mgc_div.a#1(7)} {div:mgc_div.a#1(8)} {div:mgc_div.a#1(9)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.b#1(0)} -attr vt d
load net {div:mgc_div.b#1(1)} -attr vt d
load net {div:mgc_div.b#1(2)} -attr vt d
load net {div:mgc_div.b#1(3)} -attr vt d
load net {div:mgc_div.b#1(4)} -attr vt d
load net {div:mgc_div.b#1(5)} -attr vt d
load net {div:mgc_div.b#1(6)} -attr vt d
load net {div:mgc_div.b#1(7)} -attr vt d
load net {div:mgc_div.b#1(8)} -attr vt d
load net {div:mgc_div.b#1(9)} -attr vt d
load netBundle {div:mgc_div.b#1} 10 {div:mgc_div.b#1(0)} {div:mgc_div.b#1(1)} {div:mgc_div.b#1(2)} {div:mgc_div.b#1(3)} {div:mgc_div.b#1(4)} {div:mgc_div.b#1(5)} {div:mgc_div.b#1(6)} {div:mgc_div.b#1(7)} {div:mgc_div.b#1(8)} {div:mgc_div.b#1(9)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.z#1(0)} -attr vt d
load net {div:mgc_div.z#1(1)} -attr vt d
load net {div:mgc_div.z#1(2)} -attr vt d
load net {div:mgc_div.z#1(3)} -attr vt d
load net {div:mgc_div.z#1(4)} -attr vt d
load net {div:mgc_div.z#1(5)} -attr vt d
load net {div:mgc_div.z#1(6)} -attr vt d
load net {div:mgc_div.z#1(7)} -attr vt d
load net {div:mgc_div.z#1(8)} -attr vt d
load net {div:mgc_div.z#1(9)} -attr vt d
load netBundle {div:mgc_div.z#1} 10 {div:mgc_div.z#1(0)} {div:mgc_div.z#1(1)} {div:mgc_div.z#1(2)} {div:mgc_div.z#1(3)} {div:mgc_div.z#1(4)} {div:mgc_div.z#1(5)} {div:mgc_div.z#1(6)} {div:mgc_div.z#1(7)} {div:mgc_div.z#1(8)} {div:mgc_div.z#1(9)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div#1.a#1(0)} -attr vt d
load net {div:mgc_div#1.a#1(1)} -attr vt d
load net {div:mgc_div#1.a#1(2)} -attr vt d
load net {div:mgc_div#1.a#1(3)} -attr vt d
load net {div:mgc_div#1.a#1(4)} -attr vt d
load net {div:mgc_div#1.a#1(5)} -attr vt d
load net {div:mgc_div#1.a#1(6)} -attr vt d
load net {div:mgc_div#1.a#1(7)} -attr vt d
load net {div:mgc_div#1.a#1(8)} -attr vt d
load net {div:mgc_div#1.a#1(9)} -attr vt d
load netBundle {div:mgc_div#1.a#1} 10 {div:mgc_div#1.a#1(0)} {div:mgc_div#1.a#1(1)} {div:mgc_div#1.a#1(2)} {div:mgc_div#1.a#1(3)} {div:mgc_div#1.a#1(4)} {div:mgc_div#1.a#1(5)} {div:mgc_div#1.a#1(6)} {div:mgc_div#1.a#1(7)} {div:mgc_div#1.a#1(8)} {div:mgc_div#1.a#1(9)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.b#1(0)} -attr vt d
load net {div:mgc_div#1.b#1(1)} -attr vt d
load net {div:mgc_div#1.b#1(2)} -attr vt d
load net {div:mgc_div#1.b#1(3)} -attr vt d
load net {div:mgc_div#1.b#1(4)} -attr vt d
load net {div:mgc_div#1.b#1(5)} -attr vt d
load net {div:mgc_div#1.b#1(6)} -attr vt d
load net {div:mgc_div#1.b#1(7)} -attr vt d
load net {div:mgc_div#1.b#1(8)} -attr vt d
load net {div:mgc_div#1.b#1(9)} -attr vt d
load netBundle {div:mgc_div#1.b#1} 10 {div:mgc_div#1.b#1(0)} {div:mgc_div#1.b#1(1)} {div:mgc_div#1.b#1(2)} {div:mgc_div#1.b#1(3)} {div:mgc_div#1.b#1(4)} {div:mgc_div#1.b#1(5)} {div:mgc_div#1.b#1(6)} {div:mgc_div#1.b#1(7)} {div:mgc_div#1.b#1(8)} {div:mgc_div#1.b#1(9)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.z#1(0)} -attr vt d
load net {div:mgc_div#1.z#1(1)} -attr vt d
load net {div:mgc_div#1.z#1(2)} -attr vt d
load net {div:mgc_div#1.z#1(3)} -attr vt d
load net {div:mgc_div#1.z#1(4)} -attr vt d
load net {div:mgc_div#1.z#1(5)} -attr vt d
load net {div:mgc_div#1.z#1(6)} -attr vt d
load net {div:mgc_div#1.z#1(7)} -attr vt d
load net {div:mgc_div#1.z#1(8)} -attr vt d
load net {div:mgc_div#1.z#1(9)} -attr vt d
load netBundle {div:mgc_div#1.z#1} 10 {div:mgc_div#1.z#1(0)} {div:mgc_div#1.z#1(1)} {div:mgc_div#1.z#1(2)} {div:mgc_div#1.z#1(3)} {div:mgc_div#1.z#1(4)} {div:mgc_div#1.z#1(5)} {div:mgc_div#1.z#1(6)} {div:mgc_div#1.z#1(7)} {div:mgc_div#1.z#1(8)} {div:mgc_div#1.z#1(9)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {R_IN:rsc.z(0)} -attr vt d
load net {R_IN:rsc.z(1)} -attr vt d
load net {R_IN:rsc.z(2)} -attr vt d
load net {R_IN:rsc.z(3)} -attr vt d
load net {R_IN:rsc.z(4)} -attr vt d
load net {R_IN:rsc.z(5)} -attr vt d
load net {R_IN:rsc.z(6)} -attr vt d
load net {R_IN:rsc.z(7)} -attr vt d
load net {R_IN:rsc.z(8)} -attr vt d
load net {R_IN:rsc.z(9)} -attr vt d
load netBundle {R_IN:rsc.z} 10 {R_IN:rsc.z(0)} {R_IN:rsc.z(1)} {R_IN:rsc.z(2)} {R_IN:rsc.z(3)} {R_IN:rsc.z(4)} {R_IN:rsc.z(5)} {R_IN:rsc.z(6)} {R_IN:rsc.z(7)} {R_IN:rsc.z(8)} {R_IN:rsc.z(9)} -attr xrf 1901 -attr oid 189 -attr vt d -attr @path {/RGB_HSV/R_IN:rsc.z}
load net {R_IN:rsc.z(0)} -port {R_IN:rsc.z(0)} -attr vt d
load net {R_IN:rsc.z(1)} -port {R_IN:rsc.z(1)} -attr vt d
load net {R_IN:rsc.z(2)} -port {R_IN:rsc.z(2)} -attr vt d
load net {R_IN:rsc.z(3)} -port {R_IN:rsc.z(3)} -attr vt d
load net {R_IN:rsc.z(4)} -port {R_IN:rsc.z(4)} -attr vt d
load net {R_IN:rsc.z(5)} -port {R_IN:rsc.z(5)} -attr vt d
load net {R_IN:rsc.z(6)} -port {R_IN:rsc.z(6)} -attr vt d
load net {R_IN:rsc.z(7)} -port {R_IN:rsc.z(7)} -attr vt d
load net {R_IN:rsc.z(8)} -port {R_IN:rsc.z(8)} -attr vt d
load net {R_IN:rsc.z(9)} -port {R_IN:rsc.z(9)} -attr vt d
load netBundle {R_IN:rsc.z} 10 {R_IN:rsc.z(0)} {R_IN:rsc.z(1)} {R_IN:rsc.z(2)} {R_IN:rsc.z(3)} {R_IN:rsc.z(4)} {R_IN:rsc.z(5)} {R_IN:rsc.z(6)} {R_IN:rsc.z(7)} {R_IN:rsc.z(8)} {R_IN:rsc.z(9)} -attr xrf 1902 -attr oid 190 -attr vt d -attr @path {/RGB_HSV/R_IN:rsc.z}
load net {G_IN:rsc.z(0)} -attr vt d
load net {G_IN:rsc.z(1)} -attr vt d
load net {G_IN:rsc.z(2)} -attr vt d
load net {G_IN:rsc.z(3)} -attr vt d
load net {G_IN:rsc.z(4)} -attr vt d
load net {G_IN:rsc.z(5)} -attr vt d
load net {G_IN:rsc.z(6)} -attr vt d
load net {G_IN:rsc.z(7)} -attr vt d
load net {G_IN:rsc.z(8)} -attr vt d
load net {G_IN:rsc.z(9)} -attr vt d
load netBundle {G_IN:rsc.z} 10 {G_IN:rsc.z(0)} {G_IN:rsc.z(1)} {G_IN:rsc.z(2)} {G_IN:rsc.z(3)} {G_IN:rsc.z(4)} {G_IN:rsc.z(5)} {G_IN:rsc.z(6)} {G_IN:rsc.z(7)} {G_IN:rsc.z(8)} {G_IN:rsc.z(9)} -attr xrf 1903 -attr oid 191 -attr vt d -attr @path {/RGB_HSV/G_IN:rsc.z}
load net {G_IN:rsc.z(0)} -port {G_IN:rsc.z(0)} -attr vt d
load net {G_IN:rsc.z(1)} -port {G_IN:rsc.z(1)} -attr vt d
load net {G_IN:rsc.z(2)} -port {G_IN:rsc.z(2)} -attr vt d
load net {G_IN:rsc.z(3)} -port {G_IN:rsc.z(3)} -attr vt d
load net {G_IN:rsc.z(4)} -port {G_IN:rsc.z(4)} -attr vt d
load net {G_IN:rsc.z(5)} -port {G_IN:rsc.z(5)} -attr vt d
load net {G_IN:rsc.z(6)} -port {G_IN:rsc.z(6)} -attr vt d
load net {G_IN:rsc.z(7)} -port {G_IN:rsc.z(7)} -attr vt d
load net {G_IN:rsc.z(8)} -port {G_IN:rsc.z(8)} -attr vt d
load net {G_IN:rsc.z(9)} -port {G_IN:rsc.z(9)} -attr vt d
load netBundle {G_IN:rsc.z} 10 {G_IN:rsc.z(0)} {G_IN:rsc.z(1)} {G_IN:rsc.z(2)} {G_IN:rsc.z(3)} {G_IN:rsc.z(4)} {G_IN:rsc.z(5)} {G_IN:rsc.z(6)} {G_IN:rsc.z(7)} {G_IN:rsc.z(8)} {G_IN:rsc.z(9)} -attr xrf 1904 -attr oid 192 -attr vt d -attr @path {/RGB_HSV/G_IN:rsc.z}
load net {B_IN:rsc.z(0)} -attr vt d
load net {B_IN:rsc.z(1)} -attr vt d
load net {B_IN:rsc.z(2)} -attr vt d
load net {B_IN:rsc.z(3)} -attr vt d
load net {B_IN:rsc.z(4)} -attr vt d
load net {B_IN:rsc.z(5)} -attr vt d
load net {B_IN:rsc.z(6)} -attr vt d
load net {B_IN:rsc.z(7)} -attr vt d
load net {B_IN:rsc.z(8)} -attr vt d
load net {B_IN:rsc.z(9)} -attr vt d
load netBundle {B_IN:rsc.z} 10 {B_IN:rsc.z(0)} {B_IN:rsc.z(1)} {B_IN:rsc.z(2)} {B_IN:rsc.z(3)} {B_IN:rsc.z(4)} {B_IN:rsc.z(5)} {B_IN:rsc.z(6)} {B_IN:rsc.z(7)} {B_IN:rsc.z(8)} {B_IN:rsc.z(9)} -attr xrf 1905 -attr oid 193 -attr vt d -attr @path {/RGB_HSV/B_IN:rsc.z}
load net {B_IN:rsc.z(0)} -port {B_IN:rsc.z(0)} -attr vt d
load net {B_IN:rsc.z(1)} -port {B_IN:rsc.z(1)} -attr vt d
load net {B_IN:rsc.z(2)} -port {B_IN:rsc.z(2)} -attr vt d
load net {B_IN:rsc.z(3)} -port {B_IN:rsc.z(3)} -attr vt d
load net {B_IN:rsc.z(4)} -port {B_IN:rsc.z(4)} -attr vt d
load net {B_IN:rsc.z(5)} -port {B_IN:rsc.z(5)} -attr vt d
load net {B_IN:rsc.z(6)} -port {B_IN:rsc.z(6)} -attr vt d
load net {B_IN:rsc.z(7)} -port {B_IN:rsc.z(7)} -attr vt d
load net {B_IN:rsc.z(8)} -port {B_IN:rsc.z(8)} -attr vt d
load net {B_IN:rsc.z(9)} -port {B_IN:rsc.z(9)} -attr vt d
load netBundle {B_IN:rsc.z} 10 {B_IN:rsc.z(0)} {B_IN:rsc.z(1)} {B_IN:rsc.z(2)} {B_IN:rsc.z(3)} {B_IN:rsc.z(4)} {B_IN:rsc.z(5)} {B_IN:rsc.z(6)} {B_IN:rsc.z(7)} {B_IN:rsc.z(8)} {B_IN:rsc.z(9)} -attr xrf 1906 -attr oid 194 -attr vt d -attr @path {/RGB_HSV/B_IN:rsc.z}
load net {H_OUT:rsc.z(0)} -attr vt d
load net {H_OUT:rsc.z(1)} -attr vt d
load net {H_OUT:rsc.z(2)} -attr vt d
load net {H_OUT:rsc.z(3)} -attr vt d
load net {H_OUT:rsc.z(4)} -attr vt d
load net {H_OUT:rsc.z(5)} -attr vt d
load net {H_OUT:rsc.z(6)} -attr vt d
load net {H_OUT:rsc.z(7)} -attr vt d
load net {H_OUT:rsc.z(8)} -attr vt d
load net {H_OUT:rsc.z(9)} -attr vt d
load netBundle {H_OUT:rsc.z} 10 {H_OUT:rsc.z(0)} {H_OUT:rsc.z(1)} {H_OUT:rsc.z(2)} {H_OUT:rsc.z(3)} {H_OUT:rsc.z(4)} {H_OUT:rsc.z(5)} {H_OUT:rsc.z(6)} {H_OUT:rsc.z(7)} {H_OUT:rsc.z(8)} {H_OUT:rsc.z(9)} -attr xrf 1907 -attr oid 195 -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(0)} -port {H_OUT:rsc.z(0)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(1)} -port {H_OUT:rsc.z(1)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(2)} -port {H_OUT:rsc.z(2)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(3)} -port {H_OUT:rsc.z(3)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(4)} -port {H_OUT:rsc.z(4)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(5)} -port {H_OUT:rsc.z(5)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(6)} -port {H_OUT:rsc.z(6)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(7)} -port {H_OUT:rsc.z(7)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(8)} -port {H_OUT:rsc.z(8)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(9)} -port {H_OUT:rsc.z(9)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {S_OUT:rsc.z(0)} -attr vt d
load net {S_OUT:rsc.z(1)} -attr vt d
load net {S_OUT:rsc.z(2)} -attr vt d
load net {S_OUT:rsc.z(3)} -attr vt d
load net {S_OUT:rsc.z(4)} -attr vt d
load net {S_OUT:rsc.z(5)} -attr vt d
load net {S_OUT:rsc.z(6)} -attr vt d
load net {S_OUT:rsc.z(7)} -attr vt d
load net {S_OUT:rsc.z(8)} -attr vt d
load net {S_OUT:rsc.z(9)} -attr vt d
load netBundle {S_OUT:rsc.z} 10 {S_OUT:rsc.z(0)} {S_OUT:rsc.z(1)} {S_OUT:rsc.z(2)} {S_OUT:rsc.z(3)} {S_OUT:rsc.z(4)} {S_OUT:rsc.z(5)} {S_OUT:rsc.z(6)} {S_OUT:rsc.z(7)} {S_OUT:rsc.z(8)} {S_OUT:rsc.z(9)} -attr xrf 1908 -attr oid 196 -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(0)} -port {S_OUT:rsc.z(0)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(1)} -port {S_OUT:rsc.z(1)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(2)} -port {S_OUT:rsc.z(2)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(3)} -port {S_OUT:rsc.z(3)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(4)} -port {S_OUT:rsc.z(4)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(5)} -port {S_OUT:rsc.z(5)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(6)} -port {S_OUT:rsc.z(6)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(7)} -port {S_OUT:rsc.z(7)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(8)} -port {S_OUT:rsc.z(8)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(9)} -port {S_OUT:rsc.z(9)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {V_OUT:rsc.z(0)} -attr vt d
load net {V_OUT:rsc.z(1)} -attr vt d
load net {V_OUT:rsc.z(2)} -attr vt d
load net {V_OUT:rsc.z(3)} -attr vt d
load net {V_OUT:rsc.z(4)} -attr vt d
load net {V_OUT:rsc.z(5)} -attr vt d
load net {V_OUT:rsc.z(6)} -attr vt d
load net {V_OUT:rsc.z(7)} -attr vt d
load net {V_OUT:rsc.z(8)} -attr vt d
load net {V_OUT:rsc.z(9)} -attr vt d
load netBundle {V_OUT:rsc.z} 10 {V_OUT:rsc.z(0)} {V_OUT:rsc.z(1)} {V_OUT:rsc.z(2)} {V_OUT:rsc.z(3)} {V_OUT:rsc.z(4)} {V_OUT:rsc.z(5)} {V_OUT:rsc.z(6)} {V_OUT:rsc.z(7)} {V_OUT:rsc.z(8)} {V_OUT:rsc.z(9)} -attr xrf 1909 -attr oid 197 -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(0)} -port {V_OUT:rsc.z(0)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(1)} -port {V_OUT:rsc.z(1)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(2)} -port {V_OUT:rsc.z(2)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(3)} -port {V_OUT:rsc.z(3)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(4)} -port {V_OUT:rsc.z(4)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(5)} -port {V_OUT:rsc.z(5)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(6)} -port {V_OUT:rsc.z(6)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(7)} -port {V_OUT:rsc.z(7)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(8)} -port {V_OUT:rsc.z(8)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(9)} -port {V_OUT:rsc.z(9)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {clk} -attr xrf 1910 -attr oid 198
load net {clk} -port {clk} -attr xrf 1911 -attr oid 199
load net {rst} -attr xrf 1912 -attr oid 200
load net {rst} -port {rst} -attr xrf 1913 -attr oid 201
load inst "RGB_HSV:core:inst" "RGB_HSV:core" "orig" -attr xrf 1914 -attr oid 202 -attr vt dc -attr @path {/RGB_HSV/RGB_HSV:core:inst} -attr area 328.839598 -attr delay 3.672419 -attr hier "/RGB_HSV/RGB_HSV:core" -pg 1 -lvl 3
load net {clk} -pin  "RGB_HSV:core:inst" {clk#1} -attr xrf 1915 -attr oid 203 -attr @path {/RGB_HSV/clk}
load net {rst} -pin  "RGB_HSV:core:inst" {rst#1} -attr xrf 1916 -attr oid 204 -attr @path {/RGB_HSV/rst}
load net {R_IN:rsc:mgc_in_wire.d#1(0)} -pin  "RGB_HSV:core:inst" {R_IN:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(1)} -pin  "RGB_HSV:core:inst" {R_IN:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(2)} -pin  "RGB_HSV:core:inst" {R_IN:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(3)} -pin  "RGB_HSV:core:inst" {R_IN:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(4)} -pin  "RGB_HSV:core:inst" {R_IN:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(5)} -pin  "RGB_HSV:core:inst" {R_IN:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(6)} -pin  "RGB_HSV:core:inst" {R_IN:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(7)} -pin  "RGB_HSV:core:inst" {R_IN:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(8)} -pin  "RGB_HSV:core:inst" {R_IN:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(9)} -pin  "RGB_HSV:core:inst" {R_IN:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(0)} -pin  "RGB_HSV:core:inst" {G_IN:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(1)} -pin  "RGB_HSV:core:inst" {G_IN:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(2)} -pin  "RGB_HSV:core:inst" {G_IN:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(3)} -pin  "RGB_HSV:core:inst" {G_IN:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(4)} -pin  "RGB_HSV:core:inst" {G_IN:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(5)} -pin  "RGB_HSV:core:inst" {G_IN:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(6)} -pin  "RGB_HSV:core:inst" {G_IN:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(7)} -pin  "RGB_HSV:core:inst" {G_IN:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(8)} -pin  "RGB_HSV:core:inst" {G_IN:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(9)} -pin  "RGB_HSV:core:inst" {G_IN:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(0)} -pin  "RGB_HSV:core:inst" {B_IN:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(1)} -pin  "RGB_HSV:core:inst" {B_IN:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(2)} -pin  "RGB_HSV:core:inst" {B_IN:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(3)} -pin  "RGB_HSV:core:inst" {B_IN:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(4)} -pin  "RGB_HSV:core:inst" {B_IN:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(5)} -pin  "RGB_HSV:core:inst" {B_IN:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(6)} -pin  "RGB_HSV:core:inst" {B_IN:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(7)} -pin  "RGB_HSV:core:inst" {B_IN:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(8)} -pin  "RGB_HSV:core:inst" {B_IN:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(9)} -pin  "RGB_HSV:core:inst" {B_IN:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(0)} -pin  "RGB_HSV:core:inst" {H_OUT:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(1)} -pin  "RGB_HSV:core:inst" {H_OUT:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(2)} -pin  "RGB_HSV:core:inst" {H_OUT:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(3)} -pin  "RGB_HSV:core:inst" {H_OUT:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(4)} -pin  "RGB_HSV:core:inst" {H_OUT:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(5)} -pin  "RGB_HSV:core:inst" {H_OUT:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(6)} -pin  "RGB_HSV:core:inst" {H_OUT:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(7)} -pin  "RGB_HSV:core:inst" {H_OUT:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(8)} -pin  "RGB_HSV:core:inst" {H_OUT:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(9)} -pin  "RGB_HSV:core:inst" {H_OUT:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(0)} -pin  "RGB_HSV:core:inst" {S_OUT:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(1)} -pin  "RGB_HSV:core:inst" {S_OUT:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(2)} -pin  "RGB_HSV:core:inst" {S_OUT:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(3)} -pin  "RGB_HSV:core:inst" {S_OUT:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(4)} -pin  "RGB_HSV:core:inst" {S_OUT:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(5)} -pin  "RGB_HSV:core:inst" {S_OUT:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(6)} -pin  "RGB_HSV:core:inst" {S_OUT:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(7)} -pin  "RGB_HSV:core:inst" {S_OUT:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(8)} -pin  "RGB_HSV:core:inst" {S_OUT:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(9)} -pin  "RGB_HSV:core:inst" {S_OUT:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(0)} -pin  "RGB_HSV:core:inst" {V_OUT:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(1)} -pin  "RGB_HSV:core:inst" {V_OUT:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(2)} -pin  "RGB_HSV:core:inst" {V_OUT:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(3)} -pin  "RGB_HSV:core:inst" {V_OUT:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(4)} -pin  "RGB_HSV:core:inst" {V_OUT:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(5)} -pin  "RGB_HSV:core:inst" {V_OUT:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(6)} -pin  "RGB_HSV:core:inst" {V_OUT:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(7)} -pin  "RGB_HSV:core:inst" {V_OUT:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(8)} -pin  "RGB_HSV:core:inst" {V_OUT:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(9)} -pin  "RGB_HSV:core:inst" {V_OUT:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {div:mgc_div.a#1(0)} -pin  "RGB_HSV:core:inst" {div:mgc_div.a(0)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(1)} -pin  "RGB_HSV:core:inst" {div:mgc_div.a(1)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(2)} -pin  "RGB_HSV:core:inst" {div:mgc_div.a(2)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(3)} -pin  "RGB_HSV:core:inst" {div:mgc_div.a(3)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(4)} -pin  "RGB_HSV:core:inst" {div:mgc_div.a(4)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(5)} -pin  "RGB_HSV:core:inst" {div:mgc_div.a(5)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(6)} -pin  "RGB_HSV:core:inst" {div:mgc_div.a(6)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(7)} -pin  "RGB_HSV:core:inst" {div:mgc_div.a(7)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(8)} -pin  "RGB_HSV:core:inst" {div:mgc_div.a(8)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(9)} -pin  "RGB_HSV:core:inst" {div:mgc_div.a(9)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.b#1(0)} -pin  "RGB_HSV:core:inst" {div:mgc_div.b(0)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(1)} -pin  "RGB_HSV:core:inst" {div:mgc_div.b(1)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(2)} -pin  "RGB_HSV:core:inst" {div:mgc_div.b(2)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(3)} -pin  "RGB_HSV:core:inst" {div:mgc_div.b(3)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(4)} -pin  "RGB_HSV:core:inst" {div:mgc_div.b(4)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(5)} -pin  "RGB_HSV:core:inst" {div:mgc_div.b(5)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(6)} -pin  "RGB_HSV:core:inst" {div:mgc_div.b(6)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(7)} -pin  "RGB_HSV:core:inst" {div:mgc_div.b(7)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(8)} -pin  "RGB_HSV:core:inst" {div:mgc_div.b(8)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(9)} -pin  "RGB_HSV:core:inst" {div:mgc_div.b(9)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.z#1(0)} -pin  "RGB_HSV:core:inst" {div:mgc_div.z(0)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(1)} -pin  "RGB_HSV:core:inst" {div:mgc_div.z(1)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(2)} -pin  "RGB_HSV:core:inst" {div:mgc_div.z(2)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(3)} -pin  "RGB_HSV:core:inst" {div:mgc_div.z(3)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(4)} -pin  "RGB_HSV:core:inst" {div:mgc_div.z(4)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(5)} -pin  "RGB_HSV:core:inst" {div:mgc_div.z(5)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(6)} -pin  "RGB_HSV:core:inst" {div:mgc_div.z(6)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(7)} -pin  "RGB_HSV:core:inst" {div:mgc_div.z(7)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(8)} -pin  "RGB_HSV:core:inst" {div:mgc_div.z(8)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(9)} -pin  "RGB_HSV:core:inst" {div:mgc_div.z(9)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div#1.a#1(0)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.a(0)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(1)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.a(1)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(2)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.a(2)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(3)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.a(3)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(4)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.a(4)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(5)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.a(5)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(6)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.a(6)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(7)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.a(7)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(8)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.a(8)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(9)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.a(9)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.b#1(0)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.b(0)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(1)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.b(1)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(2)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.b(2)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(3)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.b(3)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(4)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.b(4)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(5)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.b(5)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(6)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.b(6)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(7)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.b(7)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(8)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.b(8)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(9)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.b(9)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.z#1(0)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.z(0)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(1)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.z(1)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(2)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.z(2)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(3)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.z(3)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(4)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.z(4)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(5)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.z(5)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(6)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.z(6)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(7)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.z(7)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(8)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.z(8)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(9)} -pin  "RGB_HSV:core:inst" {div:mgc_div#1.z(9)} -attr vt dc -attr @path {/RGB_HSV/div:mgc_div#1.z}
load inst "R_IN:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(1,10)" "INTERFACE" -attr xrf 1917 -attr oid 205 -attr vt d -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(1,10)" -pg 1 -lvl 1
load net {R_IN:rsc:mgc_in_wire.d#1(0)} -pin  "R_IN:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(1)} -pin  "R_IN:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(2)} -pin  "R_IN:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(3)} -pin  "R_IN:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(4)} -pin  "R_IN:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(5)} -pin  "R_IN:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(6)} -pin  "R_IN:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(7)} -pin  "R_IN:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(8)} -pin  "R_IN:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc:mgc_in_wire.d#1(9)} -pin  "R_IN:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc:mgc_in_wire.d}
load net {R_IN:rsc.z(0)} -pin  "R_IN:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc.z}
load net {R_IN:rsc.z(1)} -pin  "R_IN:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc.z}
load net {R_IN:rsc.z(2)} -pin  "R_IN:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc.z}
load net {R_IN:rsc.z(3)} -pin  "R_IN:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc.z}
load net {R_IN:rsc.z(4)} -pin  "R_IN:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc.z}
load net {R_IN:rsc.z(5)} -pin  "R_IN:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc.z}
load net {R_IN:rsc.z(6)} -pin  "R_IN:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc.z}
load net {R_IN:rsc.z(7)} -pin  "R_IN:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc.z}
load net {R_IN:rsc.z(8)} -pin  "R_IN:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc.z}
load net {R_IN:rsc.z(9)} -pin  "R_IN:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/RGB_HSV/R_IN:rsc.z}
load inst "G_IN:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(2,10)" "INTERFACE" -attr xrf 1918 -attr oid 206 -attr vt d -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(2,10)" -pg 1 -lvl 1
load net {G_IN:rsc:mgc_in_wire.d#1(0)} -pin  "G_IN:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(1)} -pin  "G_IN:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(2)} -pin  "G_IN:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(3)} -pin  "G_IN:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(4)} -pin  "G_IN:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(5)} -pin  "G_IN:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(6)} -pin  "G_IN:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(7)} -pin  "G_IN:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(8)} -pin  "G_IN:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc:mgc_in_wire.d#1(9)} -pin  "G_IN:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc:mgc_in_wire.d}
load net {G_IN:rsc.z(0)} -pin  "G_IN:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc.z}
load net {G_IN:rsc.z(1)} -pin  "G_IN:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc.z}
load net {G_IN:rsc.z(2)} -pin  "G_IN:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc.z}
load net {G_IN:rsc.z(3)} -pin  "G_IN:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc.z}
load net {G_IN:rsc.z(4)} -pin  "G_IN:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc.z}
load net {G_IN:rsc.z(5)} -pin  "G_IN:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc.z}
load net {G_IN:rsc.z(6)} -pin  "G_IN:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc.z}
load net {G_IN:rsc.z(7)} -pin  "G_IN:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc.z}
load net {G_IN:rsc.z(8)} -pin  "G_IN:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc.z}
load net {G_IN:rsc.z(9)} -pin  "G_IN:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/RGB_HSV/G_IN:rsc.z}
load inst "B_IN:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(3,10)" "INTERFACE" -attr xrf 1919 -attr oid 207 -attr vt d -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(3,10)" -pg 1 -lvl 1
load net {B_IN:rsc:mgc_in_wire.d#1(0)} -pin  "B_IN:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(1)} -pin  "B_IN:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(2)} -pin  "B_IN:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(3)} -pin  "B_IN:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(4)} -pin  "B_IN:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(5)} -pin  "B_IN:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(6)} -pin  "B_IN:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(7)} -pin  "B_IN:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(8)} -pin  "B_IN:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc:mgc_in_wire.d#1(9)} -pin  "B_IN:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc:mgc_in_wire.d}
load net {B_IN:rsc.z(0)} -pin  "B_IN:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc.z}
load net {B_IN:rsc.z(1)} -pin  "B_IN:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc.z}
load net {B_IN:rsc.z(2)} -pin  "B_IN:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc.z}
load net {B_IN:rsc.z(3)} -pin  "B_IN:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc.z}
load net {B_IN:rsc.z(4)} -pin  "B_IN:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc.z}
load net {B_IN:rsc.z(5)} -pin  "B_IN:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc.z}
load net {B_IN:rsc.z(6)} -pin  "B_IN:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc.z}
load net {B_IN:rsc.z(7)} -pin  "B_IN:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc.z}
load net {B_IN:rsc.z(8)} -pin  "B_IN:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc.z}
load net {B_IN:rsc.z(9)} -pin  "B_IN:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/RGB_HSV/B_IN:rsc.z}
load inst "H_OUT:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(4,10)" "INTERFACE" -attr xrf 1920 -attr oid 208 -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(4,10)" -pg 1 -lvl 1002
load net {H_OUT:rsc:mgc_out_stdreg.d#1(0)} -pin  "H_OUT:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(1)} -pin  "H_OUT:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(2)} -pin  "H_OUT:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(3)} -pin  "H_OUT:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(4)} -pin  "H_OUT:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(5)} -pin  "H_OUT:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(6)} -pin  "H_OUT:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(7)} -pin  "H_OUT:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(8)} -pin  "H_OUT:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc:mgc_out_stdreg.d#1(9)} -pin  "H_OUT:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc:mgc_out_stdreg.d}
load net {H_OUT:rsc.z(0)} -pin  "H_OUT:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(1)} -pin  "H_OUT:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(2)} -pin  "H_OUT:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(3)} -pin  "H_OUT:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(4)} -pin  "H_OUT:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(5)} -pin  "H_OUT:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(6)} -pin  "H_OUT:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(7)} -pin  "H_OUT:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(8)} -pin  "H_OUT:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load net {H_OUT:rsc.z(9)} -pin  "H_OUT:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/RGB_HSV/H_OUT:rsc.z}
load inst "S_OUT:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(5,10)" "INTERFACE" -attr xrf 1921 -attr oid 209 -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(5,10)" -pg 1 -lvl 1002
load net {S_OUT:rsc:mgc_out_stdreg.d#1(0)} -pin  "S_OUT:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(1)} -pin  "S_OUT:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(2)} -pin  "S_OUT:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(3)} -pin  "S_OUT:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(4)} -pin  "S_OUT:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(5)} -pin  "S_OUT:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(6)} -pin  "S_OUT:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(7)} -pin  "S_OUT:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(8)} -pin  "S_OUT:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc:mgc_out_stdreg.d#1(9)} -pin  "S_OUT:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc:mgc_out_stdreg.d}
load net {S_OUT:rsc.z(0)} -pin  "S_OUT:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(1)} -pin  "S_OUT:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(2)} -pin  "S_OUT:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(3)} -pin  "S_OUT:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(4)} -pin  "S_OUT:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(5)} -pin  "S_OUT:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(6)} -pin  "S_OUT:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(7)} -pin  "S_OUT:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(8)} -pin  "S_OUT:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load net {S_OUT:rsc.z(9)} -pin  "S_OUT:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/RGB_HSV/S_OUT:rsc.z}
load inst "V_OUT:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(6,10)" "INTERFACE" -attr xrf 1922 -attr oid 210 -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(6,10)" -pg 1 -lvl 1002
load net {V_OUT:rsc:mgc_out_stdreg.d#1(0)} -pin  "V_OUT:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(1)} -pin  "V_OUT:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(2)} -pin  "V_OUT:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(3)} -pin  "V_OUT:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(4)} -pin  "V_OUT:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(5)} -pin  "V_OUT:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(6)} -pin  "V_OUT:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(7)} -pin  "V_OUT:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(8)} -pin  "V_OUT:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc:mgc_out_stdreg.d#1(9)} -pin  "V_OUT:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc:mgc_out_stdreg.d}
load net {V_OUT:rsc.z(0)} -pin  "V_OUT:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(1)} -pin  "V_OUT:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(2)} -pin  "V_OUT:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(3)} -pin  "V_OUT:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(4)} -pin  "V_OUT:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(5)} -pin  "V_OUT:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(6)} -pin  "V_OUT:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(7)} -pin  "V_OUT:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(8)} -pin  "V_OUT:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load net {V_OUT:rsc.z(9)} -pin  "V_OUT:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/RGB_HSV/V_OUT:rsc.z}
load inst "div:mgc_div" "mgc_Altera-Cyclone-III-6_beh_psr.mgc_div(10,10,1)" "INTERFACE" -attr vt d -attr @path {/RGB_HSV/div:mgc_div} -attr area 198.270500 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_div(10,10,1)" -pg 1 -lvl 4
load net {div:mgc_div.a#1(0)} -pin  "div:mgc_div" {a(0)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(1)} -pin  "div:mgc_div" {a(1)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(2)} -pin  "div:mgc_div" {a(2)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(3)} -pin  "div:mgc_div" {a(3)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(4)} -pin  "div:mgc_div" {a(4)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(5)} -pin  "div:mgc_div" {a(5)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(6)} -pin  "div:mgc_div" {a(6)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(7)} -pin  "div:mgc_div" {a(7)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(8)} -pin  "div:mgc_div" {a(8)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.a#1(9)} -pin  "div:mgc_div" {a(9)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.a}
load net {div:mgc_div.b#1(0)} -pin  "div:mgc_div" {b(0)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(1)} -pin  "div:mgc_div" {b(1)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(2)} -pin  "div:mgc_div" {b(2)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(3)} -pin  "div:mgc_div" {b(3)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(4)} -pin  "div:mgc_div" {b(4)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(5)} -pin  "div:mgc_div" {b(5)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(6)} -pin  "div:mgc_div" {b(6)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(7)} -pin  "div:mgc_div" {b(7)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(8)} -pin  "div:mgc_div" {b(8)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.b#1(9)} -pin  "div:mgc_div" {b(9)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.b}
load net {div:mgc_div.z#1(0)} -pin  "div:mgc_div" {z(0)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(1)} -pin  "div:mgc_div" {z(1)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(2)} -pin  "div:mgc_div" {z(2)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(3)} -pin  "div:mgc_div" {z(3)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(4)} -pin  "div:mgc_div" {z(4)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(5)} -pin  "div:mgc_div" {z(5)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(6)} -pin  "div:mgc_div" {z(6)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(7)} -pin  "div:mgc_div" {z(7)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(8)} -pin  "div:mgc_div" {z(8)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.z}
load net {div:mgc_div.z#1(9)} -pin  "div:mgc_div" {z(9)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div.z}
load inst "div:mgc_div#1" "mgc_Altera-Cyclone-III-6_beh_psr.mgc_div(10,10,1)" "INTERFACE" -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1} -attr area 198.270500 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_div(10,10,1)" -pg 1 -lvl 4
load net {div:mgc_div#1.a#1(0)} -pin  "div:mgc_div#1" {a(0)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(1)} -pin  "div:mgc_div#1" {a(1)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(2)} -pin  "div:mgc_div#1" {a(2)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(3)} -pin  "div:mgc_div#1" {a(3)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(4)} -pin  "div:mgc_div#1" {a(4)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(5)} -pin  "div:mgc_div#1" {a(5)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(6)} -pin  "div:mgc_div#1" {a(6)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(7)} -pin  "div:mgc_div#1" {a(7)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(8)} -pin  "div:mgc_div#1" {a(8)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.a#1(9)} -pin  "div:mgc_div#1" {a(9)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.a}
load net {div:mgc_div#1.b#1(0)} -pin  "div:mgc_div#1" {b(0)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(1)} -pin  "div:mgc_div#1" {b(1)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(2)} -pin  "div:mgc_div#1" {b(2)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(3)} -pin  "div:mgc_div#1" {b(3)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(4)} -pin  "div:mgc_div#1" {b(4)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(5)} -pin  "div:mgc_div#1" {b(5)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(6)} -pin  "div:mgc_div#1" {b(6)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(7)} -pin  "div:mgc_div#1" {b(7)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(8)} -pin  "div:mgc_div#1" {b(8)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.b#1(9)} -pin  "div:mgc_div#1" {b(9)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.b}
load net {div:mgc_div#1.z#1(0)} -pin  "div:mgc_div#1" {z(0)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(1)} -pin  "div:mgc_div#1" {z(1)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(2)} -pin  "div:mgc_div#1" {z(2)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(3)} -pin  "div:mgc_div#1" {z(3)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(4)} -pin  "div:mgc_div#1" {z(4)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(5)} -pin  "div:mgc_div#1" {z(5)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(6)} -pin  "div:mgc_div#1" {z(6)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(7)} -pin  "div:mgc_div#1" {z(7)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(8)} -pin  "div:mgc_div#1" {z(8)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.z}
load net {div:mgc_div#1.z#1(9)} -pin  "div:mgc_div#1" {z(9)} -attr vt d -attr @path {/RGB_HSV/div:mgc_div#1.z}
### END MODULE 

