AArch64 edge-merging.ppi
{
 0:[ppi(64)]=(enabled:1,pending:1,active:0); // Edge-triggered IMPDEF PPI 64
 0:X1=1;
}
P0
GICR  X0, CDIA                  ;
ISB                             ;
MSR   ICC_PPI_SPEND1_EL1, X1    ;

exists(0:[ppi(64)]=intval_t:(pending:0))

