// Seed: 3277405399
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    inout supply1 id_1,
    output logic id_2,
    input id_3
);
  assign id_1[1] = id_3;
endmodule
