# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# _1to4demux.v  transcript          
vlog _1to4demux.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:09:43 on Aug 25,2025
# vlog -reportprogress 300 _1to4demux.v "+acc" 
# -- Compiling module _1to4demux
# -- Compiling module _1to4demux_tb
# 
# Top level modules:
# 	_1to4demux_tb
# End time: 14:09:43 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim _1to4demux_tb
# vsim _1to4demux_tb 
# Start time: 14:10:00 on Aug 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work._1to4demux_tb(fast)
# Loading work._1to4demux(fast)
add wave *
run -all
# y=0 s=00 i1=0 i2=0 i3=0 i4=0 Time=0
# y=0 s=01 i1=0 i2=0 i3=0 i4=0 Time=10
# y=0 s=10 i1=0 i2=0 i3=0 i4=0 Time=20
# y=0 s=11 i1=0 i2=0 i3=0 i4=0 Time=30
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=40
# y=1 s=01 i1=0 i2=0 i3=1 i4=0 Time=50
# y=1 s=10 i1=0 i2=1 i3=0 i4=0 Time=60
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=70
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=80
# y=1 s=01 i1=0 i2=0 i3=1 i4=0 Time=90
# y=1 s=10 i1=0 i2=1 i3=0 i4=0 Time=100
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=110
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=120
# y=1 s=01 i1=0 i2=0 i3=1 i4=0 Time=130
# y=1 s=10 i1=0 i2=1 i3=0 i4=0 Time=140
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=150
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=160
# y=1 s=01 i1=0 i2=0 i3=1 i4=0 Time=170
# y=1 s=10 i1=0 i2=1 i3=0 i4=0 Time=180
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=190
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=200
# y=1 s=01 i1=0 i2=0 i3=1 i4=0 Time=210
# y=1 s=10 i1=0 i2=1 i3=0 i4=0 Time=220
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=230
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=240
# y=1 s=01 i1=0 i2=0 i3=1 i4=0 Time=250
# y=1 s=10 i1=0 i2=1 i3=0 i4=0 Time=260
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=270
vlog _1to4demux.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:14:47 on Aug 25,2025
# vlog -reportprogress 300 _1to4demux.v "+acc" 
# -- Compiling module _1to4demux
# -- Compiling module _1to4demux_tb
# 
# Top level modules:
# 	_1to4demux_tb
# End time: 14:14:47 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim _1to4demux_tb
# End time: 14:14:49 on Aug 25,2025, Elapsed time: 0:04:49
# Errors: 0, Warnings: 0
# vsim _1to4demux_tb 
# Start time: 14:14:50 on Aug 25,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work._1to4demux_tb(fast)
# Loading work._1to4demux(fast)
add wave *
run -all
# y=0 s=00 i1=0 i2=0 i3=0 i4=0 Time=0
# y=0 s=01 i1=0 i2=0 i3=0 i4=0 Time=10
# y=0 s=10 i1=0 i2=0 i3=0 i4=0 Time=20
# y=0 s=11 i1=0 i2=0 i3=0 i4=0 Time=30
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=40
# y=1 s=01 i1=0 i2=0 i3=1 i4=0 Time=50
# y=1 s=10 i1=0 i2=1 i3=0 i4=0 Time=60
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=70
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=80
# y=1 s=01 i1=0 i2=0 i3=1 i4=0 Time=90
# y=1 s=10 i1=0 i2=1 i3=0 i4=0 Time=100
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=110
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=120
# y=1 s=01 i1=0 i2=0 i3=1 i4=0 Time=130
# y=1 s=10 i1=0 i2=1 i3=0 i4=0 Time=140
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=150
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=160
# y=1 s=01 i1=0 i2=0 i3=1 i4=0 Time=170
# y=1 s=10 i1=0 i2=1 i3=0 i4=0 Time=180
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=190
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=200
# y=1 s=01 i1=0 i2=0 i3=1 i4=0 Time=210
# y=1 s=10 i1=0 i2=1 i3=0 i4=0 Time=220
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=230
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=240
# y=1 s=01 i1=0 i2=0 i3=1 i4=0 Time=250
# y=1 s=10 i1=0 i2=1 i3=0 i4=0 Time=260
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=270
vlog _1to4demux.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:15:57 on Aug 25,2025
# vlog -reportprogress 300 _1to4demux.v "+acc" 
# -- Compiling module _1to4demux
# ** Error: (vlog-13069) _1to4demux.v(3): near "[": syntax error, unexpected '['.
# -- Compiling module _1to4demux_tb
# End time: 14:15:57 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# E:/questasim-64 10.7c/win64/vlog failed.
vlog _1to4demux.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:16:23 on Aug 25,2025
# vlog -reportprogress 300 _1to4demux.v "+acc" 
# -- Compiling module _1to4demux
# -- Compiling module _1to4demux_tb
# 
# Top level modules:
# 	_1to4demux_tb
# End time: 14:16:23 on Aug 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim _1to4demux_tb
# End time: 14:16:25 on Aug 25,2025, Elapsed time: 0:01:35
# Errors: 2, Warnings: 0
# vsim _1to4demux_tb 
# Start time: 14:16:25 on Aug 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work._1to4demux_tb(fast)
# Loading work._1to4demux(fast)
add wave *
run -all
# y=0 s=00 i1=0 i2=0 i3=0 i4=0 Time=0
# y=0 s=01 i1=0 i2=0 i3=0 i4=0 Time=10
# y=0 s=10 i1=0 i2=0 i3=0 i4=0 Time=20
# y=0 s=11 i1=0 i2=0 i3=0 i4=0 Time=30
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=40
# y=1 s=01 i1=0 i2=1 i3=0 i4=0 Time=50
# y=1 s=10 i1=0 i2=0 i3=1 i4=0 Time=60
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=70
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=80
# y=1 s=01 i1=0 i2=1 i3=0 i4=0 Time=90
# y=1 s=10 i1=0 i2=0 i3=1 i4=0 Time=100
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=110
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=120
# y=1 s=01 i1=0 i2=1 i3=0 i4=0 Time=130
# y=1 s=10 i1=0 i2=0 i3=1 i4=0 Time=140
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=150
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=160
# y=1 s=01 i1=0 i2=1 i3=0 i4=0 Time=170
# y=1 s=10 i1=0 i2=0 i3=1 i4=0 Time=180
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=190
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=200
# y=1 s=01 i1=0 i2=1 i3=0 i4=0 Time=210
# y=1 s=10 i1=0 i2=0 i3=1 i4=0 Time=220
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=230
# y=1 s=00 i1=1 i2=0 i3=0 i4=0 Time=240
# y=1 s=01 i1=0 i2=1 i3=0 i4=0 Time=250
# y=1 s=10 i1=0 i2=0 i3=1 i4=0 Time=260
# y=1 s=11 i1=0 i2=0 i3=0 i4=1 Time=270
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/VLSI/Verilog/Gate-Level Modeling/1-4 DEMUX/wave.do}
# End time: 14:17:13 on Aug 25,2025, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
