INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/uart_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/udp_envelope.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_envelope
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_1/project_1.srcs/sources_1/new/uart_data_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_envelope_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
