0.7
2020.2
Oct 13 2023
20:21:30
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/csv_file_dump.svh,1731426357,verilog,,,,,,,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv,1731426357,systemVerilog,/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh,,/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/dump_file_agent.svh;/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/csv_file_dump.svh;/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/sample_agent.svh;/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/sample_manager.svh;/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh;/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/dump_file_agent.svh,1731426357,verilog,,,,,,,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/fifo_para.vh,1731426357,verilog,,,,,,,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/myproject.autotb.v,1731426357,systemVerilog,,,/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/fifo_para.vh,apatb_myproject_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/myproject.v,1731426333,systemVerilog,,,,myproject,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v,1731426333,systemVerilog,,,,myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v,1731426332,systemVerilog,,,,myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_19s_12ns_31_1_1.v,1731426332,systemVerilog,,,,myproject_mul_19s_12ns_31_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_19s_19s_32_1_1.v,1731426332,systemVerilog,,,,myproject_mul_19s_19s_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_26ns_19s_45_1_1.v,1731426332,systemVerilog,,,,myproject_mul_26ns_19s_45_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh,1731426357,verilog,,,,nodf_module_intf,,,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/nodf_module_monitor.svh,1731426357,verilog,,,,,,,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/sample_agent.svh,1731426357,verilog,,,,,,,,,,,,
/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_layernorm_Vivado/myproject_prj/solution1/sim/verilog/sample_manager.svh,1731426357,verilog,,,,,,,,,,,,
