Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot client_epig_shim_behav xil_defaultlib.client_epig_shim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2864] module 'client_epig_shim' having interface port(s) (svr2fl, tx, rx) cannot be elaborated by itself [/home/hsianch/test_MSPM/test_MSPM.srcs/sources_1/imports/mspm/src/common_usr/service_converter.sv:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
