top-sources=ASPIDA_testbench.v ASPIDA_top.v DLX_syn.v aspida_net.v sram2k_pin_beh.v zxall.v

top-sim:
	verilog -s +gui ${top-sources}

