$date
	Sun Oct 23 06:32:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#331301
b10001 !
1"
#331302
b10001 &
b10001 %
1$
#331303
0"
#331306
b110100 &
b110100 %
#331310
b11010 &
b11010 %
#331314
b1101 &
b1101 %
#331318
b101000 &
b101000 %
#331322
b10100 &
b10100 %
#331326
b1010 &
b1010 %
#331330
b101 &
b101 %
#331334
b10000 &
b10000 %
#331338
b1000 &
b1000 %
#331342
b100 &
b100 %
#331346
b10 &
b10 %
#331350
b1 &
1#
b1 %
#331354
b0 &
b0 %
0#
0$
#1343514
b10010 &
b10010 %
1$
b10010 !
1"
#1343515
0"
#1343518
b1001 &
b1001 %
#1343522
b11100 &
b11100 %
#1343526
b1110 &
b1110 %
#1343530
b111 &
b111 %
#1343534
b10110 &
b10110 %
#1343538
b1011 &
b1011 %
#1343542
b100010 &
b100010 %
#1343546
b10001 &
b10001 %
#1343550
b110100 &
b110100 %
#1343554
b11010 &
b11010 %
#1343558
b1101 &
b1101 %
#1343562
b101000 &
b101000 %
#1343566
b10100 &
b10100 %
#1343570
b1010 &
b1010 %
#1343574
b101 &
b101 %
#1343578
b10000 &
b10000 %
#1343582
b1000 &
b1000 %
#1343586
b100 &
b100 %
#1343590
b10 &
b10 %
#1343594
b1 &
b1 %
1#
#1343598
b0 &
0#
b0 %
0$
#2271149
b1 !
1"
#2271150
b1 &
b1 %
1$
#2271151
0"
#2271154
1#
#2271158
b0 &
0#
b0 %
0$
#4500012
