Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 18 16:54:17 2019
| Host         : DESKTOP-3215KAN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|     12 |            3 |
|     14 |            2 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              36 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             120 |           20 |
| Yes          | No                    | Yes                    |             182 |           31 |
| Yes          | Yes                   | No                     |              18 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------------+------------------+------------------+----------------+
|       Clock Signal       |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+-------------------------------+------------------+------------------+----------------+
|  clk_sayici_reg_BUFG[11] | spi/spi_data_out_i_1_n_0      | spi/spi_ce_reg_0 |                1 |              4 |
|  clk_sayici_reg_BUFG[11] | spi/data_sayisi_16[3]_i_1_n_0 | spi/spi_ce_reg_0 |                2 |              8 |
|  clk_sayici_reg_BUFG[11] |                               | spi/spi_ce_reg_0 |                2 |             12 |
|  clk_sayici_reg_BUFG[11] | spi/gonderilecek_data_buf_80  |                  |                2 |             12 |
|  clk_sayici_reg_BUFG[11] | paralel_data_8[5]_i_1_n_0     | spi/spi_ce_reg_0 |                1 |             12 |
|  clk_sayici_reg_BUFG[11] | spi/gonderilecek_data_buf_160 |                  |                3 |             14 |
|  clk_sayici_reg_BUFG[11] | paralel_data_16[13]_i_1_n_0   | spi/spi_ce_reg_0 |                2 |             14 |
|  clk_sayici_reg_BUFG[11] | spi_gonder_i_1_n_0            | spi/spi_ce_reg_0 |                3 |             16 |
|  clk_sayici_reg_BUFG[11] | piksel_count0                 | C[6]_i_1_n_0     |                3 |             18 |
|  clk_IBUF_BUFG           |                               | spi/spi_ce_reg_0 |                3 |             24 |
|  clk_sayici_reg_BUFG[11] | piksel_count0                 |                  |                4 |             30 |
|  clk_sayici_reg_BUFG[11] | piksel_y0                     |                  |               11 |             64 |
|  clk_sayici_reg_BUFG[11] | state[31]_i_1_n_0             | spi/spi_ce_reg_0 |               14 |             64 |
|  clk_sayici_reg_BUFG[11] | color_count[0]_i_1_n_0        | spi/spi_ce_reg_0 |                8 |             64 |
+--------------------------+-------------------------------+------------------+------------------+----------------+


