INFO: [VRFC 10-163] Analyzing VHDL file "E:/proyectos/vivado/micro-computer-mips/architecture/architecture.srcs/sim_1/new/alu_sim0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_alu'
